
Web_MMS_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017c84  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001698  08017e10  08017e10  00027e10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080194a8  080194a8  0003046c  2**0
                  CONTENTS
  4 .ARM          00000008  080194a8  080194a8  000294a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080194b0  080194b0  0003046c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080194b0  080194b0  000294b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080194b4  080194b4  000294b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000046c  20000000  080194b8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007ea8  2000046c  08019924  0003046c  2**2
                  ALLOC
 10 ._user_heap_stack 00000804  20008314  08019924  00038314  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0003046c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004048e  00000000  00000000  00030495  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000840e  00000000  00000000  00070923  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000027a0  00000000  00000000  00078d38  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002408  00000000  00000000  0007b4d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000349ea  00000000  00000000  0007d8e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00030472  00000000  00000000  000b22ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f605e  00000000  00000000  000e273c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001d879a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b3a0  00000000  00000000  001d8818  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000046c 	.word	0x2000046c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08017df4 	.word	0x08017df4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000470 	.word	0x20000470
 80001c4:	08017df4 	.word	0x08017df4

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_frsub>:
 8000ba0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ba4:	e002      	b.n	8000bac <__addsf3>
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_fsub>:
 8000ba8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bac <__addsf3>:
 8000bac:	0042      	lsls	r2, r0, #1
 8000bae:	bf1f      	itttt	ne
 8000bb0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bb4:	ea92 0f03 	teqne	r2, r3
 8000bb8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bbc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc0:	d06a      	beq.n	8000c98 <__addsf3+0xec>
 8000bc2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bc6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bca:	bfc1      	itttt	gt
 8000bcc:	18d2      	addgt	r2, r2, r3
 8000bce:	4041      	eorgt	r1, r0
 8000bd0:	4048      	eorgt	r0, r1
 8000bd2:	4041      	eorgt	r1, r0
 8000bd4:	bfb8      	it	lt
 8000bd6:	425b      	neglt	r3, r3
 8000bd8:	2b19      	cmp	r3, #25
 8000bda:	bf88      	it	hi
 8000bdc:	4770      	bxhi	lr
 8000bde:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bea:	bf18      	it	ne
 8000bec:	4240      	negne	r0, r0
 8000bee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bf2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bf6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bfa:	bf18      	it	ne
 8000bfc:	4249      	negne	r1, r1
 8000bfe:	ea92 0f03 	teq	r2, r3
 8000c02:	d03f      	beq.n	8000c84 <__addsf3+0xd8>
 8000c04:	f1a2 0201 	sub.w	r2, r2, #1
 8000c08:	fa41 fc03 	asr.w	ip, r1, r3
 8000c0c:	eb10 000c 	adds.w	r0, r0, ip
 8000c10:	f1c3 0320 	rsb	r3, r3, #32
 8000c14:	fa01 f103 	lsl.w	r1, r1, r3
 8000c18:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c1c:	d502      	bpl.n	8000c24 <__addsf3+0x78>
 8000c1e:	4249      	negs	r1, r1
 8000c20:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c24:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c28:	d313      	bcc.n	8000c52 <__addsf3+0xa6>
 8000c2a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c2e:	d306      	bcc.n	8000c3e <__addsf3+0x92>
 8000c30:	0840      	lsrs	r0, r0, #1
 8000c32:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c36:	f102 0201 	add.w	r2, r2, #1
 8000c3a:	2afe      	cmp	r2, #254	; 0xfe
 8000c3c:	d251      	bcs.n	8000ce2 <__addsf3+0x136>
 8000c3e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c46:	bf08      	it	eq
 8000c48:	f020 0001 	biceq.w	r0, r0, #1
 8000c4c:	ea40 0003 	orr.w	r0, r0, r3
 8000c50:	4770      	bx	lr
 8000c52:	0049      	lsls	r1, r1, #1
 8000c54:	eb40 0000 	adc.w	r0, r0, r0
 8000c58:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c5c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c60:	d1ed      	bne.n	8000c3e <__addsf3+0x92>
 8000c62:	fab0 fc80 	clz	ip, r0
 8000c66:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c6a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c6e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c72:	bfaa      	itet	ge
 8000c74:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c78:	4252      	neglt	r2, r2
 8000c7a:	4318      	orrge	r0, r3
 8000c7c:	bfbc      	itt	lt
 8000c7e:	40d0      	lsrlt	r0, r2
 8000c80:	4318      	orrlt	r0, r3
 8000c82:	4770      	bx	lr
 8000c84:	f092 0f00 	teq	r2, #0
 8000c88:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c8c:	bf06      	itte	eq
 8000c8e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c92:	3201      	addeq	r2, #1
 8000c94:	3b01      	subne	r3, #1
 8000c96:	e7b5      	b.n	8000c04 <__addsf3+0x58>
 8000c98:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c9c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca0:	bf18      	it	ne
 8000ca2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca6:	d021      	beq.n	8000cec <__addsf3+0x140>
 8000ca8:	ea92 0f03 	teq	r2, r3
 8000cac:	d004      	beq.n	8000cb8 <__addsf3+0x10c>
 8000cae:	f092 0f00 	teq	r2, #0
 8000cb2:	bf08      	it	eq
 8000cb4:	4608      	moveq	r0, r1
 8000cb6:	4770      	bx	lr
 8000cb8:	ea90 0f01 	teq	r0, r1
 8000cbc:	bf1c      	itt	ne
 8000cbe:	2000      	movne	r0, #0
 8000cc0:	4770      	bxne	lr
 8000cc2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cc6:	d104      	bne.n	8000cd2 <__addsf3+0x126>
 8000cc8:	0040      	lsls	r0, r0, #1
 8000cca:	bf28      	it	cs
 8000ccc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cd0:	4770      	bx	lr
 8000cd2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cd6:	bf3c      	itt	cc
 8000cd8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cdc:	4770      	bxcc	lr
 8000cde:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ce2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ce6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cea:	4770      	bx	lr
 8000cec:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf0:	bf16      	itet	ne
 8000cf2:	4608      	movne	r0, r1
 8000cf4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cf8:	4601      	movne	r1, r0
 8000cfa:	0242      	lsls	r2, r0, #9
 8000cfc:	bf06      	itte	eq
 8000cfe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d02:	ea90 0f01 	teqeq	r0, r1
 8000d06:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_ui2f>:
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	e004      	b.n	8000d1c <__aeabi_i2f+0x8>
 8000d12:	bf00      	nop

08000d14 <__aeabi_i2f>:
 8000d14:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d18:	bf48      	it	mi
 8000d1a:	4240      	negmi	r0, r0
 8000d1c:	ea5f 0c00 	movs.w	ip, r0
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d28:	4601      	mov	r1, r0
 8000d2a:	f04f 0000 	mov.w	r0, #0
 8000d2e:	e01c      	b.n	8000d6a <__aeabi_l2f+0x2a>

08000d30 <__aeabi_ul2f>:
 8000d30:	ea50 0201 	orrs.w	r2, r0, r1
 8000d34:	bf08      	it	eq
 8000d36:	4770      	bxeq	lr
 8000d38:	f04f 0300 	mov.w	r3, #0
 8000d3c:	e00a      	b.n	8000d54 <__aeabi_l2f+0x14>
 8000d3e:	bf00      	nop

08000d40 <__aeabi_l2f>:
 8000d40:	ea50 0201 	orrs.w	r2, r0, r1
 8000d44:	bf08      	it	eq
 8000d46:	4770      	bxeq	lr
 8000d48:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d4c:	d502      	bpl.n	8000d54 <__aeabi_l2f+0x14>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	ea5f 0c01 	movs.w	ip, r1
 8000d58:	bf02      	ittt	eq
 8000d5a:	4684      	moveq	ip, r0
 8000d5c:	4601      	moveq	r1, r0
 8000d5e:	2000      	moveq	r0, #0
 8000d60:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d64:	bf08      	it	eq
 8000d66:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d6a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d6e:	fabc f28c 	clz	r2, ip
 8000d72:	3a08      	subs	r2, #8
 8000d74:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d78:	db10      	blt.n	8000d9c <__aeabi_l2f+0x5c>
 8000d7a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d7e:	4463      	add	r3, ip
 8000d80:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d84:	f1c2 0220 	rsb	r2, r2, #32
 8000d88:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d90:	eb43 0002 	adc.w	r0, r3, r2
 8000d94:	bf08      	it	eq
 8000d96:	f020 0001 	biceq.w	r0, r0, #1
 8000d9a:	4770      	bx	lr
 8000d9c:	f102 0220 	add.w	r2, r2, #32
 8000da0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da4:	f1c2 0220 	rsb	r2, r2, #32
 8000da8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dac:	fa21 f202 	lsr.w	r2, r1, r2
 8000db0:	eb43 0002 	adc.w	r0, r3, r2
 8000db4:	bf08      	it	eq
 8000db6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dba:	4770      	bx	lr

08000dbc <__aeabi_fmul>:
 8000dbc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000dc0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dc4:	bf1e      	ittt	ne
 8000dc6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dca:	ea92 0f0c 	teqne	r2, ip
 8000dce:	ea93 0f0c 	teqne	r3, ip
 8000dd2:	d06f      	beq.n	8000eb4 <__aeabi_fmul+0xf8>
 8000dd4:	441a      	add	r2, r3
 8000dd6:	ea80 0c01 	eor.w	ip, r0, r1
 8000dda:	0240      	lsls	r0, r0, #9
 8000ddc:	bf18      	it	ne
 8000dde:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000de2:	d01e      	beq.n	8000e22 <__aeabi_fmul+0x66>
 8000de4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000de8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dec:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000df0:	fba0 3101 	umull	r3, r1, r0, r1
 8000df4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000df8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dfc:	bf3e      	ittt	cc
 8000dfe:	0049      	lslcc	r1, r1, #1
 8000e00:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e04:	005b      	lslcc	r3, r3, #1
 8000e06:	ea40 0001 	orr.w	r0, r0, r1
 8000e0a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e0e:	2afd      	cmp	r2, #253	; 0xfd
 8000e10:	d81d      	bhi.n	8000e4e <__aeabi_fmul+0x92>
 8000e12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e1a:	bf08      	it	eq
 8000e1c:	f020 0001 	biceq.w	r0, r0, #1
 8000e20:	4770      	bx	lr
 8000e22:	f090 0f00 	teq	r0, #0
 8000e26:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e2a:	bf08      	it	eq
 8000e2c:	0249      	lsleq	r1, r1, #9
 8000e2e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e32:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e36:	3a7f      	subs	r2, #127	; 0x7f
 8000e38:	bfc2      	ittt	gt
 8000e3a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e3e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e42:	4770      	bxgt	lr
 8000e44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e48:	f04f 0300 	mov.w	r3, #0
 8000e4c:	3a01      	subs	r2, #1
 8000e4e:	dc5d      	bgt.n	8000f0c <__aeabi_fmul+0x150>
 8000e50:	f112 0f19 	cmn.w	r2, #25
 8000e54:	bfdc      	itt	le
 8000e56:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e5a:	4770      	bxle	lr
 8000e5c:	f1c2 0200 	rsb	r2, r2, #0
 8000e60:	0041      	lsls	r1, r0, #1
 8000e62:	fa21 f102 	lsr.w	r1, r1, r2
 8000e66:	f1c2 0220 	rsb	r2, r2, #32
 8000e6a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e6e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e72:	f140 0000 	adc.w	r0, r0, #0
 8000e76:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e7a:	bf08      	it	eq
 8000e7c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e80:	4770      	bx	lr
 8000e82:	f092 0f00 	teq	r2, #0
 8000e86:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e8a:	bf02      	ittt	eq
 8000e8c:	0040      	lsleq	r0, r0, #1
 8000e8e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e92:	3a01      	subeq	r2, #1
 8000e94:	d0f9      	beq.n	8000e8a <__aeabi_fmul+0xce>
 8000e96:	ea40 000c 	orr.w	r0, r0, ip
 8000e9a:	f093 0f00 	teq	r3, #0
 8000e9e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ea2:	bf02      	ittt	eq
 8000ea4:	0049      	lsleq	r1, r1, #1
 8000ea6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eaa:	3b01      	subeq	r3, #1
 8000eac:	d0f9      	beq.n	8000ea2 <__aeabi_fmul+0xe6>
 8000eae:	ea41 010c 	orr.w	r1, r1, ip
 8000eb2:	e78f      	b.n	8000dd4 <__aeabi_fmul+0x18>
 8000eb4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	bf18      	it	ne
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d00a      	beq.n	8000eda <__aeabi_fmul+0x11e>
 8000ec4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ec8:	bf18      	it	ne
 8000eca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ece:	d1d8      	bne.n	8000e82 <__aeabi_fmul+0xc6>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	4770      	bx	lr
 8000eda:	f090 0f00 	teq	r0, #0
 8000ede:	bf17      	itett	ne
 8000ee0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ee4:	4608      	moveq	r0, r1
 8000ee6:	f091 0f00 	teqne	r1, #0
 8000eea:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eee:	d014      	beq.n	8000f1a <__aeabi_fmul+0x15e>
 8000ef0:	ea92 0f0c 	teq	r2, ip
 8000ef4:	d101      	bne.n	8000efa <__aeabi_fmul+0x13e>
 8000ef6:	0242      	lsls	r2, r0, #9
 8000ef8:	d10f      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000efa:	ea93 0f0c 	teq	r3, ip
 8000efe:	d103      	bne.n	8000f08 <__aeabi_fmul+0x14c>
 8000f00:	024b      	lsls	r3, r1, #9
 8000f02:	bf18      	it	ne
 8000f04:	4608      	movne	r0, r1
 8000f06:	d108      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000f08:	ea80 0001 	eor.w	r0, r0, r1
 8000f0c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f18:	4770      	bx	lr
 8000f1a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f1e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f22:	4770      	bx	lr

08000f24 <__aeabi_fdiv>:
 8000f24:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f28:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f2c:	bf1e      	ittt	ne
 8000f2e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f32:	ea92 0f0c 	teqne	r2, ip
 8000f36:	ea93 0f0c 	teqne	r3, ip
 8000f3a:	d069      	beq.n	8001010 <__aeabi_fdiv+0xec>
 8000f3c:	eba2 0203 	sub.w	r2, r2, r3
 8000f40:	ea80 0c01 	eor.w	ip, r0, r1
 8000f44:	0249      	lsls	r1, r1, #9
 8000f46:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f4a:	d037      	beq.n	8000fbc <__aeabi_fdiv+0x98>
 8000f4c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f50:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f54:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f58:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f5c:	428b      	cmp	r3, r1
 8000f5e:	bf38      	it	cc
 8000f60:	005b      	lslcc	r3, r3, #1
 8000f62:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f66:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	bf24      	itt	cs
 8000f6e:	1a5b      	subcs	r3, r3, r1
 8000f70:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f74:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f78:	bf24      	itt	cs
 8000f7a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f7e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f82:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f86:	bf24      	itt	cs
 8000f88:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f8c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f90:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f94:	bf24      	itt	cs
 8000f96:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f9a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f9e:	011b      	lsls	r3, r3, #4
 8000fa0:	bf18      	it	ne
 8000fa2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fa6:	d1e0      	bne.n	8000f6a <__aeabi_fdiv+0x46>
 8000fa8:	2afd      	cmp	r2, #253	; 0xfd
 8000faa:	f63f af50 	bhi.w	8000e4e <__aeabi_fmul+0x92>
 8000fae:	428b      	cmp	r3, r1
 8000fb0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fb4:	bf08      	it	eq
 8000fb6:	f020 0001 	biceq.w	r0, r0, #1
 8000fba:	4770      	bx	lr
 8000fbc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fc0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fc4:	327f      	adds	r2, #127	; 0x7f
 8000fc6:	bfc2      	ittt	gt
 8000fc8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fcc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fd0:	4770      	bxgt	lr
 8000fd2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fd6:	f04f 0300 	mov.w	r3, #0
 8000fda:	3a01      	subs	r2, #1
 8000fdc:	e737      	b.n	8000e4e <__aeabi_fmul+0x92>
 8000fde:	f092 0f00 	teq	r2, #0
 8000fe2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fe6:	bf02      	ittt	eq
 8000fe8:	0040      	lsleq	r0, r0, #1
 8000fea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fee:	3a01      	subeq	r2, #1
 8000ff0:	d0f9      	beq.n	8000fe6 <__aeabi_fdiv+0xc2>
 8000ff2:	ea40 000c 	orr.w	r0, r0, ip
 8000ff6:	f093 0f00 	teq	r3, #0
 8000ffa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ffe:	bf02      	ittt	eq
 8001000:	0049      	lsleq	r1, r1, #1
 8001002:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001006:	3b01      	subeq	r3, #1
 8001008:	d0f9      	beq.n	8000ffe <__aeabi_fdiv+0xda>
 800100a:	ea41 010c 	orr.w	r1, r1, ip
 800100e:	e795      	b.n	8000f3c <__aeabi_fdiv+0x18>
 8001010:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001014:	ea92 0f0c 	teq	r2, ip
 8001018:	d108      	bne.n	800102c <__aeabi_fdiv+0x108>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	f47f af7d 	bne.w	8000f1a <__aeabi_fmul+0x15e>
 8001020:	ea93 0f0c 	teq	r3, ip
 8001024:	f47f af70 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001028:	4608      	mov	r0, r1
 800102a:	e776      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800102c:	ea93 0f0c 	teq	r3, ip
 8001030:	d104      	bne.n	800103c <__aeabi_fdiv+0x118>
 8001032:	024b      	lsls	r3, r1, #9
 8001034:	f43f af4c 	beq.w	8000ed0 <__aeabi_fmul+0x114>
 8001038:	4608      	mov	r0, r1
 800103a:	e76e      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800103c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001040:	bf18      	it	ne
 8001042:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001046:	d1ca      	bne.n	8000fde <__aeabi_fdiv+0xba>
 8001048:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800104c:	f47f af5c 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001050:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001054:	f47f af3c 	bne.w	8000ed0 <__aeabi_fmul+0x114>
 8001058:	e75f      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800105a:	bf00      	nop

0800105c <__aeabi_f2iz>:
 800105c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001060:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001064:	d30f      	bcc.n	8001086 <__aeabi_f2iz+0x2a>
 8001066:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800106a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800106e:	d90d      	bls.n	800108c <__aeabi_f2iz+0x30>
 8001070:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001074:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001078:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800107c:	fa23 f002 	lsr.w	r0, r3, r2
 8001080:	bf18      	it	ne
 8001082:	4240      	negne	r0, r0
 8001084:	4770      	bx	lr
 8001086:	f04f 0000 	mov.w	r0, #0
 800108a:	4770      	bx	lr
 800108c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001090:	d101      	bne.n	8001096 <__aeabi_f2iz+0x3a>
 8001092:	0242      	lsls	r2, r0, #9
 8001094:	d105      	bne.n	80010a2 <__aeabi_f2iz+0x46>
 8001096:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800109a:	bf08      	it	eq
 800109c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010a0:	4770      	bx	lr
 80010a2:	f04f 0000 	mov.w	r0, #0
 80010a6:	4770      	bx	lr

080010a8 <__aeabi_uldivmod>:
 80010a8:	b953      	cbnz	r3, 80010c0 <__aeabi_uldivmod+0x18>
 80010aa:	b94a      	cbnz	r2, 80010c0 <__aeabi_uldivmod+0x18>
 80010ac:	2900      	cmp	r1, #0
 80010ae:	bf08      	it	eq
 80010b0:	2800      	cmpeq	r0, #0
 80010b2:	bf1c      	itt	ne
 80010b4:	f04f 31ff 	movne.w	r1, #4294967295
 80010b8:	f04f 30ff 	movne.w	r0, #4294967295
 80010bc:	f000 b974 	b.w	80013a8 <__aeabi_idiv0>
 80010c0:	f1ad 0c08 	sub.w	ip, sp, #8
 80010c4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80010c8:	f000 f806 	bl	80010d8 <__udivmoddi4>
 80010cc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010d4:	b004      	add	sp, #16
 80010d6:	4770      	bx	lr

080010d8 <__udivmoddi4>:
 80010d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010dc:	468c      	mov	ip, r1
 80010de:	4604      	mov	r4, r0
 80010e0:	9e08      	ldr	r6, [sp, #32]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d14b      	bne.n	800117e <__udivmoddi4+0xa6>
 80010e6:	428a      	cmp	r2, r1
 80010e8:	4615      	mov	r5, r2
 80010ea:	d967      	bls.n	80011bc <__udivmoddi4+0xe4>
 80010ec:	fab2 f282 	clz	r2, r2
 80010f0:	b14a      	cbz	r2, 8001106 <__udivmoddi4+0x2e>
 80010f2:	f1c2 0720 	rsb	r7, r2, #32
 80010f6:	fa01 f302 	lsl.w	r3, r1, r2
 80010fa:	fa20 f707 	lsr.w	r7, r0, r7
 80010fe:	4095      	lsls	r5, r2
 8001100:	ea47 0c03 	orr.w	ip, r7, r3
 8001104:	4094      	lsls	r4, r2
 8001106:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800110a:	fbbc f7fe 	udiv	r7, ip, lr
 800110e:	fa1f f885 	uxth.w	r8, r5
 8001112:	fb0e c317 	mls	r3, lr, r7, ip
 8001116:	fb07 f908 	mul.w	r9, r7, r8
 800111a:	0c21      	lsrs	r1, r4, #16
 800111c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8001120:	4599      	cmp	r9, r3
 8001122:	d909      	bls.n	8001138 <__udivmoddi4+0x60>
 8001124:	18eb      	adds	r3, r5, r3
 8001126:	f107 31ff 	add.w	r1, r7, #4294967295
 800112a:	f080 811c 	bcs.w	8001366 <__udivmoddi4+0x28e>
 800112e:	4599      	cmp	r9, r3
 8001130:	f240 8119 	bls.w	8001366 <__udivmoddi4+0x28e>
 8001134:	3f02      	subs	r7, #2
 8001136:	442b      	add	r3, r5
 8001138:	eba3 0309 	sub.w	r3, r3, r9
 800113c:	fbb3 f0fe 	udiv	r0, r3, lr
 8001140:	fb0e 3310 	mls	r3, lr, r0, r3
 8001144:	fb00 f108 	mul.w	r1, r0, r8
 8001148:	b2a4      	uxth	r4, r4
 800114a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800114e:	42a1      	cmp	r1, r4
 8001150:	d909      	bls.n	8001166 <__udivmoddi4+0x8e>
 8001152:	192c      	adds	r4, r5, r4
 8001154:	f100 33ff 	add.w	r3, r0, #4294967295
 8001158:	f080 8107 	bcs.w	800136a <__udivmoddi4+0x292>
 800115c:	42a1      	cmp	r1, r4
 800115e:	f240 8104 	bls.w	800136a <__udivmoddi4+0x292>
 8001162:	3802      	subs	r0, #2
 8001164:	442c      	add	r4, r5
 8001166:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800116a:	2700      	movs	r7, #0
 800116c:	1a64      	subs	r4, r4, r1
 800116e:	b11e      	cbz	r6, 8001178 <__udivmoddi4+0xa0>
 8001170:	2300      	movs	r3, #0
 8001172:	40d4      	lsrs	r4, r2
 8001174:	e9c6 4300 	strd	r4, r3, [r6]
 8001178:	4639      	mov	r1, r7
 800117a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800117e:	428b      	cmp	r3, r1
 8001180:	d909      	bls.n	8001196 <__udivmoddi4+0xbe>
 8001182:	2e00      	cmp	r6, #0
 8001184:	f000 80ec 	beq.w	8001360 <__udivmoddi4+0x288>
 8001188:	2700      	movs	r7, #0
 800118a:	e9c6 0100 	strd	r0, r1, [r6]
 800118e:	4638      	mov	r0, r7
 8001190:	4639      	mov	r1, r7
 8001192:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001196:	fab3 f783 	clz	r7, r3
 800119a:	2f00      	cmp	r7, #0
 800119c:	d148      	bne.n	8001230 <__udivmoddi4+0x158>
 800119e:	428b      	cmp	r3, r1
 80011a0:	d302      	bcc.n	80011a8 <__udivmoddi4+0xd0>
 80011a2:	4282      	cmp	r2, r0
 80011a4:	f200 80fb 	bhi.w	800139e <__udivmoddi4+0x2c6>
 80011a8:	1a84      	subs	r4, r0, r2
 80011aa:	eb61 0303 	sbc.w	r3, r1, r3
 80011ae:	2001      	movs	r0, #1
 80011b0:	469c      	mov	ip, r3
 80011b2:	2e00      	cmp	r6, #0
 80011b4:	d0e0      	beq.n	8001178 <__udivmoddi4+0xa0>
 80011b6:	e9c6 4c00 	strd	r4, ip, [r6]
 80011ba:	e7dd      	b.n	8001178 <__udivmoddi4+0xa0>
 80011bc:	b902      	cbnz	r2, 80011c0 <__udivmoddi4+0xe8>
 80011be:	deff      	udf	#255	; 0xff
 80011c0:	fab2 f282 	clz	r2, r2
 80011c4:	2a00      	cmp	r2, #0
 80011c6:	f040 808f 	bne.w	80012e8 <__udivmoddi4+0x210>
 80011ca:	2701      	movs	r7, #1
 80011cc:	1b49      	subs	r1, r1, r5
 80011ce:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80011d2:	fa1f f985 	uxth.w	r9, r5
 80011d6:	fbb1 fef8 	udiv	lr, r1, r8
 80011da:	fb08 111e 	mls	r1, r8, lr, r1
 80011de:	fb09 f00e 	mul.w	r0, r9, lr
 80011e2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80011e6:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 80011ea:	4298      	cmp	r0, r3
 80011ec:	d907      	bls.n	80011fe <__udivmoddi4+0x126>
 80011ee:	18eb      	adds	r3, r5, r3
 80011f0:	f10e 31ff 	add.w	r1, lr, #4294967295
 80011f4:	d202      	bcs.n	80011fc <__udivmoddi4+0x124>
 80011f6:	4298      	cmp	r0, r3
 80011f8:	f200 80cd 	bhi.w	8001396 <__udivmoddi4+0x2be>
 80011fc:	468e      	mov	lr, r1
 80011fe:	1a1b      	subs	r3, r3, r0
 8001200:	fbb3 f0f8 	udiv	r0, r3, r8
 8001204:	fb08 3310 	mls	r3, r8, r0, r3
 8001208:	fb09 f900 	mul.w	r9, r9, r0
 800120c:	b2a4      	uxth	r4, r4
 800120e:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001212:	45a1      	cmp	r9, r4
 8001214:	d907      	bls.n	8001226 <__udivmoddi4+0x14e>
 8001216:	192c      	adds	r4, r5, r4
 8001218:	f100 33ff 	add.w	r3, r0, #4294967295
 800121c:	d202      	bcs.n	8001224 <__udivmoddi4+0x14c>
 800121e:	45a1      	cmp	r9, r4
 8001220:	f200 80b6 	bhi.w	8001390 <__udivmoddi4+0x2b8>
 8001224:	4618      	mov	r0, r3
 8001226:	eba4 0409 	sub.w	r4, r4, r9
 800122a:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800122e:	e79e      	b.n	800116e <__udivmoddi4+0x96>
 8001230:	f1c7 0520 	rsb	r5, r7, #32
 8001234:	40bb      	lsls	r3, r7
 8001236:	fa22 fc05 	lsr.w	ip, r2, r5
 800123a:	ea4c 0c03 	orr.w	ip, ip, r3
 800123e:	fa21 f405 	lsr.w	r4, r1, r5
 8001242:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8001246:	fbb4 f9fe 	udiv	r9, r4, lr
 800124a:	fa1f f88c 	uxth.w	r8, ip
 800124e:	fb0e 4419 	mls	r4, lr, r9, r4
 8001252:	fa20 f305 	lsr.w	r3, r0, r5
 8001256:	40b9      	lsls	r1, r7
 8001258:	fb09 fa08 	mul.w	sl, r9, r8
 800125c:	4319      	orrs	r1, r3
 800125e:	0c0b      	lsrs	r3, r1, #16
 8001260:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001264:	45a2      	cmp	sl, r4
 8001266:	fa02 f207 	lsl.w	r2, r2, r7
 800126a:	fa00 f307 	lsl.w	r3, r0, r7
 800126e:	d90b      	bls.n	8001288 <__udivmoddi4+0x1b0>
 8001270:	eb1c 0404 	adds.w	r4, ip, r4
 8001274:	f109 30ff 	add.w	r0, r9, #4294967295
 8001278:	f080 8088 	bcs.w	800138c <__udivmoddi4+0x2b4>
 800127c:	45a2      	cmp	sl, r4
 800127e:	f240 8085 	bls.w	800138c <__udivmoddi4+0x2b4>
 8001282:	f1a9 0902 	sub.w	r9, r9, #2
 8001286:	4464      	add	r4, ip
 8001288:	eba4 040a 	sub.w	r4, r4, sl
 800128c:	fbb4 f0fe 	udiv	r0, r4, lr
 8001290:	fb0e 4410 	mls	r4, lr, r0, r4
 8001294:	fb00 fa08 	mul.w	sl, r0, r8
 8001298:	b289      	uxth	r1, r1
 800129a:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 800129e:	45a2      	cmp	sl, r4
 80012a0:	d908      	bls.n	80012b4 <__udivmoddi4+0x1dc>
 80012a2:	eb1c 0404 	adds.w	r4, ip, r4
 80012a6:	f100 31ff 	add.w	r1, r0, #4294967295
 80012aa:	d26b      	bcs.n	8001384 <__udivmoddi4+0x2ac>
 80012ac:	45a2      	cmp	sl, r4
 80012ae:	d969      	bls.n	8001384 <__udivmoddi4+0x2ac>
 80012b0:	3802      	subs	r0, #2
 80012b2:	4464      	add	r4, ip
 80012b4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80012b8:	fba0 8902 	umull	r8, r9, r0, r2
 80012bc:	eba4 040a 	sub.w	r4, r4, sl
 80012c0:	454c      	cmp	r4, r9
 80012c2:	4641      	mov	r1, r8
 80012c4:	46ce      	mov	lr, r9
 80012c6:	d354      	bcc.n	8001372 <__udivmoddi4+0x29a>
 80012c8:	d051      	beq.n	800136e <__udivmoddi4+0x296>
 80012ca:	2e00      	cmp	r6, #0
 80012cc:	d069      	beq.n	80013a2 <__udivmoddi4+0x2ca>
 80012ce:	1a5a      	subs	r2, r3, r1
 80012d0:	eb64 040e 	sbc.w	r4, r4, lr
 80012d4:	fa04 f505 	lsl.w	r5, r4, r5
 80012d8:	fa22 f307 	lsr.w	r3, r2, r7
 80012dc:	40fc      	lsrs	r4, r7
 80012de:	431d      	orrs	r5, r3
 80012e0:	e9c6 5400 	strd	r5, r4, [r6]
 80012e4:	2700      	movs	r7, #0
 80012e6:	e747      	b.n	8001178 <__udivmoddi4+0xa0>
 80012e8:	4095      	lsls	r5, r2
 80012ea:	f1c2 0320 	rsb	r3, r2, #32
 80012ee:	fa21 f003 	lsr.w	r0, r1, r3
 80012f2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80012f6:	fbb0 f7f8 	udiv	r7, r0, r8
 80012fa:	fa1f f985 	uxth.w	r9, r5
 80012fe:	fb08 0017 	mls	r0, r8, r7, r0
 8001302:	fa24 f303 	lsr.w	r3, r4, r3
 8001306:	4091      	lsls	r1, r2
 8001308:	fb07 fc09 	mul.w	ip, r7, r9
 800130c:	430b      	orrs	r3, r1
 800130e:	0c19      	lsrs	r1, r3, #16
 8001310:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001314:	458c      	cmp	ip, r1
 8001316:	fa04 f402 	lsl.w	r4, r4, r2
 800131a:	d907      	bls.n	800132c <__udivmoddi4+0x254>
 800131c:	1869      	adds	r1, r5, r1
 800131e:	f107 30ff 	add.w	r0, r7, #4294967295
 8001322:	d231      	bcs.n	8001388 <__udivmoddi4+0x2b0>
 8001324:	458c      	cmp	ip, r1
 8001326:	d92f      	bls.n	8001388 <__udivmoddi4+0x2b0>
 8001328:	3f02      	subs	r7, #2
 800132a:	4429      	add	r1, r5
 800132c:	eba1 010c 	sub.w	r1, r1, ip
 8001330:	fbb1 f0f8 	udiv	r0, r1, r8
 8001334:	fb08 1c10 	mls	ip, r8, r0, r1
 8001338:	fb00 fe09 	mul.w	lr, r0, r9
 800133c:	b299      	uxth	r1, r3
 800133e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001342:	458e      	cmp	lr, r1
 8001344:	d907      	bls.n	8001356 <__udivmoddi4+0x27e>
 8001346:	1869      	adds	r1, r5, r1
 8001348:	f100 33ff 	add.w	r3, r0, #4294967295
 800134c:	d218      	bcs.n	8001380 <__udivmoddi4+0x2a8>
 800134e:	458e      	cmp	lr, r1
 8001350:	d916      	bls.n	8001380 <__udivmoddi4+0x2a8>
 8001352:	3802      	subs	r0, #2
 8001354:	4429      	add	r1, r5
 8001356:	eba1 010e 	sub.w	r1, r1, lr
 800135a:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800135e:	e73a      	b.n	80011d6 <__udivmoddi4+0xfe>
 8001360:	4637      	mov	r7, r6
 8001362:	4630      	mov	r0, r6
 8001364:	e708      	b.n	8001178 <__udivmoddi4+0xa0>
 8001366:	460f      	mov	r7, r1
 8001368:	e6e6      	b.n	8001138 <__udivmoddi4+0x60>
 800136a:	4618      	mov	r0, r3
 800136c:	e6fb      	b.n	8001166 <__udivmoddi4+0x8e>
 800136e:	4543      	cmp	r3, r8
 8001370:	d2ab      	bcs.n	80012ca <__udivmoddi4+0x1f2>
 8001372:	ebb8 0102 	subs.w	r1, r8, r2
 8001376:	eb69 020c 	sbc.w	r2, r9, ip
 800137a:	3801      	subs	r0, #1
 800137c:	4696      	mov	lr, r2
 800137e:	e7a4      	b.n	80012ca <__udivmoddi4+0x1f2>
 8001380:	4618      	mov	r0, r3
 8001382:	e7e8      	b.n	8001356 <__udivmoddi4+0x27e>
 8001384:	4608      	mov	r0, r1
 8001386:	e795      	b.n	80012b4 <__udivmoddi4+0x1dc>
 8001388:	4607      	mov	r7, r0
 800138a:	e7cf      	b.n	800132c <__udivmoddi4+0x254>
 800138c:	4681      	mov	r9, r0
 800138e:	e77b      	b.n	8001288 <__udivmoddi4+0x1b0>
 8001390:	3802      	subs	r0, #2
 8001392:	442c      	add	r4, r5
 8001394:	e747      	b.n	8001226 <__udivmoddi4+0x14e>
 8001396:	f1ae 0e02 	sub.w	lr, lr, #2
 800139a:	442b      	add	r3, r5
 800139c:	e72f      	b.n	80011fe <__udivmoddi4+0x126>
 800139e:	4638      	mov	r0, r7
 80013a0:	e707      	b.n	80011b2 <__udivmoddi4+0xda>
 80013a2:	4637      	mov	r7, r6
 80013a4:	e6e8      	b.n	8001178 <__udivmoddi4+0xa0>
 80013a6:	bf00      	nop

080013a8 <__aeabi_idiv0>:
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop

080013ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013b0:	4b04      	ldr	r3, [pc, #16]	; (80013c4 <__NVIC_GetPriorityGrouping+0x18>)
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	0a1b      	lsrs	r3, r3, #8
 80013b6:	f003 0307 	and.w	r3, r3, #7
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	46bd      	mov	sp, r7
 80013be:	bc80      	pop	{r7}
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	e000ed00 	.word	0xe000ed00

080013c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	db0b      	blt.n	80013f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013da:	79fb      	ldrb	r3, [r7, #7]
 80013dc:	f003 021f 	and.w	r2, r3, #31
 80013e0:	4906      	ldr	r1, [pc, #24]	; (80013fc <__NVIC_EnableIRQ+0x34>)
 80013e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e6:	095b      	lsrs	r3, r3, #5
 80013e8:	2001      	movs	r0, #1
 80013ea:	fa00 f202 	lsl.w	r2, r0, r2
 80013ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013f2:	bf00      	nop
 80013f4:	370c      	adds	r7, #12
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bc80      	pop	{r7}
 80013fa:	4770      	bx	lr
 80013fc:	e000e100 	.word	0xe000e100

08001400 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	6039      	str	r1, [r7, #0]
 800140a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800140c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001410:	2b00      	cmp	r3, #0
 8001412:	db0a      	blt.n	800142a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	b2da      	uxtb	r2, r3
 8001418:	490c      	ldr	r1, [pc, #48]	; (800144c <__NVIC_SetPriority+0x4c>)
 800141a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141e:	0112      	lsls	r2, r2, #4
 8001420:	b2d2      	uxtb	r2, r2
 8001422:	440b      	add	r3, r1
 8001424:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001428:	e00a      	b.n	8001440 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	b2da      	uxtb	r2, r3
 800142e:	4908      	ldr	r1, [pc, #32]	; (8001450 <__NVIC_SetPriority+0x50>)
 8001430:	79fb      	ldrb	r3, [r7, #7]
 8001432:	f003 030f 	and.w	r3, r3, #15
 8001436:	3b04      	subs	r3, #4
 8001438:	0112      	lsls	r2, r2, #4
 800143a:	b2d2      	uxtb	r2, r2
 800143c:	440b      	add	r3, r1
 800143e:	761a      	strb	r2, [r3, #24]
}
 8001440:	bf00      	nop
 8001442:	370c      	adds	r7, #12
 8001444:	46bd      	mov	sp, r7
 8001446:	bc80      	pop	{r7}
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	e000e100 	.word	0xe000e100
 8001450:	e000ed00 	.word	0xe000ed00

08001454 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001454:	b480      	push	{r7}
 8001456:	b089      	sub	sp, #36	; 0x24
 8001458:	af00      	add	r7, sp, #0
 800145a:	60f8      	str	r0, [r7, #12]
 800145c:	60b9      	str	r1, [r7, #8]
 800145e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	f003 0307 	and.w	r3, r3, #7
 8001466:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001468:	69fb      	ldr	r3, [r7, #28]
 800146a:	f1c3 0307 	rsb	r3, r3, #7
 800146e:	2b04      	cmp	r3, #4
 8001470:	bf28      	it	cs
 8001472:	2304      	movcs	r3, #4
 8001474:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	3304      	adds	r3, #4
 800147a:	2b06      	cmp	r3, #6
 800147c:	d902      	bls.n	8001484 <NVIC_EncodePriority+0x30>
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	3b03      	subs	r3, #3
 8001482:	e000      	b.n	8001486 <NVIC_EncodePriority+0x32>
 8001484:	2300      	movs	r3, #0
 8001486:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001488:	f04f 32ff 	mov.w	r2, #4294967295
 800148c:	69bb      	ldr	r3, [r7, #24]
 800148e:	fa02 f303 	lsl.w	r3, r2, r3
 8001492:	43da      	mvns	r2, r3
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	401a      	ands	r2, r3
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800149c:	f04f 31ff 	mov.w	r1, #4294967295
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	fa01 f303 	lsl.w	r3, r1, r3
 80014a6:	43d9      	mvns	r1, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014ac:	4313      	orrs	r3, r2
         );
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3724      	adds	r7, #36	; 0x24
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bc80      	pop	{r7}
 80014b6:	4770      	bx	lr

080014b8 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	601a      	str	r2, [r3, #0]
}
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bc80      	pop	{r7}
 80014d4:	4770      	bx	lr

080014d6 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 80014d6:	b480      	push	{r7}
 80014d8:	b083      	sub	sp, #12
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
 80014de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80014e8:	f023 0307 	bic.w	r3, r3, #7
 80014ec:	683a      	ldr	r2, [r7, #0]
 80014ee:	431a      	orrs	r2, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	609a      	str	r2, [r3, #8]
}
 80014f4:	bf00      	nop
 80014f6:	370c      	adds	r7, #12
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bc80      	pop	{r7}
 80014fc:	4770      	bx	lr

080014fe <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80014fe:	b480      	push	{r7}
 8001500:	b083      	sub	sp, #12
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
 8001506:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	431a      	orrs	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	605a      	str	r2, [r3, #4]
}
 8001518:	bf00      	nop
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	bc80      	pop	{r7}
 8001520:	4770      	bx	lr

08001522 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8001522:	b480      	push	{r7}
 8001524:	b083      	sub	sp, #12
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	609a      	str	r2, [r3, #8]
}
 8001536:	bf00      	nop
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	bc80      	pop	{r7}
 800153e:	4770      	bx	lr

08001540 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	f043 0201 	orr.w	r2, r3, #1
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	60da      	str	r2, [r3, #12]
}
 8001554:	bf00      	nop
 8001556:	370c      	adds	r7, #12
 8001558:	46bd      	mov	sp, r7
 800155a:	bc80      	pop	{r7}
 800155c:	4770      	bx	lr
	...

08001560 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001560:	b480      	push	{r7}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001568:	4b08      	ldr	r3, [pc, #32]	; (800158c <LL_APB1_GRP1_EnableClock+0x2c>)
 800156a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800156c:	4907      	ldr	r1, [pc, #28]	; (800158c <LL_APB1_GRP1_EnableClock+0x2c>)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4313      	orrs	r3, r2
 8001572:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001574:	4b05      	ldr	r3, [pc, #20]	; (800158c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001576:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	4013      	ands	r3, r2
 800157c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800157e:	68fb      	ldr	r3, [r7, #12]
}
 8001580:	bf00      	nop
 8001582:	3714      	adds	r7, #20
 8001584:	46bd      	mov	sp, r7
 8001586:	bc80      	pop	{r7}
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	40023800 	.word	0x40023800

08001590 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{ // Strobe CHK
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin & STROBE0_Pin) // 0x400
 800159a:	88fb      	ldrh	r3, [r7, #6]
 800159c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d008      	beq.n	80015b6 <HAL_GPIO_EXTI_Callback+0x26>
	{
		//HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
		stbchk0 = 1;
 80015a4:	4b1e      	ldr	r3, [pc, #120]	; (8001620 <HAL_GPIO_EXTI_Callback+0x90>)
 80015a6:	2201      	movs	r2, #1
 80015a8:	701a      	strb	r2, [r3, #0]
		stb0++;
 80015aa:	4b1e      	ldr	r3, [pc, #120]	; (8001624 <HAL_GPIO_EXTI_Callback+0x94>)
 80015ac:	881b      	ldrh	r3, [r3, #0]
 80015ae:	3301      	adds	r3, #1
 80015b0:	b29a      	uxth	r2, r3
 80015b2:	4b1c      	ldr	r3, [pc, #112]	; (8001624 <HAL_GPIO_EXTI_Callback+0x94>)
 80015b4:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE1_Pin) // 0x800
 80015b6:	88fb      	ldrh	r3, [r7, #6]
 80015b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d00c      	beq.n	80015da <HAL_GPIO_EXTI_Callback+0x4a>
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80015c0:	2180      	movs	r1, #128	; 0x80
 80015c2:	4819      	ldr	r0, [pc, #100]	; (8001628 <HAL_GPIO_EXTI_Callback+0x98>)
 80015c4:	f005 ff0f 	bl	80073e6 <HAL_GPIO_TogglePin>
		stbchk1 = 1;
 80015c8:	4b18      	ldr	r3, [pc, #96]	; (800162c <HAL_GPIO_EXTI_Callback+0x9c>)
 80015ca:	2201      	movs	r2, #1
 80015cc:	701a      	strb	r2, [r3, #0]
		stb1++;
 80015ce:	4b18      	ldr	r3, [pc, #96]	; (8001630 <HAL_GPIO_EXTI_Callback+0xa0>)
 80015d0:	881b      	ldrh	r3, [r3, #0]
 80015d2:	3301      	adds	r3, #1
 80015d4:	b29a      	uxth	r2, r3
 80015d6:	4b16      	ldr	r3, [pc, #88]	; (8001630 <HAL_GPIO_EXTI_Callback+0xa0>)
 80015d8:	801a      	strh	r2, [r3, #0]
	 {
	 stb_all++;
	 HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, SET);
	 }
	 */
	if (stbchk0 == 1 && stbchk1 == 1) // if (stbchk0 == 1 && stbchk1 == 1 && stbchk2 == 1 && stbchk3 == 1)
 80015da:	4b11      	ldr	r3, [pc, #68]	; (8001620 <HAL_GPIO_EXTI_Callback+0x90>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d119      	bne.n	8001616 <HAL_GPIO_EXTI_Callback+0x86>
 80015e2:	4b12      	ldr	r3, [pc, #72]	; (800162c <HAL_GPIO_EXTI_Callback+0x9c>)
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d115      	bne.n	8001616 <HAL_GPIO_EXTI_Callback+0x86>
	{
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80015ea:	2101      	movs	r1, #1
 80015ec:	480e      	ldr	r0, [pc, #56]	; (8001628 <HAL_GPIO_EXTI_Callback+0x98>)
 80015ee:	f005 fefa 	bl	80073e6 <HAL_GPIO_TogglePin>
		//HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, SET);
		HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, SET);
 80015f2:	2201      	movs	r2, #1
 80015f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015f8:	480e      	ldr	r0, [pc, #56]	; (8001634 <HAL_GPIO_EXTI_Callback+0xa4>)
 80015fa:	f005 fedc 	bl	80073b6 <HAL_GPIO_WritePin>
		stbchk0 = 0;
 80015fe:	4b08      	ldr	r3, [pc, #32]	; (8001620 <HAL_GPIO_EXTI_Callback+0x90>)
 8001600:	2200      	movs	r2, #0
 8001602:	701a      	strb	r2, [r3, #0]
		stbchk1 = 0;
 8001604:	4b09      	ldr	r3, [pc, #36]	; (800162c <HAL_GPIO_EXTI_Callback+0x9c>)
 8001606:	2200      	movs	r2, #0
 8001608:	701a      	strb	r2, [r3, #0]
		stbchk2 = 0;
 800160a:	4b0b      	ldr	r3, [pc, #44]	; (8001638 <HAL_GPIO_EXTI_Callback+0xa8>)
 800160c:	2200      	movs	r2, #0
 800160e:	701a      	strb	r2, [r3, #0]
		stbchk3 = 0;
 8001610:	4b0a      	ldr	r3, [pc, #40]	; (800163c <HAL_GPIO_EXTI_Callback+0xac>)
 8001612:	2200      	movs	r2, #0
 8001614:	701a      	strb	r2, [r3, #0]
	}
}
 8001616:	bf00      	nop
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	20000f98 	.word	0x20000f98
 8001624:	20000d68 	.word	0x20000d68
 8001628:	40020400 	.word	0x40020400
 800162c:	20000a44 	.word	0x20000a44
 8001630:	20000936 	.word	0x20000936
 8001634:	40021000 	.word	0x40021000
 8001638:	20001134 	.word	0x20001134
 800163c:	20000934 	.word	0x20000934

08001640 <CAN_Transmit>:

void CAN_Transmit(int data)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
	TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 8001648:	4809      	ldr	r0, [pc, #36]	; (8001670 <CAN_Transmit+0x30>)
 800164a:	f002 ff1b 	bl	8004484 <HAL_CAN_GetTxMailboxesFreeLevel>
 800164e:	4602      	mov	r2, r0
 8001650:	4b08      	ldr	r3, [pc, #32]	; (8001674 <CAN_Transmit+0x34>)
 8001652:	601a      	str	r2, [r3, #0]
	 for (int i = 0; i < 8; i++)
	 {
	 TxData[i] = i + 1;
	 }
	 */
	TxData[0] = data;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	b2da      	uxtb	r2, r3
 8001658:	4b07      	ldr	r3, [pc, #28]	; (8001678 <CAN_Transmit+0x38>)
 800165a:	701a      	strb	r2, [r3, #0]
	HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailBox);
 800165c:	4b05      	ldr	r3, [pc, #20]	; (8001674 <CAN_Transmit+0x34>)
 800165e:	4a06      	ldr	r2, [pc, #24]	; (8001678 <CAN_Transmit+0x38>)
 8001660:	4906      	ldr	r1, [pc, #24]	; (800167c <CAN_Transmit+0x3c>)
 8001662:	4803      	ldr	r0, [pc, #12]	; (8001670 <CAN_Transmit+0x30>)
 8001664:	f002 fe34 	bl	80042d0 <HAL_CAN_AddTxMessage>
}
 8001668:	bf00      	nop
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	20001068 	.word	0x20001068
 8001674:	200008d0 	.word	0x200008d0
 8001678:	20000cd8 	.word	0x20000cd8
 800167c:	20001090 	.word	0x20001090

08001680 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan1)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]

	RxHeader.StdId = 0;         //clear
 8001688:	4b12      	ldr	r3, [pc, #72]	; (80016d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
	HAL_CAN_GetRxMessage(hcan1, CAN_RX_FIFO0, &RxHeader, &RxData[0]);
 800168e:	4b12      	ldr	r3, [pc, #72]	; (80016d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8001690:	4a10      	ldr	r2, [pc, #64]	; (80016d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8001692:	2100      	movs	r1, #0
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f002 ff29 	bl	80044ec <HAL_CAN_GetRxMessage>
	if (RxData[0] == 0x01)
 800169a:	4b0f      	ldr	r3, [pc, #60]	; (80016d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d103      	bne.n	80016aa <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
	{
		//xFlag = 'a';
		CDC_Transmit_FS((uint8_t*) "USB2 Activated\r\n", 16);
 80016a2:	2110      	movs	r1, #16
 80016a4:	480d      	ldr	r0, [pc, #52]	; (80016dc <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 80016a6:	f013 f999 	bl	80149dc <CDC_Transmit_FS>
		//HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
	}
	if (RxData[0] == 0x02)
 80016aa:	4b0b      	ldr	r3, [pc, #44]	; (80016d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d103      	bne.n	80016ba <HAL_CAN_RxFifo0MsgPendingCallback+0x3a>
	{
		//xFlag = 'b';
		CDC_Transmit_FS((uint8_t*) "USB3 Activated\r\n", 16);
 80016b2:	2110      	movs	r1, #16
 80016b4:	480a      	ldr	r0, [pc, #40]	; (80016e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 80016b6:	f013 f991 	bl	80149dc <CDC_Transmit_FS>
		//HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
	}
	//HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);

	if ((RxHeader.StdId == 0x111) && (RxHeader.IDE == CAN_ID_STD)
 80016ba:	4b06      	ldr	r3, [pc, #24]	; (80016d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f240 1211 	movw	r2, #273	; 0x111
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d102      	bne.n	80016cc <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
 80016c6:	4b03      	ldr	r3, [pc, #12]	; (80016d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	2b00      	cmp	r3, #0
			&& (RxHeader.DLC != 0))
	{
		//HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
	}
}
 80016cc:	bf00      	nop
 80016ce:	3708      	adds	r7, #8
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	20001108 	.word	0x20001108
 80016d8:	20001020 	.word	0x20001020
 80016dc:	08017e10 	.word	0x08017e10
 80016e0:	08017e24 	.word	0x08017e24

080016e4 <Camera_Configuration>:

void Camera_Configuration(uint8_t camera, uint16_t value)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	460a      	mov	r2, r1
 80016ee:	71fb      	strb	r3, [r7, #7]
 80016f0:	4613      	mov	r3, r2
 80016f2:	80bb      	strh	r3, [r7, #4]
	// SPI 1. CS pin reset >> SPI Transmit >> CS pin set
	switch (camera)
 80016f4:	79fb      	ldrb	r3, [r7, #7]
 80016f6:	2b03      	cmp	r3, #3
 80016f8:	d85a      	bhi.n	80017b0 <Camera_Configuration+0xcc>
 80016fa:	a201      	add	r2, pc, #4	; (adr r2, 8001700 <Camera_Configuration+0x1c>)
 80016fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001700:	08001711 	.word	0x08001711
 8001704:	08001739 	.word	0x08001739
 8001708:	08001761 	.word	0x08001761
 800170c:	08001789 	.word	0x08001789
	{
	case 0:
		HAL_GPIO_WritePin(CS0_GPIO_Port, CS0_Pin, RESET);
 8001710:	2200      	movs	r2, #0
 8001712:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001716:	4829      	ldr	r0, [pc, #164]	; (80017bc <Camera_Configuration+0xd8>)
 8001718:	f005 fe4d 	bl	80073b6 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &value, 2, 1000);
 800171c:	1d39      	adds	r1, r7, #4
 800171e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001722:	2202      	movs	r2, #2
 8001724:	4826      	ldr	r0, [pc, #152]	; (80017c0 <Camera_Configuration+0xdc>)
 8001726:	f008 ffb3 	bl	800a690 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(CS0_GPIO_Port, CS0_Pin, SET);
 800172a:	2201      	movs	r2, #1
 800172c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001730:	4822      	ldr	r0, [pc, #136]	; (80017bc <Camera_Configuration+0xd8>)
 8001732:	f005 fe40 	bl	80073b6 <HAL_GPIO_WritePin>
		break;
 8001736:	e03c      	b.n	80017b2 <Camera_Configuration+0xce>
	case 1:
		HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, RESET);
 8001738:	2200      	movs	r2, #0
 800173a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800173e:	481f      	ldr	r0, [pc, #124]	; (80017bc <Camera_Configuration+0xd8>)
 8001740:	f005 fe39 	bl	80073b6 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &value, 2, 1000);
 8001744:	1d39      	adds	r1, r7, #4
 8001746:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800174a:	2202      	movs	r2, #2
 800174c:	481c      	ldr	r0, [pc, #112]	; (80017c0 <Camera_Configuration+0xdc>)
 800174e:	f008 ff9f 	bl	800a690 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, SET);
 8001752:	2201      	movs	r2, #1
 8001754:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001758:	4818      	ldr	r0, [pc, #96]	; (80017bc <Camera_Configuration+0xd8>)
 800175a:	f005 fe2c 	bl	80073b6 <HAL_GPIO_WritePin>
		break;
 800175e:	e028      	b.n	80017b2 <Camera_Configuration+0xce>
	case 2:
		HAL_GPIO_WritePin(CS2_GPIO_Port, CS2_Pin, RESET);
 8001760:	2200      	movs	r2, #0
 8001762:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001766:	4815      	ldr	r0, [pc, #84]	; (80017bc <Camera_Configuration+0xd8>)
 8001768:	f005 fe25 	bl	80073b6 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &value, 2, 1000);
 800176c:	1d39      	adds	r1, r7, #4
 800176e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001772:	2202      	movs	r2, #2
 8001774:	4812      	ldr	r0, [pc, #72]	; (80017c0 <Camera_Configuration+0xdc>)
 8001776:	f008 ff8b 	bl	800a690 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(CS2_GPIO_Port, CS2_Pin, SET);
 800177a:	2201      	movs	r2, #1
 800177c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001780:	480e      	ldr	r0, [pc, #56]	; (80017bc <Camera_Configuration+0xd8>)
 8001782:	f005 fe18 	bl	80073b6 <HAL_GPIO_WritePin>
		break;
 8001786:	e014      	b.n	80017b2 <Camera_Configuration+0xce>
	case 3:
		HAL_GPIO_WritePin(CS3_GPIO_Port, CS3_Pin, RESET);
 8001788:	2200      	movs	r2, #0
 800178a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800178e:	480b      	ldr	r0, [pc, #44]	; (80017bc <Camera_Configuration+0xd8>)
 8001790:	f005 fe11 	bl	80073b6 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &value, 2, 1000);
 8001794:	1d39      	adds	r1, r7, #4
 8001796:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800179a:	2202      	movs	r2, #2
 800179c:	4808      	ldr	r0, [pc, #32]	; (80017c0 <Camera_Configuration+0xdc>)
 800179e:	f008 ff77 	bl	800a690 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(CS3_GPIO_Port, CS3_Pin, SET);
 80017a2:	2201      	movs	r2, #1
 80017a4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017a8:	4804      	ldr	r0, [pc, #16]	; (80017bc <Camera_Configuration+0xd8>)
 80017aa:	f005 fe04 	bl	80073b6 <HAL_GPIO_WritePin>
		break;
 80017ae:	e000      	b.n	80017b2 <Camera_Configuration+0xce>
	default:
		break;
 80017b0:	bf00      	nop
	}
}
 80017b2:	bf00      	nop
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40021800 	.word	0x40021800
 80017c0:	200007f4 	.word	0x200007f4

080017c4 <UDP_INPUT>:

void UDP_INPUT()
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
	if (udp_data == 'i')
 80017c8:	4b13      	ldr	r3, [pc, #76]	; (8001818 <UDP_INPUT+0x54>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	2b69      	cmp	r3, #105	; 0x69
 80017ce:	d10a      	bne.n	80017e6 <UDP_INPUT+0x22>
	{
		udp_data = 0;
 80017d0:	4b11      	ldr	r3, [pc, #68]	; (8001818 <UDP_INPUT+0x54>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	701a      	strb	r2, [r3, #0]
		udpIntput = 1;
 80017d6:	4b11      	ldr	r3, [pc, #68]	; (800181c <UDP_INPUT+0x58>)
 80017d8:	2201      	movs	r2, #1
 80017da:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS((uint8_t*) "INPUT MODE Activated\r\n", 22);
 80017dc:	2116      	movs	r1, #22
 80017de:	4810      	ldr	r0, [pc, #64]	; (8001820 <UDP_INPUT+0x5c>)
 80017e0:	f013 f8fc 	bl	80149dc <CDC_Transmit_FS>
 80017e4:	e009      	b.n	80017fa <UDP_INPUT+0x36>
	}
	else if (udp_data == 's')
 80017e6:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <UDP_INPUT+0x54>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	2b73      	cmp	r3, #115	; 0x73
 80017ec:	d105      	bne.n	80017fa <UDP_INPUT+0x36>
	{
		udp_data = 0;
 80017ee:	4b0a      	ldr	r3, [pc, #40]	; (8001818 <UDP_INPUT+0x54>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	701a      	strb	r2, [r3, #0]
		udpIntput = 0;
 80017f4:	4b09      	ldr	r3, [pc, #36]	; (800181c <UDP_INPUT+0x58>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	701a      	strb	r2, [r3, #0]
	}
	if (udp_flag)
 80017fa:	4b0a      	ldr	r3, [pc, #40]	; (8001824 <UDP_INPUT+0x60>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d008      	beq.n	8001814 <UDP_INPUT+0x50>
	{
		encoderTargetCount = atoi(&udp_data);
 8001802:	4805      	ldr	r0, [pc, #20]	; (8001818 <UDP_INPUT+0x54>)
 8001804:	f013 fd2a 	bl	801525c <atoi>
 8001808:	4602      	mov	r2, r0
 800180a:	4b07      	ldr	r3, [pc, #28]	; (8001828 <UDP_INPUT+0x64>)
 800180c:	601a      	str	r2, [r3, #0]
		udp_flag = 0;
 800180e:	4b05      	ldr	r3, [pc, #20]	; (8001824 <UDP_INPUT+0x60>)
 8001810:	2200      	movs	r2, #0
 8001812:	701a      	strb	r2, [r3, #0]
	}
}
 8001814:	bf00      	nop
 8001816:	bd80      	pop	{r7, pc}
 8001818:	20001136 	.word	0x20001136
 800181c:	2000048f 	.word	0x2000048f
 8001820:	08017e38 	.word	0x08017e38
 8001824:	20001135 	.word	0x20001135
 8001828:	20000004 	.word	0x20000004

0800182c <FLIR_Action>:
	LL_TIM_ClearFlag_UPDATE(TIM3);
	LL_TIM_EnableCounter(TIM3);
}

void FLIR_Action()
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
 8001830:	2201      	movs	r2, #1
 8001832:	2110      	movs	r1, #16
 8001834:	4805      	ldr	r0, [pc, #20]	; (800184c <FLIR_Action+0x20>)
 8001836:	f005 fdbe 	bl	80073b6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
 800183a:	2200      	movs	r2, #0
 800183c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001840:	4803      	ldr	r0, [pc, #12]	; (8001850 <FLIR_Action+0x24>)
 8001842:	f005 fdb8 	bl	80073b6 <HAL_GPIO_WritePin>
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40021800 	.word	0x40021800
 8001850:	40021000 	.word	0x40021000

08001854 <ADC_Print>:

void ADC_Print()
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, adcValue, 4);
 800185a:	2204      	movs	r2, #4
 800185c:	491d      	ldr	r1, [pc, #116]	; (80018d4 <ADC_Print+0x80>)
 800185e:	481e      	ldr	r0, [pc, #120]	; (80018d8 <ADC_Print+0x84>)
 8001860:	f001 ff28 	bl	80036b4 <HAL_ADC_Start_DMA>
	for (int i = 0; i < 4; i++)
 8001864:	2300      	movs	r3, #0
 8001866:	607b      	str	r3, [r7, #4]
 8001868:	e008      	b.n	800187c <ADC_Print+0x28>
	{
		HAL_DMA_PollForTransfer(&hdma_adc1, HAL_DMA_FULL_TRANSFER, 1000);
 800186a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800186e:	2100      	movs	r1, #0
 8001870:	481a      	ldr	r0, [pc, #104]	; (80018dc <ADC_Print+0x88>)
 8001872:	f003 fc34 	bl	80050de <HAL_DMA_PollForTransfer>
	for (int i = 0; i < 4; i++)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	3301      	adds	r3, #1
 800187a:	607b      	str	r3, [r7, #4]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2b03      	cmp	r3, #3
 8001880:	ddf3      	ble.n	800186a <ADC_Print+0x16>
	}
	HAL_ADC_Stop_DMA(&hadc1);
 8001882:	4815      	ldr	r0, [pc, #84]	; (80018d8 <ADC_Print+0x84>)
 8001884:	f001 ffe8 	bl	8003858 <HAL_ADC_Stop_DMA>
	switch (setcdsvalue)
 8001888:	4b15      	ldr	r3, [pc, #84]	; (80018e0 <ADC_Print+0x8c>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	3b01      	subs	r3, #1
 800188e:	2b03      	cmp	r3, #3
 8001890:	d80a      	bhi.n	80018a8 <ADC_Print+0x54>
 8001892:	a201      	add	r2, pc, #4	; (adr r2, 8001898 <ADC_Print+0x44>)
 8001894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001898:	080018bb 	.word	0x080018bb
 800189c:	080018bb 	.word	0x080018bb
 80018a0:	080018bb 	.word	0x080018bb
 80018a4:	080018bb 	.word	0x080018bb
	case 4:
		break;
		sprintf(buf, "#%04d%04d%04d%04d\r\n", adcValue[0], adcValue[1],
				adcValue[2], adcValue[3]);
	default:
		sprintf(buf, "#%04d%04d\r\n", adcValue[0], adcValue[1]);
 80018a8:	4b0a      	ldr	r3, [pc, #40]	; (80018d4 <ADC_Print+0x80>)
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	4b09      	ldr	r3, [pc, #36]	; (80018d4 <ADC_Print+0x80>)
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	490c      	ldr	r1, [pc, #48]	; (80018e4 <ADC_Print+0x90>)
 80018b2:	480d      	ldr	r0, [pc, #52]	; (80018e8 <ADC_Print+0x94>)
 80018b4:	f014 fa4a 	bl	8015d4c <siprintf>
		break;
 80018b8:	e000      	b.n	80018bc <ADC_Print+0x68>
		break;
 80018ba:	bf00      	nop
	}
//sprintf(buf, "ADC = %04d   %04d   %04d   %04d\r\n", adcValue[0],
//	adcValue[1], adcValue[2], adcValue[3]);
	CDC_Transmit_FS(buf, strlen(buf));
 80018bc:	480a      	ldr	r0, [pc, #40]	; (80018e8 <ADC_Print+0x94>)
 80018be:	f7fe fc83 	bl	80001c8 <strlen>
 80018c2:	4603      	mov	r3, r0
 80018c4:	4619      	mov	r1, r3
 80018c6:	4808      	ldr	r0, [pc, #32]	; (80018e8 <ADC_Print+0x94>)
 80018c8:	f013 f888 	bl	80149dc <CDC_Transmit_FS>
}
 80018cc:	bf00      	nop
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	20001124 	.word	0x20001124
 80018d8:	20000938 	.word	0x20000938
 80018dc:	200009e4 	.word	0x200009e4
 80018e0:	20000935 	.word	0x20000935
 80018e4:	08017e50 	.word	0x08017e50
 80018e8:	20000f9c 	.word	0x20000f9c
 80018ec:	00000000 	.word	0x00000000

080018f0 <diameter>:

float diameter(float radius)
{
 80018f0:	b590      	push	{r4, r7, lr}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
	return (2 * 3.1415 * radius);
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f7fe fdd1 	bl	80004a0 <__aeabi_f2d>
 80018fe:	a308      	add	r3, pc, #32	; (adr r3, 8001920 <diameter+0x30>)
 8001900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001904:	f7fe fe24 	bl	8000550 <__aeabi_dmul>
 8001908:	4603      	mov	r3, r0
 800190a:	460c      	mov	r4, r1
 800190c:	4618      	mov	r0, r3
 800190e:	4621      	mov	r1, r4
 8001910:	f7ff f8f6 	bl	8000b00 <__aeabi_d2f>
 8001914:	4603      	mov	r3, r0
}
 8001916:	4618      	mov	r0, r3
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	bd90      	pop	{r4, r7, pc}
 800191e:	bf00      	nop
 8001920:	c083126f 	.word	0xc083126f
 8001924:	401921ca 	.word	0x401921ca

08001928 <rotationForShoot>:

float rotationForShoot(float targetDistance, float wheelDiameter)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
	return (targetDistance / wheelDiameter);
 8001932:	6839      	ldr	r1, [r7, #0]
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f7ff faf5 	bl	8000f24 <__aeabi_fdiv>
 800193a:	4603      	mov	r3, r0
}
 800193c:	4618      	mov	r0, r3
 800193e:	3708      	adds	r7, #8
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}

08001944 <targetPulseCount>:

int targetPulseCount(float rotationCount, int encoderPulseCnt)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	6039      	str	r1, [r7, #0]
	return (int) ((((rotationCount * encoderPulseCnt) / TARGET_PULSE_NUMBER)
			/ DIVISOR));
 800194e:	6838      	ldr	r0, [r7, #0]
 8001950:	f7ff f9e0 	bl	8000d14 <__aeabi_i2f>
 8001954:	4603      	mov	r3, r0
 8001956:	6879      	ldr	r1, [r7, #4]
 8001958:	4618      	mov	r0, r3
 800195a:	f7ff fa2f 	bl	8000dbc <__aeabi_fmul>
 800195e:	4603      	mov	r3, r0
	return (int) ((((rotationCount * encoderPulseCnt) / TARGET_PULSE_NUMBER)
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff fb7b 	bl	800105c <__aeabi_f2iz>
 8001966:	4603      	mov	r3, r0
}
 8001968:	4618      	mov	r0, r3
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}

08001970 <SaveWheelParam>:

void SaveWheelParam(WheelParam *wP)
{
 8001970:	b5b0      	push	{r4, r5, r7, lr}
 8001972:	b08a      	sub	sp, #40	; 0x28
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef FlashStatus = HAL_OK;
 8001978:	2300      	movs	r3, #0
 800197a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	HAL_FLASH_Unlock();
 800197e:	f005 f8e1 	bl	8006b44 <HAL_FLASH_Unlock>
	{
		FLASH_EraseInitTypeDef fler;
		uint32_t perr;
		fler.TypeErase = FLASH_TYPEERASE_SECTORS;
 8001982:	2300      	movs	r3, #0
 8001984:	613b      	str	r3, [r7, #16]
		fler.Banks = FLASH_BANK_1;
 8001986:	2301      	movs	r3, #1
 8001988:	617b      	str	r3, [r7, #20]
		fler.Sector = FLASH_SECTOR_11;
 800198a:	230b      	movs	r3, #11
 800198c:	61bb      	str	r3, [r7, #24]
		fler.NbSectors = 1;
 800198e:	2301      	movs	r3, #1
 8001990:	61fb      	str	r3, [r7, #28]

		HAL_FLASHEx_Erase(&fler, &perr);
 8001992:	f107 020c 	add.w	r2, r7, #12
 8001996:	f107 0310 	add.w	r3, r7, #16
 800199a:	4611      	mov	r1, r2
 800199c:	4618      	mov	r0, r3
 800199e:	f005 fa2d 	bl	8006dfc <HAL_FLASHEx_Erase>
		register uint32_t *_targetAddr = (uint32_t*) (wP);
 80019a2:	687d      	ldr	r5, [r7, #4]
		for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 80019a4:	2300      	movs	r3, #0
 80019a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80019aa:	e01d      	b.n	80019e8 <SaveWheelParam+0x78>
				sizeof(uint32_t))
		{
			//FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
			//BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);

			while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 80019ac:	bf00      	nop
			BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]) != HAL_OK)
 80019ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019b2:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80019b6:	f503 2360 	add.w	r3, r3, #917504	; 0xe0000
			while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 80019ba:	4619      	mov	r1, r3
			BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]) != HAL_OK)
 80019bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019c0:	089b      	lsrs	r3, r3, #2
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	442b      	add	r3, r5
 80019c8:	681b      	ldr	r3, [r3, #0]
			while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 80019ca:	f04f 0400 	mov.w	r4, #0
 80019ce:	461a      	mov	r2, r3
 80019d0:	4623      	mov	r3, r4
 80019d2:	2002      	movs	r0, #2
 80019d4:	f005 f862 	bl	8006a9c <HAL_FLASH_Program>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d1e7      	bne.n	80019ae <SaveWheelParam+0x3e>
		for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 80019de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019e2:	3304      	adds	r3, #4
 80019e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80019e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019ec:	2b1a      	cmp	r3, #26
 80019ee:	d9dd      	bls.n	80019ac <SaveWheelParam+0x3c>
				;

		}
	}
	HAL_FLASH_Lock();
 80019f0:	f005 f8ca 	bl	8006b88 <HAL_FLASH_Lock>
}
 80019f4:	bf00      	nop
 80019f6:	3728      	adds	r7, #40	; 0x28
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bdb0      	pop	{r4, r5, r7, pc}

080019fc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80019fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019fe:	b08d      	sub	sp, #52	; 0x34
 8001a00:	af06      	add	r7, sp, #24
	/* USER CODE BEGIN 1 */
//char buf[150];
	WheelParam wP;
	memcpy(&wP, (void*) (BACKUP_FLASH_ADDR), sizeof(WheelParam));
 8001a02:	4bb5      	ldr	r3, [pc, #724]	; (8001cd8 <main+0x2dc>)
 8001a04:	1d3c      	adds	r4, r7, #4
 8001a06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a08:	c407      	stmia	r4!, {r0, r1, r2}
 8001a0a:	7023      	strb	r3, [r4, #0]

	stb0 = 0;
 8001a0c:	4bb3      	ldr	r3, [pc, #716]	; (8001cdc <main+0x2e0>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	801a      	strh	r2, [r3, #0]
	stb1 = 0;
 8001a12:	4bb3      	ldr	r3, [pc, #716]	; (8001ce0 <main+0x2e4>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	801a      	strh	r2, [r3, #0]
	stb2 = 0;
 8001a18:	4bb2      	ldr	r3, [pc, #712]	; (8001ce4 <main+0x2e8>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	801a      	strh	r2, [r3, #0]
	stb3 = 0;
 8001a1e:	4bb2      	ldr	r3, [pc, #712]	; (8001ce8 <main+0x2ec>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	801a      	strh	r2, [r3, #0]
	stb_all = 0;
 8001a24:	4bb1      	ldr	r3, [pc, #708]	; (8001cec <main+0x2f0>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	801a      	strh	r2, [r3, #0]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001a2a:	f001 fc2f 	bl	800328c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001a2e:	f000 f99b 	bl	8001d68 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001a32:	f000 fc67 	bl	8002304 <MX_GPIO_Init>
	MX_DMA_Init();
 8001a36:	f000 fc07 	bl	8002248 <MX_DMA_Init>
	MX_USART3_UART_Init();
 8001a3a:	f000 fbdb 	bl	80021f4 <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 8001a3e:	f012 fc7b 	bl	8014338 <MX_USB_DEVICE_Init>
	MX_TIM3_Init();
 8001a42:	f000 fb15 	bl	8002070 <MX_TIM3_Init>
	MX_ADC1_Init();
 8001a46:	f000 f9d7 	bl	8001df8 <MX_ADC1_Init>
	MX_SDIO_SD_Init();
 8001a4a:	f000 fabb 	bl	8001fc4 <MX_SDIO_SD_Init>
	MX_TIM8_Init();
 8001a4e:	f000 fb4f 	bl	80020f0 <MX_TIM8_Init>
	MX_FATFS_Init();
 8001a52:	f00b ffc3 	bl	800d9dc <MX_FATFS_Init>
	MX_LWIP_Init();
 8001a56:	f00c f897 	bl	800db88 <MX_LWIP_Init>
	MX_SPI2_Init();
 8001a5a:	f000 fad3 	bl	8002004 <MX_SPI2_Init>
	MX_CAN1_Init();
 8001a5e:	f000 fa45 	bl	8001eec <MX_CAN1_Init>
	MX_USART2_UART_Init();
 8001a62:	f000 fb9d 	bl	80021a0 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	LL_TIM_EnableIT_UPDATE(TIM3);
 8001a66:	48a2      	ldr	r0, [pc, #648]	; (8001cf0 <main+0x2f4>)
 8001a68:	f7ff fd6a 	bl	8001540 <LL_TIM_EnableIT_UPDATE>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_1); // DMI TIMER
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	48a1      	ldr	r0, [pc, #644]	; (8001cf4 <main+0x2f8>)
 8001a70:	f009 f979 	bl	800ad66 <HAL_TIM_Encoder_Start>
	udp_echoserver_init(); // UDP
 8001a74:	f001 fb8a 	bl	800318c <udp_echoserver_init>

	HAL_CAN_Start(&hcan1); // CANBUS
 8001a78:	489f      	ldr	r0, [pc, #636]	; (8001cf8 <main+0x2fc>)
 8001a7a:	f002 fbe5 	bl	8004248 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001a7e:	2102      	movs	r1, #2
 8001a80:	489d      	ldr	r0, [pc, #628]	; (8001cf8 <main+0x2fc>)
 8001a82:	f002 fe44 	bl	800470e <HAL_CAN_ActivateNotification>
	for (int i = 0; i < 4; i += 1)
 8001a86:	2300      	movs	r3, #0
 8001a88:	617b      	str	r3, [r7, #20]
 8001a8a:	e013      	b.n	8001ab4 <main+0xb8>
	{
		Camera_Configuration(i, wP.cv[i]);
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	b2da      	uxtb	r2, r3
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	f107 0118 	add.w	r1, r7, #24
 8001a98:	440b      	add	r3, r1
 8001a9a:	f833 3c0f 	ldrh.w	r3, [r3, #-15]
 8001a9e:	b29b      	uxth	r3, r3
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4610      	mov	r0, r2
 8001aa4:	f7ff fe1e 	bl	80016e4 <Camera_Configuration>
		HAL_Delay(10);
 8001aa8:	200a      	movs	r0, #10
 8001aaa:	f001 fc5d 	bl	8003368 <HAL_Delay>
	for (int i = 0; i < 4; i += 1)
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	617b      	str	r3, [r7, #20]
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	2b03      	cmp	r3, #3
 8001ab8:	dde8      	ble.n	8001a8c <main+0x90>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	UFlag = 0;
 8001aba:	4b90      	ldr	r3, [pc, #576]	; (8001cfc <main+0x300>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	701a      	strb	r2, [r3, #0]
	bFlag = 0;
 8001ac0:	4b8f      	ldr	r3, [pc, #572]	; (8001d00 <main+0x304>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	701a      	strb	r2, [r3, #0]
	encoderTargetCount = targetPulseCount(
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff ff11 	bl	80018f0 <diameter>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8001ad6:	f7ff ff27 	bl	8001928 <rotationForShoot>
 8001ada:	4603      	mov	r3, r0
 8001adc:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff ff2f 	bl	8001944 <targetPulseCount>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	4b86      	ldr	r3, [pc, #536]	; (8001d04 <main+0x308>)
 8001aea:	601a      	str	r2, [r3, #0]
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		// WebMMS S Version
		MX_LWIP_Process();
 8001aec:	f00c f97e 	bl	800ddec <MX_LWIP_Process>
		UDP_INPUT();
 8001af0:	f7ff fe68 	bl	80017c4 <UDP_INPUT>
		//Camera_Configuration(cameraSelect, cameraValue);
		switch (UFlag)
 8001af4:	4b81      	ldr	r3, [pc, #516]	; (8001cfc <main+0x300>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	3b01      	subs	r3, #1
 8001afa:	2b08      	cmp	r3, #8
 8001afc:	f200 80cf 	bhi.w	8001c9e <main+0x2a2>
 8001b00:	a201      	add	r2, pc, #4	; (adr r2, 8001b08 <main+0x10c>)
 8001b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b06:	bf00      	nop
 8001b08:	08001b2d 	.word	0x08001b2d
 8001b0c:	08001b97 	.word	0x08001b97
 8001b10:	08001c9f 	.word	0x08001c9f
 8001b14:	08001c9f 	.word	0x08001c9f
 8001b18:	08001bc9 	.word	0x08001bc9
 8001b1c:	08001bf5 	.word	0x08001bf5
 8001b20:	08001c47 	.word	0x08001c47
 8001b24:	08001c5f 	.word	0x08001c5f
 8001b28:	08001c7f 	.word	0x08001c7f
		{
		/* I version */
		case 1:
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 8001b2c:	4b75      	ldr	r3, [pc, #468]	; (8001d04 <main+0x308>)
 8001b2e:	6819      	ldr	r1, [r3, #0]
					"Chip 0 ~ 3 Value= %d %d %d %d\r\n\r\n"
					"USB Select= %d.0 (default : 2.0)\r\n"
					"Auto triggering= %s\r\n", encoderTargetCount, wP.cv[0],
 8001b30:	f8b7 3009 	ldrh.w	r3, [r7, #9]
 8001b34:	b29b      	uxth	r3, r3
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 8001b36:	461e      	mov	r6, r3
					wP.cv[1], wP.cv[2], wP.cv[3], usbselect,
 8001b38:	f8b7 300b 	ldrh.w	r3, [r7, #11]
 8001b3c:	b29b      	uxth	r3, r3
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 8001b3e:	4618      	mov	r0, r3
					wP.cv[1], wP.cv[2], wP.cv[3], usbselect,
 8001b40:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8001b44:	b29b      	uxth	r3, r3
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 8001b46:	461c      	mov	r4, r3
					wP.cv[1], wP.cv[2], wP.cv[3], usbselect,
 8001b48:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 8001b4c:	b29b      	uxth	r3, r3
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 8001b4e:	461d      	mov	r5, r3
 8001b50:	4b6d      	ldr	r3, [pc, #436]	; (8001d08 <main+0x30c>)
 8001b52:	681b      	ldr	r3, [r3, #0]
					(bFlag == true) ? ("Started\r\n") : ("Disabled\r\n"));
 8001b54:	4a6a      	ldr	r2, [pc, #424]	; (8001d00 <main+0x304>)
 8001b56:	7812      	ldrb	r2, [r2, #0]
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 8001b58:	2a00      	cmp	r2, #0
 8001b5a:	d001      	beq.n	8001b60 <main+0x164>
 8001b5c:	4a6b      	ldr	r2, [pc, #428]	; (8001d0c <main+0x310>)
 8001b5e:	e000      	b.n	8001b62 <main+0x166>
 8001b60:	4a6b      	ldr	r2, [pc, #428]	; (8001d10 <main+0x314>)
 8001b62:	9204      	str	r2, [sp, #16]
 8001b64:	9303      	str	r3, [sp, #12]
 8001b66:	9502      	str	r5, [sp, #8]
 8001b68:	9401      	str	r4, [sp, #4]
 8001b6a:	9000      	str	r0, [sp, #0]
 8001b6c:	4633      	mov	r3, r6
 8001b6e:	460a      	mov	r2, r1
 8001b70:	4968      	ldr	r1, [pc, #416]	; (8001d14 <main+0x318>)
 8001b72:	4869      	ldr	r0, [pc, #420]	; (8001d18 <main+0x31c>)
 8001b74:	f014 f8ea 	bl	8015d4c <siprintf>
			CDC_Transmit_FS(UTxbuf, strlen(UTxbuf));
 8001b78:	4867      	ldr	r0, [pc, #412]	; (8001d18 <main+0x31c>)
 8001b7a:	f7fe fb25 	bl	80001c8 <strlen>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	4619      	mov	r1, r3
 8001b82:	4865      	ldr	r0, [pc, #404]	; (8001d18 <main+0x31c>)
 8001b84:	f012 ff2a 	bl	80149dc <CDC_Transmit_FS>
			UFlag = 0;
 8001b88:	4b5c      	ldr	r3, [pc, #368]	; (8001cfc <main+0x300>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 8001b8e:	4b5c      	ldr	r3, [pc, #368]	; (8001d00 <main+0x304>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	701a      	strb	r2, [r3, #0]
			break;
 8001b94:	e086      	b.n	8001ca4 <main+0x2a8>
		case 2:
			CDC_Transmit_FS((uint8_t*) "Input EncoderTargetCount\r\n", 26);
 8001b96:	211a      	movs	r1, #26
 8001b98:	4860      	ldr	r0, [pc, #384]	; (8001d1c <main+0x320>)
 8001b9a:	f012 ff1f 	bl	80149dc <CDC_Transmit_FS>
			while (!EnterFlag)
 8001b9e:	bf00      	nop
 8001ba0:	4b5f      	ldr	r3, [pc, #380]	; (8001d20 <main+0x324>)
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d0fb      	beq.n	8001ba0 <main+0x1a4>
			{
			}
			EnterFlag = 0;
 8001ba8:	4b5d      	ldr	r3, [pc, #372]	; (8001d20 <main+0x324>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	701a      	strb	r2, [r3, #0]
			encoderTargetCount = atoi(URxbuf);
 8001bae:	485d      	ldr	r0, [pc, #372]	; (8001d24 <main+0x328>)
 8001bb0:	f013 fb54 	bl	801525c <atoi>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	4b53      	ldr	r3, [pc, #332]	; (8001d04 <main+0x308>)
 8001bb8:	601a      	str	r2, [r3, #0]
			UFlag = 0;
 8001bba:	4b50      	ldr	r3, [pc, #320]	; (8001cfc <main+0x300>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 8001bc0:	4b4f      	ldr	r3, [pc, #316]	; (8001d00 <main+0x304>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	701a      	strb	r2, [r3, #0]
			break;
 8001bc6:	e06d      	b.n	8001ca4 <main+0x2a8>
			 diameter(wP.wheelRadius)), wP.encoderPulseCount);
			 UFlag = 0;
			 break;
			 */
		case 5:
			CDC_Transmit_FS("Camera Configuration Select > ", 30);
 8001bc8:	211e      	movs	r1, #30
 8001bca:	4857      	ldr	r0, [pc, #348]	; (8001d28 <main+0x32c>)
 8001bcc:	f012 ff06 	bl	80149dc <CDC_Transmit_FS>
			while (!EnterFlag)
 8001bd0:	bf00      	nop
 8001bd2:	4b53      	ldr	r3, [pc, #332]	; (8001d20 <main+0x324>)
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d0fb      	beq.n	8001bd2 <main+0x1d6>
				;
			wP.cs = atoi(URxbuf);
 8001bda:	4852      	ldr	r0, [pc, #328]	; (8001d24 <main+0x328>)
 8001bdc:	f013 fb3e 	bl	801525c <atoi>
 8001be0:	4603      	mov	r3, r0
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	723b      	strb	r3, [r7, #8]
			EnterFlag = 0;
 8001be6:	4b4e      	ldr	r3, [pc, #312]	; (8001d20 <main+0x324>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	701a      	strb	r2, [r3, #0]
			UFlag = 0;
 8001bec:	4b43      	ldr	r3, [pc, #268]	; (8001cfc <main+0x300>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	701a      	strb	r2, [r3, #0]
			break;
 8001bf2:	e057      	b.n	8001ca4 <main+0x2a8>
		case 6:
			CDC_Transmit_FS("Camera Configuration Value > ", 29);
 8001bf4:	211d      	movs	r1, #29
 8001bf6:	484d      	ldr	r0, [pc, #308]	; (8001d2c <main+0x330>)
 8001bf8:	f012 fef0 	bl	80149dc <CDC_Transmit_FS>
			while (!EnterFlag)
 8001bfc:	bf00      	nop
 8001bfe:	4b48      	ldr	r3, [pc, #288]	; (8001d20 <main+0x324>)
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d0fb      	beq.n	8001bfe <main+0x202>
				;
			wP.cv[wP.cs] = atoi(URxbuf);
 8001c06:	4847      	ldr	r0, [pc, #284]	; (8001d24 <main+0x328>)
 8001c08:	f013 fb28 	bl	801525c <atoi>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	7a3b      	ldrb	r3, [r7, #8]
 8001c10:	b292      	uxth	r2, r2
 8001c12:	005b      	lsls	r3, r3, #1
 8001c14:	f107 0118 	add.w	r1, r7, #24
 8001c18:	440b      	add	r3, r1
 8001c1a:	f823 2c0f 	strh.w	r2, [r3, #-15]
			Camera_Configuration(wP.cs, wP.cv[wP.cs]);
 8001c1e:	7a3a      	ldrb	r2, [r7, #8]
 8001c20:	7a3b      	ldrb	r3, [r7, #8]
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	f107 0118 	add.w	r1, r7, #24
 8001c28:	440b      	add	r3, r1
 8001c2a:	f833 3c0f 	ldrh.w	r3, [r3, #-15]
 8001c2e:	b29b      	uxth	r3, r3
 8001c30:	4619      	mov	r1, r3
 8001c32:	4610      	mov	r0, r2
 8001c34:	f7ff fd56 	bl	80016e4 <Camera_Configuration>
			EnterFlag = 0;
 8001c38:	4b39      	ldr	r3, [pc, #228]	; (8001d20 <main+0x324>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	701a      	strb	r2, [r3, #0]
			UFlag = 0;
 8001c3e:	4b2f      	ldr	r3, [pc, #188]	; (8001cfc <main+0x300>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	701a      	strb	r2, [r3, #0]
			break;
 8001c44:	e02e      	b.n	8001ca4 <main+0x2a8>
		case 7:
			CDC_Transmit_FS("Saving current param...\r\n", 25);
 8001c46:	2119      	movs	r1, #25
 8001c48:	4839      	ldr	r0, [pc, #228]	; (8001d30 <main+0x334>)
 8001c4a:	f012 fec7 	bl	80149dc <CDC_Transmit_FS>
			SaveWheelParam(&wP);
 8001c4e:	1d3b      	adds	r3, r7, #4
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff fe8d 	bl	8001970 <SaveWheelParam>
			UFlag = 0;
 8001c56:	4b29      	ldr	r3, [pc, #164]	; (8001cfc <main+0x300>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	701a      	strb	r2, [r3, #0]
			break;
 8001c5c:	e022      	b.n	8001ca4 <main+0x2a8>
		case 8:
			CDC_Transmit_FS("USB Select 2.0\r\n", 14);
 8001c5e:	210e      	movs	r1, #14
 8001c60:	4834      	ldr	r0, [pc, #208]	; (8001d34 <main+0x338>)
 8001c62:	f012 febb 	bl	80149dc <CDC_Transmit_FS>
			usbselect = 2;
 8001c66:	4b28      	ldr	r3, [pc, #160]	; (8001d08 <main+0x30c>)
 8001c68:	2202      	movs	r2, #2
 8001c6a:	601a      	str	r2, [r3, #0]
			CAN_Transmit(usbselect); // CAN_Transmit(atoi(URxbuf));
 8001c6c:	4b26      	ldr	r3, [pc, #152]	; (8001d08 <main+0x30c>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7ff fce5 	bl	8001640 <CAN_Transmit>
			UFlag = 0;
 8001c76:	4b21      	ldr	r3, [pc, #132]	; (8001cfc <main+0x300>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	701a      	strb	r2, [r3, #0]
			break;
 8001c7c:	e012      	b.n	8001ca4 <main+0x2a8>
		case 9:
			CDC_Transmit_FS("USB Select 3.0\r\n", 14);
 8001c7e:	210e      	movs	r1, #14
 8001c80:	482d      	ldr	r0, [pc, #180]	; (8001d38 <main+0x33c>)
 8001c82:	f012 feab 	bl	80149dc <CDC_Transmit_FS>
			usbselect = 3;
 8001c86:	4b20      	ldr	r3, [pc, #128]	; (8001d08 <main+0x30c>)
 8001c88:	2203      	movs	r2, #3
 8001c8a:	601a      	str	r2, [r3, #0]
			CAN_Transmit(usbselect); // CAN_Transmit(atoi(URxbuf));
 8001c8c:	4b1e      	ldr	r3, [pc, #120]	; (8001d08 <main+0x30c>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff fcd5 	bl	8001640 <CAN_Transmit>
			UFlag = 0;
 8001c96:	4b19      	ldr	r3, [pc, #100]	; (8001cfc <main+0x300>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	701a      	strb	r2, [r3, #0]
			break;
 8001c9c:	e002      	b.n	8001ca4 <main+0x2a8>

		default:
			UFlag = 0;
 8001c9e:	4b17      	ldr	r3, [pc, #92]	; (8001cfc <main+0x300>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	701a      	strb	r2, [r3, #0]
		}
		if (bFlag == 1)
 8001ca4:	4b16      	ldr	r3, [pc, #88]	; (8001d00 <main+0x304>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	f43f af1f 	beq.w	8001aec <main+0xf0>
		{
			A_PLS_CNT = TIM8->CNT;
 8001cae:	4b23      	ldr	r3, [pc, #140]	; (8001d3c <main+0x340>)
 8001cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb2:	b21a      	sxth	r2, r3
 8001cb4:	4b22      	ldr	r3, [pc, #136]	; (8001d40 <main+0x344>)
 8001cb6:	801a      	strh	r2, [r3, #0]

			if (A_PLS_CNT >= encoderTargetCount)
 8001cb8:	4b21      	ldr	r3, [pc, #132]	; (8001d40 <main+0x344>)
 8001cba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <main+0x308>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	db3d      	blt.n	8001d44 <main+0x348>
			{
				TIM8->CNT = 0;
 8001cc8:	4b1c      	ldr	r3, [pc, #112]	; (8001d3c <main+0x340>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	625a      	str	r2, [r3, #36]	; 0x24
				//DSLR_Action(); // Driver Control
				FLIR_Action(); // Driver Control
 8001cce:	f7ff fdad 	bl	800182c <FLIR_Action>
				ADC_Print();
 8001cd2:	f7ff fdbf 	bl	8001854 <ADC_Print>
 8001cd6:	e709      	b.n	8001aec <main+0xf0>
 8001cd8:	080e0000 	.word	0x080e0000
 8001cdc:	20000d68 	.word	0x20000d68
 8001ce0:	20000936 	.word	0x20000936
 8001ce4:	2000088c 	.word	0x2000088c
 8001ce8:	20000f9a 	.word	0x20000f9a
 8001cec:	20000ce0 	.word	0x20000ce0
 8001cf0:	40000400 	.word	0x40000400
 8001cf4:	2000084c 	.word	0x2000084c
 8001cf8:	20001068 	.word	0x20001068
 8001cfc:	2000048d 	.word	0x2000048d
 8001d00:	2000048c 	.word	0x2000048c
 8001d04:	20000004 	.word	0x20000004
 8001d08:	20000000 	.word	0x20000000
 8001d0c:	08017e5c 	.word	0x08017e5c
 8001d10:	08017e68 	.word	0x08017e68
 8001d14:	08017e74 	.word	0x08017e74
 8001d18:	200005e0 	.word	0x200005e0
 8001d1c:	08017ee8 	.word	0x08017ee8
 8001d20:	2000048e 	.word	0x2000048e
 8001d24:	200079f0 	.word	0x200079f0
 8001d28:	08017f04 	.word	0x08017f04
 8001d2c:	08017f24 	.word	0x08017f24
 8001d30:	08017f44 	.word	0x08017f44
 8001d34:	08017f60 	.word	0x08017f60
 8001d38:	08017f74 	.word	0x08017f74
 8001d3c:	40010400 	.word	0x40010400
 8001d40:	20000488 	.word	0x20000488
			}
			else if (A_PLS_CNT <= 0)
 8001d44:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <main+0x364>)
 8001d46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	f73f aece 	bgt.w	8001aec <main+0xf0>
			{
				A_PLS_CNT = 0;
 8001d50:	4b03      	ldr	r3, [pc, #12]	; (8001d60 <main+0x364>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	801a      	strh	r2, [r3, #0]
				//B_PLS_CNT = 0;
				TIM8->CNT = 0;
 8001d56:	4b03      	ldr	r3, [pc, #12]	; (8001d64 <main+0x368>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	625a      	str	r2, [r3, #36]	; 0x24
		MX_LWIP_Process();
 8001d5c:	e6c6      	b.n	8001aec <main+0xf0>
 8001d5e:	bf00      	nop
 8001d60:	20000488 	.word	0x20000488
 8001d64:	40010400 	.word	0x40010400

08001d68 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b092      	sub	sp, #72	; 0x48
 8001d6c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8001d6e:	f107 0318 	add.w	r3, r7, #24
 8001d72:	2230      	movs	r2, #48	; 0x30
 8001d74:	2100      	movs	r1, #0
 8001d76:	4618      	mov	r0, r3
 8001d78:	f013 fac2 	bl	8015300 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001d7c:	1d3b      	adds	r3, r7, #4
 8001d7e:	2200      	movs	r2, #0
 8001d80:	601a      	str	r2, [r3, #0]
 8001d82:	605a      	str	r2, [r3, #4]
 8001d84:	609a      	str	r2, [r3, #8]
 8001d86:	60da      	str	r2, [r3, #12]
 8001d88:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d92:	2310      	movs	r3, #16
 8001d94:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d96:	2302      	movs	r3, #2
 8001d98:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLM = 13;
 8001d9e:	230d      	movs	r3, #13
 8001da0:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLN = 195;
 8001da2:	23c3      	movs	r3, #195	; 0xc3
 8001da4:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001da6:	2302      	movs	r3, #2
 8001da8:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLQ = 5;
 8001daa:	2305      	movs	r3, #5
 8001dac:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dae:	f107 0318 	add.w	r3, r7, #24
 8001db2:	4618      	mov	r0, r3
 8001db4:	f006 fca4 	bl	8008700 <HAL_RCC_OscConfig>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <SystemClock_Config+0x5a>
	{
		Error_Handler();
 8001dbe:	f000 fbb3 	bl	8002528 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001dc2:	230f      	movs	r3, #15
 8001dc4:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001dce:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001dd2:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001dd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dd8:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001dda:	1d3b      	adds	r3, r7, #4
 8001ddc:	2103      	movs	r1, #3
 8001dde:	4618      	mov	r0, r3
 8001de0:	f006 fef8 	bl	8008bd4 <HAL_RCC_ClockConfig>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <SystemClock_Config+0x86>
	{
		Error_Handler();
 8001dea:	f000 fb9d 	bl	8002528 <Error_Handler>
	}
}
 8001dee:	bf00      	nop
 8001df0:	3748      	adds	r7, #72	; 0x48
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
	...

08001df8 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig =
 8001dfe:	463b      	mov	r3, r7
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]
 8001e04:	605a      	str	r2, [r3, #4]
 8001e06:	609a      	str	r2, [r3, #8]
 8001e08:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8001e0a:	4b35      	ldr	r3, [pc, #212]	; (8001ee0 <MX_ADC1_Init+0xe8>)
 8001e0c:	4a35      	ldr	r2, [pc, #212]	; (8001ee4 <MX_ADC1_Init+0xec>)
 8001e0e:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001e10:	4b33      	ldr	r3, [pc, #204]	; (8001ee0 <MX_ADC1_Init+0xe8>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8001e16:	4b32      	ldr	r3, [pc, #200]	; (8001ee0 <MX_ADC1_Init+0xe8>)
 8001e18:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001e1c:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 8001e1e:	4b30      	ldr	r3, [pc, #192]	; (8001ee0 <MX_ADC1_Init+0xe8>)
 8001e20:	2201      	movs	r2, #1
 8001e22:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8001e24:	4b2e      	ldr	r3, [pc, #184]	; (8001ee0 <MX_ADC1_Init+0xe8>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	619a      	str	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e2a:	4b2d      	ldr	r3, [pc, #180]	; (8001ee0 <MX_ADC1_Init+0xe8>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	621a      	str	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e30:	4b2b      	ldr	r3, [pc, #172]	; (8001ee0 <MX_ADC1_Init+0xe8>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e36:	4b2a      	ldr	r3, [pc, #168]	; (8001ee0 <MX_ADC1_Init+0xe8>)
 8001e38:	4a2b      	ldr	r2, [pc, #172]	; (8001ee8 <MX_ADC1_Init+0xf0>)
 8001e3a:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e3c:	4b28      	ldr	r3, [pc, #160]	; (8001ee0 <MX_ADC1_Init+0xe8>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 4;
 8001e42:	4b27      	ldr	r3, [pc, #156]	; (8001ee0 <MX_ADC1_Init+0xe8>)
 8001e44:	2204      	movs	r2, #4
 8001e46:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8001e48:	4b25      	ldr	r3, [pc, #148]	; (8001ee0 <MX_ADC1_Init+0xe8>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	631a      	str	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e4e:	4b24      	ldr	r3, [pc, #144]	; (8001ee0 <MX_ADC1_Init+0xe8>)
 8001e50:	2201      	movs	r2, #1
 8001e52:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e54:	4822      	ldr	r0, [pc, #136]	; (8001ee0 <MX_ADC1_Init+0xe8>)
 8001e56:	f001 faa9 	bl	80033ac <HAL_ADC_Init>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_ADC1_Init+0x6c>
	{
		Error_Handler();
 8001e60:	f000 fb62 	bl	8002528 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_3;
 8001e64:	2303      	movs	r3, #3
 8001e66:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e70:	463b      	mov	r3, r7
 8001e72:	4619      	mov	r1, r3
 8001e74:	481a      	ldr	r0, [pc, #104]	; (8001ee0 <MX_ADC1_Init+0xe8>)
 8001e76:	f001 fd5d 	bl	8003934 <HAL_ADC_ConfigChannel>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_ADC1_Init+0x8c>
	{
		Error_Handler();
 8001e80:	f000 fb52 	bl	8002528 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 8001e84:	2304      	movs	r3, #4
 8001e86:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e8c:	463b      	mov	r3, r7
 8001e8e:	4619      	mov	r1, r3
 8001e90:	4813      	ldr	r0, [pc, #76]	; (8001ee0 <MX_ADC1_Init+0xe8>)
 8001e92:	f001 fd4f 	bl	8003934 <HAL_ADC_ConfigChannel>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <MX_ADC1_Init+0xa8>
	{
		Error_Handler();
 8001e9c:	f000 fb44 	bl	8002528 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8001ea0:	2305      	movs	r3, #5
 8001ea2:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 8001ea4:	2303      	movs	r3, #3
 8001ea6:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ea8:	463b      	mov	r3, r7
 8001eaa:	4619      	mov	r1, r3
 8001eac:	480c      	ldr	r0, [pc, #48]	; (8001ee0 <MX_ADC1_Init+0xe8>)
 8001eae:	f001 fd41 	bl	8003934 <HAL_ADC_ConfigChannel>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <MX_ADC1_Init+0xc4>
	{
		Error_Handler();
 8001eb8:	f000 fb36 	bl	8002528 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_6;
 8001ebc:	2306      	movs	r3, #6
 8001ebe:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 4;
 8001ec0:	2304      	movs	r3, #4
 8001ec2:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ec4:	463b      	mov	r3, r7
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4805      	ldr	r0, [pc, #20]	; (8001ee0 <MX_ADC1_Init+0xe8>)
 8001eca:	f001 fd33 	bl	8003934 <HAL_ADC_ConfigChannel>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <MX_ADC1_Init+0xe0>
	{
		Error_Handler();
 8001ed4:	f000 fb28 	bl	8002528 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001ed8:	bf00      	nop
 8001eda:	3710      	adds	r7, #16
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	20000938 	.word	0x20000938
 8001ee4:	40012000 	.word	0x40012000
 8001ee8:	0f000001 	.word	0x0f000001

08001eec <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b08a      	sub	sp, #40	; 0x28
 8001ef0:	af00      	add	r7, sp, #0
	/* USER CODE END CAN1_Init 0 */

	/* USER CODE BEGIN CAN1_Init 1 */

	/* USER CODE END CAN1_Init 1 */
	hcan1.Instance = CAN1;
 8001ef2:	4b31      	ldr	r3, [pc, #196]	; (8001fb8 <MX_CAN1_Init+0xcc>)
 8001ef4:	4a31      	ldr	r2, [pc, #196]	; (8001fbc <MX_CAN1_Init+0xd0>)
 8001ef6:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 2;
 8001ef8:	4b2f      	ldr	r3, [pc, #188]	; (8001fb8 <MX_CAN1_Init+0xcc>)
 8001efa:	2202      	movs	r2, #2
 8001efc:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001efe:	4b2e      	ldr	r3, [pc, #184]	; (8001fb8 <MX_CAN1_Init+0xcc>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001f04:	4b2c      	ldr	r3, [pc, #176]	; (8001fb8 <MX_CAN1_Init+0xcc>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 8001f0a:	4b2b      	ldr	r3, [pc, #172]	; (8001fb8 <MX_CAN1_Init+0xcc>)
 8001f0c:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 8001f10:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001f12:	4b29      	ldr	r3, [pc, #164]	; (8001fb8 <MX_CAN1_Init+0xcc>)
 8001f14:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001f18:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 8001f1a:	4b27      	ldr	r3, [pc, #156]	; (8001fb8 <MX_CAN1_Init+0xcc>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 8001f20:	4b25      	ldr	r3, [pc, #148]	; (8001fb8 <MX_CAN1_Init+0xcc>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 8001f26:	4b24      	ldr	r3, [pc, #144]	; (8001fb8 <MX_CAN1_Init+0xcc>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 8001f2c:	4b22      	ldr	r3, [pc, #136]	; (8001fb8 <MX_CAN1_Init+0xcc>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001f32:	4b21      	ldr	r3, [pc, #132]	; (8001fb8 <MX_CAN1_Init+0xcc>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 8001f38:	4b1f      	ldr	r3, [pc, #124]	; (8001fb8 <MX_CAN1_Init+0xcc>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001f3e:	481e      	ldr	r0, [pc, #120]	; (8001fb8 <MX_CAN1_Init+0xcc>)
 8001f40:	f001 ffa7 	bl	8003e92 <HAL_CAN_Init>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <MX_CAN1_Init+0x62>
	{
		Error_Handler();
 8001f4a:	f000 faed 	bl	8002528 <Error_Handler>
	}
	/* USER CODE BEGIN CAN1_Init 2 */
	sFilterConfig.FilterBank = 0;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001f52:	2300      	movs	r3, #0
 8001f54:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001f56:	2301      	movs	r3, #1
 8001f58:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000 << 5;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000 << 5;
 8001f62:	2300      	movs	r3, #0
 8001f64:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8001f66:	2300      	movs	r3, #0
 8001f68:	60fb      	str	r3, [r7, #12]
	//sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
	sFilterConfig.FilterFIFOAssignment = 0;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	623b      	str	r3, [r7, #32]
	//sFilterConfig.SlaveStartFilterBank = 14;
	sFilterConfig.SlaveStartFilterBank = 0;
 8001f72:	2300      	movs	r3, #0
 8001f74:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8001f76:	463b      	mov	r3, r7
 8001f78:	4619      	mov	r1, r3
 8001f7a:	480f      	ldr	r0, [pc, #60]	; (8001fb8 <MX_CAN1_Init+0xcc>)
 8001f7c:	f002 f884 	bl	8004088 <HAL_CAN_ConfigFilter>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <MX_CAN1_Init+0x9e>
	{
		/* Filter configuration Error */
		Error_Handler();
 8001f86:	f000 facf 	bl	8002528 <Error_Handler>
	}

	/*##-5- Configure Transmission process #####################################*/
	TxHeader.StdId = 0x01;
 8001f8a:	4b0d      	ldr	r3, [pc, #52]	; (8001fc0 <MX_CAN1_Init+0xd4>)
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	601a      	str	r2, [r3, #0]
	TxHeader.ExtId = 0x01;
 8001f90:	4b0b      	ldr	r3, [pc, #44]	; (8001fc0 <MX_CAN1_Init+0xd4>)
 8001f92:	2201      	movs	r2, #1
 8001f94:	605a      	str	r2, [r3, #4]
	TxHeader.RTR = CAN_RTR_DATA;
 8001f96:	4b0a      	ldr	r3, [pc, #40]	; (8001fc0 <MX_CAN1_Init+0xd4>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_STD;
 8001f9c:	4b08      	ldr	r3, [pc, #32]	; (8001fc0 <MX_CAN1_Init+0xd4>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = 8;
 8001fa2:	4b07      	ldr	r3, [pc, #28]	; (8001fc0 <MX_CAN1_Init+0xd4>)
 8001fa4:	2208      	movs	r2, #8
 8001fa6:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 8001fa8:	4b05      	ldr	r3, [pc, #20]	; (8001fc0 <MX_CAN1_Init+0xd4>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	751a      	strb	r2, [r3, #20]
	/* USER CODE END CAN1_Init 2 */

}
 8001fae:	bf00      	nop
 8001fb0:	3728      	adds	r7, #40	; 0x28
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	20001068 	.word	0x20001068
 8001fbc:	40006400 	.word	0x40006400
 8001fc0:	20001090 	.word	0x20001090

08001fc4 <MX_SDIO_SD_Init>:
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 8001fc8:	4b0c      	ldr	r3, [pc, #48]	; (8001ffc <MX_SDIO_SD_Init+0x38>)
 8001fca:	4a0d      	ldr	r2, [pc, #52]	; (8002000 <MX_SDIO_SD_Init+0x3c>)
 8001fcc:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001fce:	4b0b      	ldr	r3, [pc, #44]	; (8001ffc <MX_SDIO_SD_Init+0x38>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001fd4:	4b09      	ldr	r3, [pc, #36]	; (8001ffc <MX_SDIO_SD_Init+0x38>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001fda:	4b08      	ldr	r3, [pc, #32]	; (8001ffc <MX_SDIO_SD_Init+0x38>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001fe0:	4b06      	ldr	r3, [pc, #24]	; (8001ffc <MX_SDIO_SD_Init+0x38>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001fe6:	4b05      	ldr	r3, [pc, #20]	; (8001ffc <MX_SDIO_SD_Init+0x38>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 1;
 8001fec:	4b03      	ldr	r3, [pc, #12]	; (8001ffc <MX_SDIO_SD_Init+0x38>)
 8001fee:	2201      	movs	r2, #1
 8001ff0:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 8001ff2:	bf00      	nop
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bc80      	pop	{r7}
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	20000ce4 	.word	0x20000ce4
 8002000:	40012c00 	.word	0x40012c00

08002004 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8002008:	4b17      	ldr	r3, [pc, #92]	; (8002068 <MX_SPI2_Init+0x64>)
 800200a:	4a18      	ldr	r2, [pc, #96]	; (800206c <MX_SPI2_Init+0x68>)
 800200c:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800200e:	4b16      	ldr	r3, [pc, #88]	; (8002068 <MX_SPI2_Init+0x64>)
 8002010:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002014:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002016:	4b14      	ldr	r3, [pc, #80]	; (8002068 <MX_SPI2_Init+0x64>)
 8002018:	2200      	movs	r2, #0
 800201a:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800201c:	4b12      	ldr	r3, [pc, #72]	; (8002068 <MX_SPI2_Init+0x64>)
 800201e:	2200      	movs	r2, #0
 8002020:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002022:	4b11      	ldr	r3, [pc, #68]	; (8002068 <MX_SPI2_Init+0x64>)
 8002024:	2200      	movs	r2, #0
 8002026:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002028:	4b0f      	ldr	r3, [pc, #60]	; (8002068 <MX_SPI2_Init+0x64>)
 800202a:	2200      	movs	r2, #0
 800202c:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 800202e:	4b0e      	ldr	r3, [pc, #56]	; (8002068 <MX_SPI2_Init+0x64>)
 8002030:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002034:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002036:	4b0c      	ldr	r3, [pc, #48]	; (8002068 <MX_SPI2_Init+0x64>)
 8002038:	2200      	movs	r2, #0
 800203a:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800203c:	4b0a      	ldr	r3, [pc, #40]	; (8002068 <MX_SPI2_Init+0x64>)
 800203e:	2200      	movs	r2, #0
 8002040:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002042:	4b09      	ldr	r3, [pc, #36]	; (8002068 <MX_SPI2_Init+0x64>)
 8002044:	2200      	movs	r2, #0
 8002046:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002048:	4b07      	ldr	r3, [pc, #28]	; (8002068 <MX_SPI2_Init+0x64>)
 800204a:	2200      	movs	r2, #0
 800204c:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 800204e:	4b06      	ldr	r3, [pc, #24]	; (8002068 <MX_SPI2_Init+0x64>)
 8002050:	220a      	movs	r2, #10
 8002052:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002054:	4804      	ldr	r0, [pc, #16]	; (8002068 <MX_SPI2_Init+0x64>)
 8002056:	f008 fab7 	bl	800a5c8 <HAL_SPI_Init>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <MX_SPI2_Init+0x60>
	{
		Error_Handler();
 8002060:	f000 fa62 	bl	8002528 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8002064:	bf00      	nop
 8002066:	bd80      	pop	{r7, pc}
 8002068:	200007f4 	.word	0x200007f4
 800206c:	40003800 	.word	0x40003800

08002070 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b086      	sub	sp, #24
 8002074:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	LL_TIM_InitTypeDef TIM_InitStruct =
 8002076:	1d3b      	adds	r3, r7, #4
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	605a      	str	r2, [r3, #4]
 800207e:	609a      	str	r2, [r3, #8]
 8002080:	60da      	str	r2, [r3, #12]
 8002082:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8002084:	2002      	movs	r0, #2
 8002086:	f7ff fa6b 	bl	8001560 <LL_APB1_GRP1_EnableClock>

	/* TIM3 interrupt Init */
	NVIC_SetPriority(TIM3_IRQn,
 800208a:	f7ff f98f 	bl	80013ac <__NVIC_GetPriorityGrouping>
 800208e:	4603      	mov	r3, r0
 8002090:	2200      	movs	r2, #0
 8002092:	2101      	movs	r1, #1
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff f9dd 	bl	8001454 <NVIC_EncodePriority>
 800209a:	4603      	mov	r3, r0
 800209c:	4619      	mov	r1, r3
 800209e:	201d      	movs	r0, #29
 80020a0:	f7ff f9ae 	bl	8001400 <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 0));
	NVIC_EnableIRQ(TIM3_IRQn);
 80020a4:	201d      	movs	r0, #29
 80020a6:	f7ff f98f 	bl	80013c8 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	TIM_InitStruct.Prescaler = 5999;
 80020aa:	f241 736f 	movw	r3, #5999	; 0x176f
 80020ae:	80bb      	strh	r3, [r7, #4]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80020b0:	2300      	movs	r3, #0
 80020b2:	60bb      	str	r3, [r7, #8]
	TIM_InitStruct.Autoreload = 44;
 80020b4:	232c      	movs	r3, #44	; 0x2c
 80020b6:	60fb      	str	r3, [r7, #12]
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80020b8:	2300      	movs	r3, #0
 80020ba:	613b      	str	r3, [r7, #16]
	LL_TIM_Init(TIM3, &TIM_InitStruct);
 80020bc:	1d3b      	adds	r3, r7, #4
 80020be:	4619      	mov	r1, r3
 80020c0:	480a      	ldr	r0, [pc, #40]	; (80020ec <MX_TIM3_Init+0x7c>)
 80020c2:	f00a f93b 	bl	800c33c <LL_TIM_Init>
	LL_TIM_DisableARRPreload(TIM3);
 80020c6:	4809      	ldr	r0, [pc, #36]	; (80020ec <MX_TIM3_Init+0x7c>)
 80020c8:	f7ff f9f6 	bl	80014b8 <LL_TIM_DisableARRPreload>
	LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 80020cc:	2100      	movs	r1, #0
 80020ce:	4807      	ldr	r0, [pc, #28]	; (80020ec <MX_TIM3_Init+0x7c>)
 80020d0:	f7ff fa01 	bl	80014d6 <LL_TIM_SetClockSource>
	LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 80020d4:	2100      	movs	r1, #0
 80020d6:	4805      	ldr	r0, [pc, #20]	; (80020ec <MX_TIM3_Init+0x7c>)
 80020d8:	f7ff fa11 	bl	80014fe <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM3);
 80020dc:	4803      	ldr	r0, [pc, #12]	; (80020ec <MX_TIM3_Init+0x7c>)
 80020de:	f7ff fa20 	bl	8001522 <LL_TIM_DisableMasterSlaveMode>
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 80020e2:	bf00      	nop
 80020e4:	3718      	adds	r7, #24
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	40000400 	.word	0x40000400

080020f0 <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b08c      	sub	sp, #48	; 0x30
 80020f4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_Encoder_InitTypeDef sConfig =
 80020f6:	f107 030c 	add.w	r3, r7, #12
 80020fa:	2224      	movs	r2, #36	; 0x24
 80020fc:	2100      	movs	r1, #0
 80020fe:	4618      	mov	r0, r3
 8002100:	f013 f8fe 	bl	8015300 <memset>
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 8002104:	1d3b      	adds	r3, r7, #4
 8002106:	2200      	movs	r2, #0
 8002108:	601a      	str	r2, [r3, #0]
 800210a:	605a      	str	r2, [r3, #4]
	{ 0 };

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 800210c:	4b22      	ldr	r3, [pc, #136]	; (8002198 <MX_TIM8_Init+0xa8>)
 800210e:	4a23      	ldr	r2, [pc, #140]	; (800219c <MX_TIM8_Init+0xac>)
 8002110:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 0;
 8002112:	4b21      	ldr	r3, [pc, #132]	; (8002198 <MX_TIM8_Init+0xa8>)
 8002114:	2200      	movs	r2, #0
 8002116:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002118:	4b1f      	ldr	r3, [pc, #124]	; (8002198 <MX_TIM8_Init+0xa8>)
 800211a:	2200      	movs	r2, #0
 800211c:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 65535;
 800211e:	4b1e      	ldr	r3, [pc, #120]	; (8002198 <MX_TIM8_Init+0xa8>)
 8002120:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002124:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002126:	4b1c      	ldr	r3, [pc, #112]	; (8002198 <MX_TIM8_Init+0xa8>)
 8002128:	2200      	movs	r2, #0
 800212a:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 800212c:	4b1a      	ldr	r3, [pc, #104]	; (8002198 <MX_TIM8_Init+0xa8>)
 800212e:	2200      	movs	r2, #0
 8002130:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002132:	4b19      	ldr	r3, [pc, #100]	; (8002198 <MX_TIM8_Init+0xa8>)
 8002134:	2280      	movs	r2, #128	; 0x80
 8002136:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002138:	2301      	movs	r3, #1
 800213a:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800213c:	2300      	movs	r3, #0
 800213e:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002140:	2301      	movs	r3, #1
 8002142:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002144:	2300      	movs	r3, #0
 8002146:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8002148:	2300      	movs	r3, #0
 800214a:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800214c:	2300      	movs	r3, #0
 800214e:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002150:	2301      	movs	r3, #1
 8002152:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002154:	2300      	movs	r3, #0
 8002156:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8002158:	2300      	movs	r3, #0
 800215a:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800215c:	f107 030c 	add.w	r3, r7, #12
 8002160:	4619      	mov	r1, r3
 8002162:	480d      	ldr	r0, [pc, #52]	; (8002198 <MX_TIM8_Init+0xa8>)
 8002164:	f008 fd6d 	bl	800ac42 <HAL_TIM_Encoder_Init>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <MX_TIM8_Init+0x82>
	{
		Error_Handler();
 800216e:	f000 f9db 	bl	8002528 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002172:	2300      	movs	r3, #0
 8002174:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002176:	2300      	movs	r3, #0
 8002178:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800217a:	1d3b      	adds	r3, r7, #4
 800217c:	4619      	mov	r1, r3
 800217e:	4806      	ldr	r0, [pc, #24]	; (8002198 <MX_TIM8_Init+0xa8>)
 8002180:	f008 feea 	bl	800af58 <HAL_TIMEx_MasterConfigSynchronization>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <MX_TIM8_Init+0x9e>
	{
		Error_Handler();
 800218a:	f000 f9cd 	bl	8002528 <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */

}
 800218e:	bf00      	nop
 8002190:	3730      	adds	r7, #48	; 0x30
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	2000084c 	.word	0x2000084c
 800219c:	40010400 	.word	0x40010400

080021a0 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80021a4:	4b11      	ldr	r3, [pc, #68]	; (80021ec <MX_USART2_UART_Init+0x4c>)
 80021a6:	4a12      	ldr	r2, [pc, #72]	; (80021f0 <MX_USART2_UART_Init+0x50>)
 80021a8:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80021aa:	4b10      	ldr	r3, [pc, #64]	; (80021ec <MX_USART2_UART_Init+0x4c>)
 80021ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021b0:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80021b2:	4b0e      	ldr	r3, [pc, #56]	; (80021ec <MX_USART2_UART_Init+0x4c>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80021b8:	4b0c      	ldr	r3, [pc, #48]	; (80021ec <MX_USART2_UART_Init+0x4c>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80021be:	4b0b      	ldr	r3, [pc, #44]	; (80021ec <MX_USART2_UART_Init+0x4c>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80021c4:	4b09      	ldr	r3, [pc, #36]	; (80021ec <MX_USART2_UART_Init+0x4c>)
 80021c6:	220c      	movs	r2, #12
 80021c8:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021ca:	4b08      	ldr	r3, [pc, #32]	; (80021ec <MX_USART2_UART_Init+0x4c>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021d0:	4b06      	ldr	r3, [pc, #24]	; (80021ec <MX_USART2_UART_Init+0x4c>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80021d6:	4805      	ldr	r0, [pc, #20]	; (80021ec <MX_USART2_UART_Init+0x4c>)
 80021d8:	f008 ff02 	bl	800afe0 <HAL_UART_Init>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 80021e2:	f000 f9a1 	bl	8002528 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80021e6:	bf00      	nop
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	20001028 	.word	0x20001028
 80021f0:	40004400 	.word	0x40004400

080021f4 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80021f8:	4b11      	ldr	r3, [pc, #68]	; (8002240 <MX_USART3_UART_Init+0x4c>)
 80021fa:	4a12      	ldr	r2, [pc, #72]	; (8002244 <MX_USART3_UART_Init+0x50>)
 80021fc:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80021fe:	4b10      	ldr	r3, [pc, #64]	; (8002240 <MX_USART3_UART_Init+0x4c>)
 8002200:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002204:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002206:	4b0e      	ldr	r3, [pc, #56]	; (8002240 <MX_USART3_UART_Init+0x4c>)
 8002208:	2200      	movs	r2, #0
 800220a:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 800220c:	4b0c      	ldr	r3, [pc, #48]	; (8002240 <MX_USART3_UART_Init+0x4c>)
 800220e:	2200      	movs	r2, #0
 8002210:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8002212:	4b0b      	ldr	r3, [pc, #44]	; (8002240 <MX_USART3_UART_Init+0x4c>)
 8002214:	2200      	movs	r2, #0
 8002216:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8002218:	4b09      	ldr	r3, [pc, #36]	; (8002240 <MX_USART3_UART_Init+0x4c>)
 800221a:	220c      	movs	r2, #12
 800221c:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800221e:	4b08      	ldr	r3, [pc, #32]	; (8002240 <MX_USART3_UART_Init+0x4c>)
 8002220:	2200      	movs	r2, #0
 8002222:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002224:	4b06      	ldr	r3, [pc, #24]	; (8002240 <MX_USART3_UART_Init+0x4c>)
 8002226:	2200      	movs	r2, #0
 8002228:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 800222a:	4805      	ldr	r0, [pc, #20]	; (8002240 <MX_USART3_UART_Init+0x4c>)
 800222c:	f008 fed8 	bl	800afe0 <HAL_UART_Init>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 8002236:	f000 f977 	bl	8002528 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	20000890 	.word	0x20000890
 8002244:	40004800 	.word	0x40004800

08002248 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 800224e:	2300      	movs	r3, #0
 8002250:	607b      	str	r3, [r7, #4]
 8002252:	4b2b      	ldr	r3, [pc, #172]	; (8002300 <MX_DMA_Init+0xb8>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002256:	4a2a      	ldr	r2, [pc, #168]	; (8002300 <MX_DMA_Init+0xb8>)
 8002258:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800225c:	6313      	str	r3, [r2, #48]	; 0x30
 800225e:	4b28      	ldr	r3, [pc, #160]	; (8002300 <MX_DMA_Init+0xb8>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002262:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002266:	607b      	str	r3, [r7, #4]
 8002268:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 800226a:	2300      	movs	r3, #0
 800226c:	603b      	str	r3, [r7, #0]
 800226e:	4b24      	ldr	r3, [pc, #144]	; (8002300 <MX_DMA_Init+0xb8>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002272:	4a23      	ldr	r2, [pc, #140]	; (8002300 <MX_DMA_Init+0xb8>)
 8002274:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002278:	6313      	str	r3, [r2, #48]	; 0x30
 800227a:	4b21      	ldr	r3, [pc, #132]	; (8002300 <MX_DMA_Init+0xb8>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002282:	603b      	str	r3, [r7, #0]
 8002284:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 1, 0);
 8002286:	2200      	movs	r2, #0
 8002288:	2101      	movs	r1, #1
 800228a:	200e      	movs	r0, #14
 800228c:	f002 fd59 	bl	8004d42 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002290:	200e      	movs	r0, #14
 8002292:	f002 fd72 	bl	8004d7a <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 1, 0);
 8002296:	2200      	movs	r2, #0
 8002298:	2101      	movs	r1, #1
 800229a:	200f      	movs	r0, #15
 800229c:	f002 fd51 	bl	8004d42 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80022a0:	200f      	movs	r0, #15
 80022a2:	f002 fd6a 	bl	8004d7a <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 1, 0);
 80022a6:	2200      	movs	r2, #0
 80022a8:	2101      	movs	r1, #1
 80022aa:	2010      	movs	r0, #16
 80022ac:	f002 fd49 	bl	8004d42 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80022b0:	2010      	movs	r0, #16
 80022b2:	f002 fd62 	bl	8004d7a <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 1, 0);
 80022b6:	2200      	movs	r2, #0
 80022b8:	2101      	movs	r1, #1
 80022ba:	2011      	movs	r0, #17
 80022bc:	f002 fd41 	bl	8004d42 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80022c0:	2011      	movs	r0, #17
 80022c2:	f002 fd5a 	bl	8004d7a <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 80022c6:	2200      	movs	r2, #0
 80022c8:	2101      	movs	r1, #1
 80022ca:	2038      	movs	r0, #56	; 0x38
 80022cc:	f002 fd39 	bl	8004d42 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80022d0:	2038      	movs	r0, #56	; 0x38
 80022d2:	f002 fd52 	bl	8004d7a <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 1, 0);
 80022d6:	2200      	movs	r2, #0
 80022d8:	2101      	movs	r1, #1
 80022da:	203b      	movs	r0, #59	; 0x3b
 80022dc:	f002 fd31 	bl	8004d42 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80022e0:	203b      	movs	r0, #59	; 0x3b
 80022e2:	f002 fd4a 	bl	8004d7a <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 1, 0);
 80022e6:	2200      	movs	r2, #0
 80022e8:	2101      	movs	r1, #1
 80022ea:	2045      	movs	r0, #69	; 0x45
 80022ec:	f002 fd29 	bl	8004d42 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80022f0:	2045      	movs	r0, #69	; 0x45
 80022f2:	f002 fd42 	bl	8004d7a <HAL_NVIC_EnableIRQ>

}
 80022f6:	bf00      	nop
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40023800 	.word	0x40023800

08002304 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b08e      	sub	sp, #56	; 0x38
 8002308:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 800230a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800230e:	2200      	movs	r2, #0
 8002310:	601a      	str	r2, [r3, #0]
 8002312:	605a      	str	r2, [r3, #4]
 8002314:	609a      	str	r2, [r3, #8]
 8002316:	60da      	str	r2, [r3, #12]
 8002318:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	623b      	str	r3, [r7, #32]
 800231e:	4b7c      	ldr	r3, [pc, #496]	; (8002510 <MX_GPIO_Init+0x20c>)
 8002320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002322:	4a7b      	ldr	r2, [pc, #492]	; (8002510 <MX_GPIO_Init+0x20c>)
 8002324:	f043 0304 	orr.w	r3, r3, #4
 8002328:	6313      	str	r3, [r2, #48]	; 0x30
 800232a:	4b79      	ldr	r3, [pc, #484]	; (8002510 <MX_GPIO_Init+0x20c>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232e:	f003 0304 	and.w	r3, r3, #4
 8002332:	623b      	str	r3, [r7, #32]
 8002334:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002336:	2300      	movs	r3, #0
 8002338:	61fb      	str	r3, [r7, #28]
 800233a:	4b75      	ldr	r3, [pc, #468]	; (8002510 <MX_GPIO_Init+0x20c>)
 800233c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233e:	4a74      	ldr	r2, [pc, #464]	; (8002510 <MX_GPIO_Init+0x20c>)
 8002340:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002344:	6313      	str	r3, [r2, #48]	; 0x30
 8002346:	4b72      	ldr	r3, [pc, #456]	; (8002510 <MX_GPIO_Init+0x20c>)
 8002348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800234e:	61fb      	str	r3, [r7, #28]
 8002350:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	61bb      	str	r3, [r7, #24]
 8002356:	4b6e      	ldr	r3, [pc, #440]	; (8002510 <MX_GPIO_Init+0x20c>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235a:	4a6d      	ldr	r2, [pc, #436]	; (8002510 <MX_GPIO_Init+0x20c>)
 800235c:	f043 0301 	orr.w	r3, r3, #1
 8002360:	6313      	str	r3, [r2, #48]	; 0x30
 8002362:	4b6b      	ldr	r3, [pc, #428]	; (8002510 <MX_GPIO_Init+0x20c>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002366:	f003 0301 	and.w	r3, r3, #1
 800236a:	61bb      	str	r3, [r7, #24]
 800236c:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800236e:	2300      	movs	r3, #0
 8002370:	617b      	str	r3, [r7, #20]
 8002372:	4b67      	ldr	r3, [pc, #412]	; (8002510 <MX_GPIO_Init+0x20c>)
 8002374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002376:	4a66      	ldr	r2, [pc, #408]	; (8002510 <MX_GPIO_Init+0x20c>)
 8002378:	f043 0302 	orr.w	r3, r3, #2
 800237c:	6313      	str	r3, [r2, #48]	; 0x30
 800237e:	4b64      	ldr	r3, [pc, #400]	; (8002510 <MX_GPIO_Init+0x20c>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002382:	f003 0302 	and.w	r3, r3, #2
 8002386:	617b      	str	r3, [r7, #20]
 8002388:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800238a:	2300      	movs	r3, #0
 800238c:	613b      	str	r3, [r7, #16]
 800238e:	4b60      	ldr	r3, [pc, #384]	; (8002510 <MX_GPIO_Init+0x20c>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	4a5f      	ldr	r2, [pc, #380]	; (8002510 <MX_GPIO_Init+0x20c>)
 8002394:	f043 0320 	orr.w	r3, r3, #32
 8002398:	6313      	str	r3, [r2, #48]	; 0x30
 800239a:	4b5d      	ldr	r3, [pc, #372]	; (8002510 <MX_GPIO_Init+0x20c>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239e:	f003 0320 	and.w	r3, r3, #32
 80023a2:	613b      	str	r3, [r7, #16]
 80023a4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	60fb      	str	r3, [r7, #12]
 80023aa:	4b59      	ldr	r3, [pc, #356]	; (8002510 <MX_GPIO_Init+0x20c>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ae:	4a58      	ldr	r2, [pc, #352]	; (8002510 <MX_GPIO_Init+0x20c>)
 80023b0:	f043 0310 	orr.w	r3, r3, #16
 80023b4:	6313      	str	r3, [r2, #48]	; 0x30
 80023b6:	4b56      	ldr	r3, [pc, #344]	; (8002510 <MX_GPIO_Init+0x20c>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ba:	f003 0310 	and.w	r3, r3, #16
 80023be:	60fb      	str	r3, [r7, #12]
 80023c0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	60bb      	str	r3, [r7, #8]
 80023c6:	4b52      	ldr	r3, [pc, #328]	; (8002510 <MX_GPIO_Init+0x20c>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	4a51      	ldr	r2, [pc, #324]	; (8002510 <MX_GPIO_Init+0x20c>)
 80023cc:	f043 0308 	orr.w	r3, r3, #8
 80023d0:	6313      	str	r3, [r2, #48]	; 0x30
 80023d2:	4b4f      	ldr	r3, [pc, #316]	; (8002510 <MX_GPIO_Init+0x20c>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	f003 0308 	and.w	r3, r3, #8
 80023da:	60bb      	str	r3, [r7, #8]
 80023dc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 80023de:	2300      	movs	r3, #0
 80023e0:	607b      	str	r3, [r7, #4]
 80023e2:	4b4b      	ldr	r3, [pc, #300]	; (8002510 <MX_GPIO_Init+0x20c>)
 80023e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e6:	4a4a      	ldr	r2, [pc, #296]	; (8002510 <MX_GPIO_Init+0x20c>)
 80023e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023ec:	6313      	str	r3, [r2, #48]	; 0x30
 80023ee:	4b48      	ldr	r3, [pc, #288]	; (8002510 <MX_GPIO_Init+0x20c>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023f6:	607b      	str	r3, [r7, #4]
 80023f8:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 80023fa:	2200      	movs	r2, #0
 80023fc:	f244 0181 	movw	r1, #16513	; 0x4081
 8002400:	4844      	ldr	r0, [pc, #272]	; (8002514 <MX_GPIO_Init+0x210>)
 8002402:	f004 ffd8 	bl	80073b6 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 8002406:	2200      	movs	r2, #0
 8002408:	f44f 7100 	mov.w	r1, #512	; 0x200
 800240c:	4842      	ldr	r0, [pc, #264]	; (8002518 <MX_GPIO_Init+0x214>)
 800240e:	f004 ffd2 	bl	80073b6 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG,
 8002412:	2200      	movs	r2, #0
 8002414:	f245 7170 	movw	r1, #22384	; 0x5770
 8002418:	4840      	ldr	r0, [pc, #256]	; (800251c <MX_GPIO_Init+0x218>)
 800241a:	f004 ffcc 	bl	80073b6 <HAL_GPIO_WritePin>
			SIG_SHUTTER_Pin | SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin
					| ENCODER_Z_Pin | CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 800241e:	f244 0381 	movw	r3, #16513	; 0x4081
 8002422:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002424:	2301      	movs	r3, #1
 8002426:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002428:	2300      	movs	r3, #0
 800242a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800242c:	2303      	movs	r3, #3
 800242e:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002430:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002434:	4619      	mov	r1, r3
 8002436:	4837      	ldr	r0, [pc, #220]	; (8002514 <MX_GPIO_Init+0x210>)
 8002438:	f004 fe08 	bl	800704c <HAL_GPIO_Init>

	/*Configure GPIO pin : PWRCHECK_Pin */
	GPIO_InitStruct.Pin = PWRCHECK_Pin;
 800243c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002440:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002442:	2300      	movs	r3, #0
 8002444:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002446:	2302      	movs	r3, #2
 8002448:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(PWRCHECK_GPIO_Port, &GPIO_InitStruct);
 800244a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800244e:	4619      	mov	r1, r3
 8002450:	4833      	ldr	r0, [pc, #204]	; (8002520 <MX_GPIO_Init+0x21c>)
 8002452:	f004 fdfb 	bl	800704c <HAL_GPIO_Init>

	/*Configure GPIO pin : STROBE_DRV_Pin */
	GPIO_InitStruct.Pin = STROBE_DRV_Pin;
 8002456:	f44f 7300 	mov.w	r3, #512	; 0x200
 800245a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800245c:	2301      	movs	r3, #1
 800245e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002460:	2300      	movs	r3, #0
 8002462:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002464:	2303      	movs	r3, #3
 8002466:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(STROBE_DRV_GPIO_Port, &GPIO_InitStruct);
 8002468:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800246c:	4619      	mov	r1, r3
 800246e:	482a      	ldr	r0, [pc, #168]	; (8002518 <MX_GPIO_Init+0x214>)
 8002470:	f004 fdec 	bl	800704c <HAL_GPIO_Init>

	/*Configure GPIO pins : STROBE0_Pin STROBE1_Pin STROBE2_Pin STROBE3_Pin
	 STROBE_CHK_Pin */
	GPIO_InitStruct.Pin = STROBE0_Pin | STROBE1_Pin | STROBE2_Pin | STROBE3_Pin
 8002474:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8002478:	627b      	str	r3, [r7, #36]	; 0x24
			| STROBE_CHK_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800247a:	4b2a      	ldr	r3, [pc, #168]	; (8002524 <MX_GPIO_Init+0x220>)
 800247c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247e:	2300      	movs	r3, #0
 8002480:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002482:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002486:	4619      	mov	r1, r3
 8002488:	4823      	ldr	r0, [pc, #140]	; (8002518 <MX_GPIO_Init+0x214>)
 800248a:	f004 fddf 	bl	800704c <HAL_GPIO_Init>

	/*Configure GPIO pin : CardDetect_Pin */
	GPIO_InitStruct.Pin = CardDetect_Pin;
 800248e:	2304      	movs	r3, #4
 8002490:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002492:	2300      	movs	r3, #0
 8002494:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002496:	2301      	movs	r3, #1
 8002498:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(CardDetect_GPIO_Port, &GPIO_InitStruct);
 800249a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800249e:	4619      	mov	r1, r3
 80024a0:	481e      	ldr	r0, [pc, #120]	; (800251c <MX_GPIO_Init+0x218>)
 80024a2:	f004 fdd3 	bl	800704c <HAL_GPIO_Init>

	/*Configure GPIO pin : SIG_SHUTTER_Pin */
	GPIO_InitStruct.Pin = SIG_SHUTTER_Pin;
 80024a6:	2310      	movs	r3, #16
 80024a8:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024aa:	2301      	movs	r3, #1
 80024ac:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ae:	2300      	movs	r3, #0
 80024b0:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024b2:	2303      	movs	r3, #3
 80024b4:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(SIG_SHUTTER_GPIO_Port, &GPIO_InitStruct);
 80024b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024ba:	4619      	mov	r1, r3
 80024bc:	4817      	ldr	r0, [pc, #92]	; (800251c <MX_GPIO_Init+0x218>)
 80024be:	f004 fdc5 	bl	800704c <HAL_GPIO_Init>

	/*Configure GPIO pins : SIG_AUTOFOCUS_Pin USB_PowerSW_Pin ENCODER_Z_Pin CS0_Pin
	 CS1_Pin CS2_Pin CS3_Pin */
	GPIO_InitStruct.Pin = SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin | ENCODER_Z_Pin
 80024c2:	f245 7360 	movw	r3, #22368	; 0x5760
 80024c6:	627b      	str	r3, [r7, #36]	; 0x24
			| CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024c8:	2301      	movs	r3, #1
 80024ca:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024cc:	2300      	movs	r3, #0
 80024ce:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024d0:	2300      	movs	r3, #0
 80024d2:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80024d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024d8:	4619      	mov	r1, r3
 80024da:	4810      	ldr	r0, [pc, #64]	; (800251c <MX_GPIO_Init+0x218>)
 80024dc:	f004 fdb6 	bl	800704c <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80024e0:	2380      	movs	r3, #128	; 0x80
 80024e2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024e4:	2300      	movs	r3, #0
 80024e6:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e8:	2300      	movs	r3, #0
 80024ea:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80024ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024f0:	4619      	mov	r1, r3
 80024f2:	480a      	ldr	r0, [pc, #40]	; (800251c <MX_GPIO_Init+0x218>)
 80024f4:	f004 fdaa 	bl	800704c <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80024f8:	2200      	movs	r2, #0
 80024fa:	2100      	movs	r1, #0
 80024fc:	2028      	movs	r0, #40	; 0x28
 80024fe:	f002 fc20 	bl	8004d42 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002502:	2028      	movs	r0, #40	; 0x28
 8002504:	f002 fc39 	bl	8004d7a <HAL_NVIC_EnableIRQ>

}
 8002508:	bf00      	nop
 800250a:	3738      	adds	r7, #56	; 0x38
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	40023800 	.word	0x40023800
 8002514:	40020400 	.word	0x40020400
 8002518:	40021000 	.word	0x40021000
 800251c:	40021800 	.word	0x40021800
 8002520:	40021400 	.word	0x40021400
 8002524:	10110000 	.word	0x10110000

08002528 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 800252c:	bf00      	nop
 800252e:	46bd      	mov	sp, r7
 8002530:	bc80      	pop	{r7}
 8002532:	4770      	bx	lr

08002534 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800253a:	2300      	movs	r3, #0
 800253c:	607b      	str	r3, [r7, #4]
 800253e:	4b1e      	ldr	r3, [pc, #120]	; (80025b8 <HAL_MspInit+0x84>)
 8002540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002542:	4a1d      	ldr	r2, [pc, #116]	; (80025b8 <HAL_MspInit+0x84>)
 8002544:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002548:	6453      	str	r3, [r2, #68]	; 0x44
 800254a:	4b1b      	ldr	r3, [pc, #108]	; (80025b8 <HAL_MspInit+0x84>)
 800254c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800254e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002552:	607b      	str	r3, [r7, #4]
 8002554:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002556:	2300      	movs	r3, #0
 8002558:	603b      	str	r3, [r7, #0]
 800255a:	4b17      	ldr	r3, [pc, #92]	; (80025b8 <HAL_MspInit+0x84>)
 800255c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255e:	4a16      	ldr	r2, [pc, #88]	; (80025b8 <HAL_MspInit+0x84>)
 8002560:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002564:	6413      	str	r3, [r2, #64]	; 0x40
 8002566:	4b14      	ldr	r3, [pc, #80]	; (80025b8 <HAL_MspInit+0x84>)
 8002568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800256e:	603b      	str	r3, [r7, #0]
 8002570:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8002572:	2200      	movs	r2, #0
 8002574:	2101      	movs	r1, #1
 8002576:	f06f 000b 	mvn.w	r0, #11
 800257a:	f002 fbe2 	bl	8004d42 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 800257e:	2200      	movs	r2, #0
 8002580:	2101      	movs	r1, #1
 8002582:	f06f 000a 	mvn.w	r0, #10
 8002586:	f002 fbdc 	bl	8004d42 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 800258a:	2200      	movs	r2, #0
 800258c:	2101      	movs	r1, #1
 800258e:	f06f 0009 	mvn.w	r0, #9
 8002592:	f002 fbd6 	bl	8004d42 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 8002596:	2200      	movs	r2, #0
 8002598:	2101      	movs	r1, #1
 800259a:	f06f 0004 	mvn.w	r0, #4
 800259e:	f002 fbd0 	bl	8004d42 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 80025a2:	2200      	movs	r2, #0
 80025a4:	2101      	movs	r1, #1
 80025a6:	f06f 0001 	mvn.w	r0, #1
 80025aa:	f002 fbca 	bl	8004d42 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025ae:	bf00      	nop
 80025b0:	3708      	adds	r7, #8
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	40023800 	.word	0x40023800

080025bc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b08a      	sub	sp, #40	; 0x28
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c4:	f107 0314 	add.w	r3, r7, #20
 80025c8:	2200      	movs	r2, #0
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	605a      	str	r2, [r3, #4]
 80025ce:	609a      	str	r2, [r3, #8]
 80025d0:	60da      	str	r2, [r3, #12]
 80025d2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a33      	ldr	r2, [pc, #204]	; (80026a8 <HAL_ADC_MspInit+0xec>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d15f      	bne.n	800269e <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80025de:	2300      	movs	r3, #0
 80025e0:	613b      	str	r3, [r7, #16]
 80025e2:	4b32      	ldr	r3, [pc, #200]	; (80026ac <HAL_ADC_MspInit+0xf0>)
 80025e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025e6:	4a31      	ldr	r2, [pc, #196]	; (80026ac <HAL_ADC_MspInit+0xf0>)
 80025e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025ec:	6453      	str	r3, [r2, #68]	; 0x44
 80025ee:	4b2f      	ldr	r3, [pc, #188]	; (80026ac <HAL_ADC_MspInit+0xf0>)
 80025f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025f6:	613b      	str	r3, [r7, #16]
 80025f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025fa:	2300      	movs	r3, #0
 80025fc:	60fb      	str	r3, [r7, #12]
 80025fe:	4b2b      	ldr	r3, [pc, #172]	; (80026ac <HAL_ADC_MspInit+0xf0>)
 8002600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002602:	4a2a      	ldr	r2, [pc, #168]	; (80026ac <HAL_ADC_MspInit+0xf0>)
 8002604:	f043 0301 	orr.w	r3, r3, #1
 8002608:	6313      	str	r3, [r2, #48]	; 0x30
 800260a:	4b28      	ldr	r3, [pc, #160]	; (80026ac <HAL_ADC_MspInit+0xf0>)
 800260c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260e:	f003 0301 	and.w	r3, r3, #1
 8002612:	60fb      	str	r3, [r7, #12]
 8002614:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = CDS0_Pin|CDS1_Pin|CDS2_Pin|CDS3_Pin;
 8002616:	2378      	movs	r3, #120	; 0x78
 8002618:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800261a:	2303      	movs	r3, #3
 800261c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261e:	2300      	movs	r3, #0
 8002620:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002622:	f107 0314 	add.w	r3, r7, #20
 8002626:	4619      	mov	r1, r3
 8002628:	4821      	ldr	r0, [pc, #132]	; (80026b0 <HAL_ADC_MspInit+0xf4>)
 800262a:	f004 fd0f 	bl	800704c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800262e:	4b21      	ldr	r3, [pc, #132]	; (80026b4 <HAL_ADC_MspInit+0xf8>)
 8002630:	4a21      	ldr	r2, [pc, #132]	; (80026b8 <HAL_ADC_MspInit+0xfc>)
 8002632:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002634:	4b1f      	ldr	r3, [pc, #124]	; (80026b4 <HAL_ADC_MspInit+0xf8>)
 8002636:	2200      	movs	r2, #0
 8002638:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800263a:	4b1e      	ldr	r3, [pc, #120]	; (80026b4 <HAL_ADC_MspInit+0xf8>)
 800263c:	2200      	movs	r2, #0
 800263e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002640:	4b1c      	ldr	r3, [pc, #112]	; (80026b4 <HAL_ADC_MspInit+0xf8>)
 8002642:	2200      	movs	r2, #0
 8002644:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002646:	4b1b      	ldr	r3, [pc, #108]	; (80026b4 <HAL_ADC_MspInit+0xf8>)
 8002648:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800264c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800264e:	4b19      	ldr	r3, [pc, #100]	; (80026b4 <HAL_ADC_MspInit+0xf8>)
 8002650:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002654:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002656:	4b17      	ldr	r3, [pc, #92]	; (80026b4 <HAL_ADC_MspInit+0xf8>)
 8002658:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800265c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800265e:	4b15      	ldr	r3, [pc, #84]	; (80026b4 <HAL_ADC_MspInit+0xf8>)
 8002660:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002664:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002666:	4b13      	ldr	r3, [pc, #76]	; (80026b4 <HAL_ADC_MspInit+0xf8>)
 8002668:	2200      	movs	r2, #0
 800266a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800266c:	4b11      	ldr	r3, [pc, #68]	; (80026b4 <HAL_ADC_MspInit+0xf8>)
 800266e:	2200      	movs	r2, #0
 8002670:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002672:	4810      	ldr	r0, [pc, #64]	; (80026b4 <HAL_ADC_MspInit+0xf8>)
 8002674:	f002 fb9c 	bl	8004db0 <HAL_DMA_Init>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800267e:	f7ff ff53 	bl	8002528 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4a0b      	ldr	r2, [pc, #44]	; (80026b4 <HAL_ADC_MspInit+0xf8>)
 8002686:	639a      	str	r2, [r3, #56]	; 0x38
 8002688:	4a0a      	ldr	r2, [pc, #40]	; (80026b4 <HAL_ADC_MspInit+0xf8>)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 800268e:	2200      	movs	r2, #0
 8002690:	2101      	movs	r1, #1
 8002692:	2012      	movs	r0, #18
 8002694:	f002 fb55 	bl	8004d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002698:	2012      	movs	r0, #18
 800269a:	f002 fb6e 	bl	8004d7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800269e:	bf00      	nop
 80026a0:	3728      	adds	r7, #40	; 0x28
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	40012000 	.word	0x40012000
 80026ac:	40023800 	.word	0x40023800
 80026b0:	40020000 	.word	0x40020000
 80026b4:	200009e4 	.word	0x200009e4
 80026b8:	40026410 	.word	0x40026410

080026bc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b08a      	sub	sp, #40	; 0x28
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c4:	f107 0314 	add.w	r3, r7, #20
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]
 80026cc:	605a      	str	r2, [r3, #4]
 80026ce:	609a      	str	r2, [r3, #8]
 80026d0:	60da      	str	r2, [r3, #12]
 80026d2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a29      	ldr	r2, [pc, #164]	; (8002780 <HAL_CAN_MspInit+0xc4>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d14c      	bne.n	8002778 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80026de:	2300      	movs	r3, #0
 80026e0:	613b      	str	r3, [r7, #16]
 80026e2:	4b28      	ldr	r3, [pc, #160]	; (8002784 <HAL_CAN_MspInit+0xc8>)
 80026e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e6:	4a27      	ldr	r2, [pc, #156]	; (8002784 <HAL_CAN_MspInit+0xc8>)
 80026e8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80026ec:	6413      	str	r3, [r2, #64]	; 0x40
 80026ee:	4b25      	ldr	r3, [pc, #148]	; (8002784 <HAL_CAN_MspInit+0xc8>)
 80026f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026f6:	613b      	str	r3, [r7, #16]
 80026f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026fa:	2300      	movs	r3, #0
 80026fc:	60fb      	str	r3, [r7, #12]
 80026fe:	4b21      	ldr	r3, [pc, #132]	; (8002784 <HAL_CAN_MspInit+0xc8>)
 8002700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002702:	4a20      	ldr	r2, [pc, #128]	; (8002784 <HAL_CAN_MspInit+0xc8>)
 8002704:	f043 0302 	orr.w	r3, r3, #2
 8002708:	6313      	str	r3, [r2, #48]	; 0x30
 800270a:	4b1e      	ldr	r3, [pc, #120]	; (8002784 <HAL_CAN_MspInit+0xc8>)
 800270c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270e:	f003 0302 	and.w	r3, r3, #2
 8002712:	60fb      	str	r3, [r7, #12]
 8002714:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002716:	f44f 7340 	mov.w	r3, #768	; 0x300
 800271a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800271c:	2302      	movs	r3, #2
 800271e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002720:	2300      	movs	r3, #0
 8002722:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002724:	2303      	movs	r3, #3
 8002726:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002728:	2309      	movs	r3, #9
 800272a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800272c:	f107 0314 	add.w	r3, r7, #20
 8002730:	4619      	mov	r1, r3
 8002732:	4815      	ldr	r0, [pc, #84]	; (8002788 <HAL_CAN_MspInit+0xcc>)
 8002734:	f004 fc8a 	bl	800704c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 1, 0);
 8002738:	2200      	movs	r2, #0
 800273a:	2101      	movs	r1, #1
 800273c:	2013      	movs	r0, #19
 800273e:	f002 fb00 	bl	8004d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8002742:	2013      	movs	r0, #19
 8002744:	f002 fb19 	bl	8004d7a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 8002748:	2200      	movs	r2, #0
 800274a:	2101      	movs	r1, #1
 800274c:	2014      	movs	r0, #20
 800274e:	f002 faf8 	bl	8004d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002752:	2014      	movs	r0, #20
 8002754:	f002 fb11 	bl	8004d7a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 8002758:	2200      	movs	r2, #0
 800275a:	2101      	movs	r1, #1
 800275c:	2015      	movs	r0, #21
 800275e:	f002 faf0 	bl	8004d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8002762:	2015      	movs	r0, #21
 8002764:	f002 fb09 	bl	8004d7a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 1, 0);
 8002768:	2200      	movs	r2, #0
 800276a:	2101      	movs	r1, #1
 800276c:	2016      	movs	r0, #22
 800276e:	f002 fae8 	bl	8004d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8002772:	2016      	movs	r0, #22
 8002774:	f002 fb01 	bl	8004d7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8002778:	bf00      	nop
 800277a:	3728      	adds	r7, #40	; 0x28
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	40006400 	.word	0x40006400
 8002784:	40023800 	.word	0x40023800
 8002788:	40020400 	.word	0x40020400

0800278c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b08a      	sub	sp, #40	; 0x28
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002794:	f107 0314 	add.w	r3, r7, #20
 8002798:	2200      	movs	r2, #0
 800279a:	601a      	str	r2, [r3, #0]
 800279c:	605a      	str	r2, [r3, #4]
 800279e:	609a      	str	r2, [r3, #8]
 80027a0:	60da      	str	r2, [r3, #12]
 80027a2:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a70      	ldr	r2, [pc, #448]	; (800296c <HAL_SD_MspInit+0x1e0>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	f040 80da 	bne.w	8002964 <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80027b0:	2300      	movs	r3, #0
 80027b2:	613b      	str	r3, [r7, #16]
 80027b4:	4b6e      	ldr	r3, [pc, #440]	; (8002970 <HAL_SD_MspInit+0x1e4>)
 80027b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027b8:	4a6d      	ldr	r2, [pc, #436]	; (8002970 <HAL_SD_MspInit+0x1e4>)
 80027ba:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80027be:	6453      	str	r3, [r2, #68]	; 0x44
 80027c0:	4b6b      	ldr	r3, [pc, #428]	; (8002970 <HAL_SD_MspInit+0x1e4>)
 80027c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027c8:	613b      	str	r3, [r7, #16]
 80027ca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027cc:	2300      	movs	r3, #0
 80027ce:	60fb      	str	r3, [r7, #12]
 80027d0:	4b67      	ldr	r3, [pc, #412]	; (8002970 <HAL_SD_MspInit+0x1e4>)
 80027d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d4:	4a66      	ldr	r2, [pc, #408]	; (8002970 <HAL_SD_MspInit+0x1e4>)
 80027d6:	f043 0304 	orr.w	r3, r3, #4
 80027da:	6313      	str	r3, [r2, #48]	; 0x30
 80027dc:	4b64      	ldr	r3, [pc, #400]	; (8002970 <HAL_SD_MspInit+0x1e4>)
 80027de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e0:	f003 0304 	and.w	r3, r3, #4
 80027e4:	60fb      	str	r3, [r7, #12]
 80027e6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80027e8:	2300      	movs	r3, #0
 80027ea:	60bb      	str	r3, [r7, #8]
 80027ec:	4b60      	ldr	r3, [pc, #384]	; (8002970 <HAL_SD_MspInit+0x1e4>)
 80027ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f0:	4a5f      	ldr	r2, [pc, #380]	; (8002970 <HAL_SD_MspInit+0x1e4>)
 80027f2:	f043 0308 	orr.w	r3, r3, #8
 80027f6:	6313      	str	r3, [r2, #48]	; 0x30
 80027f8:	4b5d      	ldr	r3, [pc, #372]	; (8002970 <HAL_SD_MspInit+0x1e4>)
 80027fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fc:	f003 0308 	and.w	r3, r3, #8
 8002800:	60bb      	str	r3, [r7, #8]
 8002802:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8002804:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002808:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800280a:	2302      	movs	r3, #2
 800280c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800280e:	2301      	movs	r3, #1
 8002810:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002812:	2303      	movs	r3, #3
 8002814:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002816:	230c      	movs	r3, #12
 8002818:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800281a:	f107 0314 	add.w	r3, r7, #20
 800281e:	4619      	mov	r1, r3
 8002820:	4854      	ldr	r0, [pc, #336]	; (8002974 <HAL_SD_MspInit+0x1e8>)
 8002822:	f004 fc13 	bl	800704c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002826:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800282a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800282c:	2302      	movs	r3, #2
 800282e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002830:	2300      	movs	r3, #0
 8002832:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002834:	2303      	movs	r3, #3
 8002836:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002838:	230c      	movs	r3, #12
 800283a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800283c:	f107 0314 	add.w	r3, r7, #20
 8002840:	4619      	mov	r1, r3
 8002842:	484c      	ldr	r0, [pc, #304]	; (8002974 <HAL_SD_MspInit+0x1e8>)
 8002844:	f004 fc02 	bl	800704c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002848:	2304      	movs	r3, #4
 800284a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800284c:	2302      	movs	r3, #2
 800284e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002850:	2301      	movs	r3, #1
 8002852:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002854:	2303      	movs	r3, #3
 8002856:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002858:	230c      	movs	r3, #12
 800285a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800285c:	f107 0314 	add.w	r3, r7, #20
 8002860:	4619      	mov	r1, r3
 8002862:	4845      	ldr	r0, [pc, #276]	; (8002978 <HAL_SD_MspInit+0x1ec>)
 8002864:	f004 fbf2 	bl	800704c <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8002868:	4b44      	ldr	r3, [pc, #272]	; (800297c <HAL_SD_MspInit+0x1f0>)
 800286a:	4a45      	ldr	r2, [pc, #276]	; (8002980 <HAL_SD_MspInit+0x1f4>)
 800286c:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800286e:	4b43      	ldr	r3, [pc, #268]	; (800297c <HAL_SD_MspInit+0x1f0>)
 8002870:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002874:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002876:	4b41      	ldr	r3, [pc, #260]	; (800297c <HAL_SD_MspInit+0x1f0>)
 8002878:	2200      	movs	r2, #0
 800287a:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800287c:	4b3f      	ldr	r3, [pc, #252]	; (800297c <HAL_SD_MspInit+0x1f0>)
 800287e:	2200      	movs	r2, #0
 8002880:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002882:	4b3e      	ldr	r3, [pc, #248]	; (800297c <HAL_SD_MspInit+0x1f0>)
 8002884:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002888:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800288a:	4b3c      	ldr	r3, [pc, #240]	; (800297c <HAL_SD_MspInit+0x1f0>)
 800288c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002890:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002892:	4b3a      	ldr	r3, [pc, #232]	; (800297c <HAL_SD_MspInit+0x1f0>)
 8002894:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002898:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 800289a:	4b38      	ldr	r3, [pc, #224]	; (800297c <HAL_SD_MspInit+0x1f0>)
 800289c:	2220      	movs	r2, #32
 800289e:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 80028a0:	4b36      	ldr	r3, [pc, #216]	; (800297c <HAL_SD_MspInit+0x1f0>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80028a6:	4b35      	ldr	r3, [pc, #212]	; (800297c <HAL_SD_MspInit+0x1f0>)
 80028a8:	2204      	movs	r2, #4
 80028aa:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80028ac:	4b33      	ldr	r3, [pc, #204]	; (800297c <HAL_SD_MspInit+0x1f0>)
 80028ae:	2203      	movs	r2, #3
 80028b0:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80028b2:	4b32      	ldr	r3, [pc, #200]	; (800297c <HAL_SD_MspInit+0x1f0>)
 80028b4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80028b8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80028ba:	4b30      	ldr	r3, [pc, #192]	; (800297c <HAL_SD_MspInit+0x1f0>)
 80028bc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80028c0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80028c2:	482e      	ldr	r0, [pc, #184]	; (800297c <HAL_SD_MspInit+0x1f0>)
 80028c4:	f002 fa74 	bl	8004db0 <HAL_DMA_Init>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 80028ce:	f7ff fe2b 	bl	8002528 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a29      	ldr	r2, [pc, #164]	; (800297c <HAL_SD_MspInit+0x1f0>)
 80028d6:	641a      	str	r2, [r3, #64]	; 0x40
 80028d8:	4a28      	ldr	r2, [pc, #160]	; (800297c <HAL_SD_MspInit+0x1f0>)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 80028de:	4b29      	ldr	r3, [pc, #164]	; (8002984 <HAL_SD_MspInit+0x1f8>)
 80028e0:	4a29      	ldr	r2, [pc, #164]	; (8002988 <HAL_SD_MspInit+0x1fc>)
 80028e2:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80028e4:	4b27      	ldr	r3, [pc, #156]	; (8002984 <HAL_SD_MspInit+0x1f8>)
 80028e6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80028ea:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80028ec:	4b25      	ldr	r3, [pc, #148]	; (8002984 <HAL_SD_MspInit+0x1f8>)
 80028ee:	2240      	movs	r2, #64	; 0x40
 80028f0:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028f2:	4b24      	ldr	r3, [pc, #144]	; (8002984 <HAL_SD_MspInit+0x1f8>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80028f8:	4b22      	ldr	r3, [pc, #136]	; (8002984 <HAL_SD_MspInit+0x1f8>)
 80028fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80028fe:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002900:	4b20      	ldr	r3, [pc, #128]	; (8002984 <HAL_SD_MspInit+0x1f8>)
 8002902:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002906:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002908:	4b1e      	ldr	r3, [pc, #120]	; (8002984 <HAL_SD_MspInit+0x1f8>)
 800290a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800290e:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8002910:	4b1c      	ldr	r3, [pc, #112]	; (8002984 <HAL_SD_MspInit+0x1f8>)
 8002912:	2220      	movs	r2, #32
 8002914:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002916:	4b1b      	ldr	r3, [pc, #108]	; (8002984 <HAL_SD_MspInit+0x1f8>)
 8002918:	2200      	movs	r2, #0
 800291a:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800291c:	4b19      	ldr	r3, [pc, #100]	; (8002984 <HAL_SD_MspInit+0x1f8>)
 800291e:	2204      	movs	r2, #4
 8002920:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002922:	4b18      	ldr	r3, [pc, #96]	; (8002984 <HAL_SD_MspInit+0x1f8>)
 8002924:	2203      	movs	r2, #3
 8002926:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8002928:	4b16      	ldr	r3, [pc, #88]	; (8002984 <HAL_SD_MspInit+0x1f8>)
 800292a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800292e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002930:	4b14      	ldr	r3, [pc, #80]	; (8002984 <HAL_SD_MspInit+0x1f8>)
 8002932:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002936:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8002938:	4812      	ldr	r0, [pc, #72]	; (8002984 <HAL_SD_MspInit+0x1f8>)
 800293a:	f002 fa39 	bl	8004db0 <HAL_DMA_Init>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 8002944:	f7ff fdf0 	bl	8002528 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	4a0e      	ldr	r2, [pc, #56]	; (8002984 <HAL_SD_MspInit+0x1f8>)
 800294c:	63da      	str	r2, [r3, #60]	; 0x3c
 800294e:	4a0d      	ldr	r2, [pc, #52]	; (8002984 <HAL_SD_MspInit+0x1f8>)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 1, 0);
 8002954:	2200      	movs	r2, #0
 8002956:	2101      	movs	r1, #1
 8002958:	2031      	movs	r0, #49	; 0x31
 800295a:	f002 f9f2 	bl	8004d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 800295e:	2031      	movs	r0, #49	; 0x31
 8002960:	f002 fa0b 	bl	8004d7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8002964:	bf00      	nop
 8002966:	3728      	adds	r7, #40	; 0x28
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	40012c00 	.word	0x40012c00
 8002970:	40023800 	.word	0x40023800
 8002974:	40020800 	.word	0x40020800
 8002978:	40020c00 	.word	0x40020c00
 800297c:	20000734 	.word	0x20000734
 8002980:	40026458 	.word	0x40026458
 8002984:	20000c78 	.word	0x20000c78
 8002988:	400264a0 	.word	0x400264a0

0800298c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b08a      	sub	sp, #40	; 0x28
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002994:	f107 0314 	add.w	r3, r7, #20
 8002998:	2200      	movs	r2, #0
 800299a:	601a      	str	r2, [r3, #0]
 800299c:	605a      	str	r2, [r3, #4]
 800299e:	609a      	str	r2, [r3, #8]
 80029a0:	60da      	str	r2, [r3, #12]
 80029a2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a5a      	ldr	r2, [pc, #360]	; (8002b14 <HAL_SPI_MspInit+0x188>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	f040 80ad 	bne.w	8002b0a <HAL_SPI_MspInit+0x17e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80029b0:	2300      	movs	r3, #0
 80029b2:	613b      	str	r3, [r7, #16]
 80029b4:	4b58      	ldr	r3, [pc, #352]	; (8002b18 <HAL_SPI_MspInit+0x18c>)
 80029b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b8:	4a57      	ldr	r2, [pc, #348]	; (8002b18 <HAL_SPI_MspInit+0x18c>)
 80029ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029be:	6413      	str	r3, [r2, #64]	; 0x40
 80029c0:	4b55      	ldr	r3, [pc, #340]	; (8002b18 <HAL_SPI_MspInit+0x18c>)
 80029c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029c8:	613b      	str	r3, [r7, #16]
 80029ca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029cc:	2300      	movs	r3, #0
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	4b51      	ldr	r3, [pc, #324]	; (8002b18 <HAL_SPI_MspInit+0x18c>)
 80029d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d4:	4a50      	ldr	r2, [pc, #320]	; (8002b18 <HAL_SPI_MspInit+0x18c>)
 80029d6:	f043 0304 	orr.w	r3, r3, #4
 80029da:	6313      	str	r3, [r2, #48]	; 0x30
 80029dc:	4b4e      	ldr	r3, [pc, #312]	; (8002b18 <HAL_SPI_MspInit+0x18c>)
 80029de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e0:	f003 0304 	and.w	r3, r3, #4
 80029e4:	60fb      	str	r3, [r7, #12]
 80029e6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029e8:	2300      	movs	r3, #0
 80029ea:	60bb      	str	r3, [r7, #8]
 80029ec:	4b4a      	ldr	r3, [pc, #296]	; (8002b18 <HAL_SPI_MspInit+0x18c>)
 80029ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f0:	4a49      	ldr	r2, [pc, #292]	; (8002b18 <HAL_SPI_MspInit+0x18c>)
 80029f2:	f043 0302 	orr.w	r3, r3, #2
 80029f6:	6313      	str	r3, [r2, #48]	; 0x30
 80029f8:	4b47      	ldr	r3, [pc, #284]	; (8002b18 <HAL_SPI_MspInit+0x18c>)
 80029fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fc:	f003 0302 	and.w	r3, r3, #2
 8002a00:	60bb      	str	r3, [r7, #8]
 8002a02:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a04:	230c      	movs	r3, #12
 8002a06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a08:	2302      	movs	r3, #2
 8002a0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a10:	2303      	movs	r3, #3
 8002a12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a14:	2305      	movs	r3, #5
 8002a16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a18:	f107 0314 	add.w	r3, r7, #20
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	483f      	ldr	r0, [pc, #252]	; (8002b1c <HAL_SPI_MspInit+0x190>)
 8002a20:	f004 fb14 	bl	800704c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002a24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a32:	2303      	movs	r3, #3
 8002a34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a36:	2305      	movs	r3, #5
 8002a38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a3a:	f107 0314 	add.w	r3, r7, #20
 8002a3e:	4619      	mov	r1, r3
 8002a40:	4837      	ldr	r0, [pc, #220]	; (8002b20 <HAL_SPI_MspInit+0x194>)
 8002a42:	f004 fb03 	bl	800704c <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8002a46:	4b37      	ldr	r3, [pc, #220]	; (8002b24 <HAL_SPI_MspInit+0x198>)
 8002a48:	4a37      	ldr	r2, [pc, #220]	; (8002b28 <HAL_SPI_MspInit+0x19c>)
 8002a4a:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8002a4c:	4b35      	ldr	r3, [pc, #212]	; (8002b24 <HAL_SPI_MspInit+0x198>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a52:	4b34      	ldr	r3, [pc, #208]	; (8002b24 <HAL_SPI_MspInit+0x198>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a58:	4b32      	ldr	r3, [pc, #200]	; (8002b24 <HAL_SPI_MspInit+0x198>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a5e:	4b31      	ldr	r3, [pc, #196]	; (8002b24 <HAL_SPI_MspInit+0x198>)
 8002a60:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a64:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a66:	4b2f      	ldr	r3, [pc, #188]	; (8002b24 <HAL_SPI_MspInit+0x198>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a6c:	4b2d      	ldr	r3, [pc, #180]	; (8002b24 <HAL_SPI_MspInit+0x198>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8002a72:	4b2c      	ldr	r3, [pc, #176]	; (8002b24 <HAL_SPI_MspInit+0x198>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002a78:	4b2a      	ldr	r3, [pc, #168]	; (8002b24 <HAL_SPI_MspInit+0x198>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a7e:	4b29      	ldr	r3, [pc, #164]	; (8002b24 <HAL_SPI_MspInit+0x198>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002a84:	4827      	ldr	r0, [pc, #156]	; (8002b24 <HAL_SPI_MspInit+0x198>)
 8002a86:	f002 f993 	bl	8004db0 <HAL_DMA_Init>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <HAL_SPI_MspInit+0x108>
    {
      Error_Handler();
 8002a90:	f7ff fd4a 	bl	8002528 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	4a23      	ldr	r2, [pc, #140]	; (8002b24 <HAL_SPI_MspInit+0x198>)
 8002a98:	64da      	str	r2, [r3, #76]	; 0x4c
 8002a9a:	4a22      	ldr	r2, [pc, #136]	; (8002b24 <HAL_SPI_MspInit+0x198>)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8002aa0:	4b22      	ldr	r3, [pc, #136]	; (8002b2c <HAL_SPI_MspInit+0x1a0>)
 8002aa2:	4a23      	ldr	r2, [pc, #140]	; (8002b30 <HAL_SPI_MspInit+0x1a4>)
 8002aa4:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8002aa6:	4b21      	ldr	r3, [pc, #132]	; (8002b2c <HAL_SPI_MspInit+0x1a0>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002aac:	4b1f      	ldr	r3, [pc, #124]	; (8002b2c <HAL_SPI_MspInit+0x1a0>)
 8002aae:	2240      	movs	r2, #64	; 0x40
 8002ab0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ab2:	4b1e      	ldr	r3, [pc, #120]	; (8002b2c <HAL_SPI_MspInit+0x1a0>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ab8:	4b1c      	ldr	r3, [pc, #112]	; (8002b2c <HAL_SPI_MspInit+0x1a0>)
 8002aba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002abe:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ac0:	4b1a      	ldr	r3, [pc, #104]	; (8002b2c <HAL_SPI_MspInit+0x1a0>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ac6:	4b19      	ldr	r3, [pc, #100]	; (8002b2c <HAL_SPI_MspInit+0x1a0>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002acc:	4b17      	ldr	r3, [pc, #92]	; (8002b2c <HAL_SPI_MspInit+0x1a0>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002ad2:	4b16      	ldr	r3, [pc, #88]	; (8002b2c <HAL_SPI_MspInit+0x1a0>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ad8:	4b14      	ldr	r3, [pc, #80]	; (8002b2c <HAL_SPI_MspInit+0x1a0>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002ade:	4813      	ldr	r0, [pc, #76]	; (8002b2c <HAL_SPI_MspInit+0x1a0>)
 8002ae0:	f002 f966 	bl	8004db0 <HAL_DMA_Init>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d001      	beq.n	8002aee <HAL_SPI_MspInit+0x162>
    {
      Error_Handler();
 8002aea:	f7ff fd1d 	bl	8002528 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a0e      	ldr	r2, [pc, #56]	; (8002b2c <HAL_SPI_MspInit+0x1a0>)
 8002af2:	649a      	str	r2, [r3, #72]	; 0x48
 8002af4:	4a0d      	ldr	r2, [pc, #52]	; (8002b2c <HAL_SPI_MspInit+0x1a0>)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 1, 0);
 8002afa:	2200      	movs	r2, #0
 8002afc:	2101      	movs	r1, #1
 8002afe:	2024      	movs	r0, #36	; 0x24
 8002b00:	f002 f91f 	bl	8004d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002b04:	2024      	movs	r0, #36	; 0x24
 8002b06:	f002 f938 	bl	8004d7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002b0a:	bf00      	nop
 8002b0c:	3728      	adds	r7, #40	; 0x28
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	40003800 	.word	0x40003800
 8002b18:	40023800 	.word	0x40023800
 8002b1c:	40020800 	.word	0x40020800
 8002b20:	40020400 	.word	0x40020400
 8002b24:	200008d4 	.word	0x200008d4
 8002b28:	40026058 	.word	0x40026058
 8002b2c:	200010a8 	.word	0x200010a8
 8002b30:	40026070 	.word	0x40026070

08002b34 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b08a      	sub	sp, #40	; 0x28
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b3c:	f107 0314 	add.w	r3, r7, #20
 8002b40:	2200      	movs	r2, #0
 8002b42:	601a      	str	r2, [r3, #0]
 8002b44:	605a      	str	r2, [r3, #4]
 8002b46:	609a      	str	r2, [r3, #8]
 8002b48:	60da      	str	r2, [r3, #12]
 8002b4a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a19      	ldr	r2, [pc, #100]	; (8002bb8 <HAL_TIM_Encoder_MspInit+0x84>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d12b      	bne.n	8002bae <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002b56:	2300      	movs	r3, #0
 8002b58:	613b      	str	r3, [r7, #16]
 8002b5a:	4b18      	ldr	r3, [pc, #96]	; (8002bbc <HAL_TIM_Encoder_MspInit+0x88>)
 8002b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b5e:	4a17      	ldr	r2, [pc, #92]	; (8002bbc <HAL_TIM_Encoder_MspInit+0x88>)
 8002b60:	f043 0302 	orr.w	r3, r3, #2
 8002b64:	6453      	str	r3, [r2, #68]	; 0x44
 8002b66:	4b15      	ldr	r3, [pc, #84]	; (8002bbc <HAL_TIM_Encoder_MspInit+0x88>)
 8002b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b6a:	f003 0302 	and.w	r3, r3, #2
 8002b6e:	613b      	str	r3, [r7, #16]
 8002b70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b72:	2300      	movs	r3, #0
 8002b74:	60fb      	str	r3, [r7, #12]
 8002b76:	4b11      	ldr	r3, [pc, #68]	; (8002bbc <HAL_TIM_Encoder_MspInit+0x88>)
 8002b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7a:	4a10      	ldr	r2, [pc, #64]	; (8002bbc <HAL_TIM_Encoder_MspInit+0x88>)
 8002b7c:	f043 0304 	orr.w	r3, r3, #4
 8002b80:	6313      	str	r3, [r2, #48]	; 0x30
 8002b82:	4b0e      	ldr	r3, [pc, #56]	; (8002bbc <HAL_TIM_Encoder_MspInit+0x88>)
 8002b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b86:	f003 0304 	and.w	r3, r3, #4
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 8002b8e:	23c0      	movs	r3, #192	; 0xc0
 8002b90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b92:	2302      	movs	r3, #2
 8002b94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b96:	2300      	movs	r3, #0
 8002b98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ba2:	f107 0314 	add.w	r3, r7, #20
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	4805      	ldr	r0, [pc, #20]	; (8002bc0 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002baa:	f004 fa4f 	bl	800704c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002bae:	bf00      	nop
 8002bb0:	3728      	adds	r7, #40	; 0x28
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	40010400 	.word	0x40010400
 8002bbc:	40023800 	.word	0x40023800
 8002bc0:	40020800 	.word	0x40020800

08002bc4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b08c      	sub	sp, #48	; 0x30
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bcc:	f107 031c 	add.w	r3, r7, #28
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	601a      	str	r2, [r3, #0]
 8002bd4:	605a      	str	r2, [r3, #4]
 8002bd6:	609a      	str	r2, [r3, #8]
 8002bd8:	60da      	str	r2, [r3, #12]
 8002bda:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a65      	ldr	r2, [pc, #404]	; (8002d78 <HAL_UART_MspInit+0x1b4>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	f040 8091 	bne.w	8002d0a <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002be8:	2300      	movs	r3, #0
 8002bea:	61bb      	str	r3, [r7, #24]
 8002bec:	4b63      	ldr	r3, [pc, #396]	; (8002d7c <HAL_UART_MspInit+0x1b8>)
 8002bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf0:	4a62      	ldr	r2, [pc, #392]	; (8002d7c <HAL_UART_MspInit+0x1b8>)
 8002bf2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bf6:	6413      	str	r3, [r2, #64]	; 0x40
 8002bf8:	4b60      	ldr	r3, [pc, #384]	; (8002d7c <HAL_UART_MspInit+0x1b8>)
 8002bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c00:	61bb      	str	r3, [r7, #24]
 8002c02:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c04:	2300      	movs	r3, #0
 8002c06:	617b      	str	r3, [r7, #20]
 8002c08:	4b5c      	ldr	r3, [pc, #368]	; (8002d7c <HAL_UART_MspInit+0x1b8>)
 8002c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0c:	4a5b      	ldr	r2, [pc, #364]	; (8002d7c <HAL_UART_MspInit+0x1b8>)
 8002c0e:	f043 0308 	orr.w	r3, r3, #8
 8002c12:	6313      	str	r3, [r2, #48]	; 0x30
 8002c14:	4b59      	ldr	r3, [pc, #356]	; (8002d7c <HAL_UART_MspInit+0x1b8>)
 8002c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c18:	f003 0308 	and.w	r3, r3, #8
 8002c1c:	617b      	str	r3, [r7, #20]
 8002c1e:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002c20:	2360      	movs	r3, #96	; 0x60
 8002c22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c24:	2302      	movs	r3, #2
 8002c26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002c30:	2307      	movs	r3, #7
 8002c32:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c34:	f107 031c 	add.w	r3, r7, #28
 8002c38:	4619      	mov	r1, r3
 8002c3a:	4851      	ldr	r0, [pc, #324]	; (8002d80 <HAL_UART_MspInit+0x1bc>)
 8002c3c:	f004 fa06 	bl	800704c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002c40:	4b50      	ldr	r3, [pc, #320]	; (8002d84 <HAL_UART_MspInit+0x1c0>)
 8002c42:	4a51      	ldr	r2, [pc, #324]	; (8002d88 <HAL_UART_MspInit+0x1c4>)
 8002c44:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002c46:	4b4f      	ldr	r3, [pc, #316]	; (8002d84 <HAL_UART_MspInit+0x1c0>)
 8002c48:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002c4c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c4e:	4b4d      	ldr	r3, [pc, #308]	; (8002d84 <HAL_UART_MspInit+0x1c0>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c54:	4b4b      	ldr	r3, [pc, #300]	; (8002d84 <HAL_UART_MspInit+0x1c0>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c5a:	4b4a      	ldr	r3, [pc, #296]	; (8002d84 <HAL_UART_MspInit+0x1c0>)
 8002c5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c60:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c62:	4b48      	ldr	r3, [pc, #288]	; (8002d84 <HAL_UART_MspInit+0x1c0>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c68:	4b46      	ldr	r3, [pc, #280]	; (8002d84 <HAL_UART_MspInit+0x1c0>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002c6e:	4b45      	ldr	r3, [pc, #276]	; (8002d84 <HAL_UART_MspInit+0x1c0>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002c74:	4b43      	ldr	r3, [pc, #268]	; (8002d84 <HAL_UART_MspInit+0x1c0>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c7a:	4b42      	ldr	r3, [pc, #264]	; (8002d84 <HAL_UART_MspInit+0x1c0>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002c80:	4840      	ldr	r0, [pc, #256]	; (8002d84 <HAL_UART_MspInit+0x1c0>)
 8002c82:	f002 f895 	bl	8004db0 <HAL_DMA_Init>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002c8c:	f7ff fc4c 	bl	8002528 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	4a3c      	ldr	r2, [pc, #240]	; (8002d84 <HAL_UART_MspInit+0x1c0>)
 8002c94:	635a      	str	r2, [r3, #52]	; 0x34
 8002c96:	4a3b      	ldr	r2, [pc, #236]	; (8002d84 <HAL_UART_MspInit+0x1c0>)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002c9c:	4b3b      	ldr	r3, [pc, #236]	; (8002d8c <HAL_UART_MspInit+0x1c8>)
 8002c9e:	4a3c      	ldr	r2, [pc, #240]	; (8002d90 <HAL_UART_MspInit+0x1cc>)
 8002ca0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002ca2:	4b3a      	ldr	r3, [pc, #232]	; (8002d8c <HAL_UART_MspInit+0x1c8>)
 8002ca4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002ca8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002caa:	4b38      	ldr	r3, [pc, #224]	; (8002d8c <HAL_UART_MspInit+0x1c8>)
 8002cac:	2240      	movs	r2, #64	; 0x40
 8002cae:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cb0:	4b36      	ldr	r3, [pc, #216]	; (8002d8c <HAL_UART_MspInit+0x1c8>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002cb6:	4b35      	ldr	r3, [pc, #212]	; (8002d8c <HAL_UART_MspInit+0x1c8>)
 8002cb8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002cbc:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002cbe:	4b33      	ldr	r3, [pc, #204]	; (8002d8c <HAL_UART_MspInit+0x1c8>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002cc4:	4b31      	ldr	r3, [pc, #196]	; (8002d8c <HAL_UART_MspInit+0x1c8>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002cca:	4b30      	ldr	r3, [pc, #192]	; (8002d8c <HAL_UART_MspInit+0x1c8>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002cd0:	4b2e      	ldr	r3, [pc, #184]	; (8002d8c <HAL_UART_MspInit+0x1c8>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002cd6:	4b2d      	ldr	r3, [pc, #180]	; (8002d8c <HAL_UART_MspInit+0x1c8>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002cdc:	482b      	ldr	r0, [pc, #172]	; (8002d8c <HAL_UART_MspInit+0x1c8>)
 8002cde:	f002 f867 	bl	8004db0 <HAL_DMA_Init>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d001      	beq.n	8002cec <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8002ce8:	f7ff fc1e 	bl	8002528 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a27      	ldr	r2, [pc, #156]	; (8002d8c <HAL_UART_MspInit+0x1c8>)
 8002cf0:	631a      	str	r2, [r3, #48]	; 0x30
 8002cf2:	4a26      	ldr	r2, [pc, #152]	; (8002d8c <HAL_UART_MspInit+0x1c8>)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	2101      	movs	r1, #1
 8002cfc:	2026      	movs	r0, #38	; 0x26
 8002cfe:	f002 f820 	bl	8004d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002d02:	2026      	movs	r0, #38	; 0x26
 8002d04:	f002 f839 	bl	8004d7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002d08:	e031      	b.n	8002d6e <HAL_UART_MspInit+0x1aa>
  else if(huart->Instance==USART3)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a21      	ldr	r2, [pc, #132]	; (8002d94 <HAL_UART_MspInit+0x1d0>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d12c      	bne.n	8002d6e <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002d14:	2300      	movs	r3, #0
 8002d16:	613b      	str	r3, [r7, #16]
 8002d18:	4b18      	ldr	r3, [pc, #96]	; (8002d7c <HAL_UART_MspInit+0x1b8>)
 8002d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1c:	4a17      	ldr	r2, [pc, #92]	; (8002d7c <HAL_UART_MspInit+0x1b8>)
 8002d1e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d22:	6413      	str	r3, [r2, #64]	; 0x40
 8002d24:	4b15      	ldr	r3, [pc, #84]	; (8002d7c <HAL_UART_MspInit+0x1b8>)
 8002d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d2c:	613b      	str	r3, [r7, #16]
 8002d2e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d30:	2300      	movs	r3, #0
 8002d32:	60fb      	str	r3, [r7, #12]
 8002d34:	4b11      	ldr	r3, [pc, #68]	; (8002d7c <HAL_UART_MspInit+0x1b8>)
 8002d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d38:	4a10      	ldr	r2, [pc, #64]	; (8002d7c <HAL_UART_MspInit+0x1b8>)
 8002d3a:	f043 0308 	orr.w	r3, r3, #8
 8002d3e:	6313      	str	r3, [r2, #48]	; 0x30
 8002d40:	4b0e      	ldr	r3, [pc, #56]	; (8002d7c <HAL_UART_MspInit+0x1b8>)
 8002d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d44:	f003 0308 	and.w	r3, r3, #8
 8002d48:	60fb      	str	r3, [r7, #12]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002d4c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002d50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d52:	2302      	movs	r3, #2
 8002d54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d56:	2300      	movs	r3, #0
 8002d58:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002d5e:	2307      	movs	r3, #7
 8002d60:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d62:	f107 031c 	add.w	r3, r7, #28
 8002d66:	4619      	mov	r1, r3
 8002d68:	4805      	ldr	r0, [pc, #20]	; (8002d80 <HAL_UART_MspInit+0x1bc>)
 8002d6a:	f004 f96f 	bl	800704c <HAL_GPIO_Init>
}
 8002d6e:	bf00      	nop
 8002d70:	3730      	adds	r7, #48	; 0x30
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	40004400 	.word	0x40004400
 8002d7c:	40023800 	.word	0x40023800
 8002d80:	40020c00 	.word	0x40020c00
 8002d84:	20000794 	.word	0x20000794
 8002d88:	40026088 	.word	0x40026088
 8002d8c:	20000980 	.word	0x20000980
 8002d90:	400260a0 	.word	0x400260a0
 8002d94:	40004800 	.word	0x40004800

08002d98 <LL_TIM_DisableCounter>:
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f023 0201 	bic.w	r2, r3, #1
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	601a      	str	r2, [r3, #0]
}
 8002dac:	bf00      	nop
 8002dae:	370c      	adds	r7, #12
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bc80      	pop	{r7}
 8002db4:	4770      	bx	lr

08002db6 <LL_TIM_ClearFlag_UPDATE>:
{
 8002db6:	b480      	push	{r7}
 8002db8:	b083      	sub	sp, #12
 8002dba:	af00      	add	r7, sp, #0
 8002dbc:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	f06f 0201 	mvn.w	r2, #1
 8002dc4:	611a      	str	r2, [r3, #16]
}
 8002dc6:	bf00      	nop
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bc80      	pop	{r7}
 8002dce:	4770      	bx	lr

08002dd0 <NMI_Handler>:
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */

	/* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002dd4:	bf00      	nop
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bc80      	pop	{r7}
 8002dda:	4770      	bx	lr

08002ddc <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 8002de0:	e7fe      	b.n	8002de0 <HardFault_Handler+0x4>

08002de2 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 8002de2:	b480      	push	{r7}
 8002de4:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1)
 8002de6:	e7fe      	b.n	8002de6 <MemManage_Handler+0x4>

08002de8 <BusFault_Handler>:

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1)
 8002dec:	e7fe      	b.n	8002dec <BusFault_Handler+0x4>

08002dee <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 8002dee:	b480      	push	{r7}
 8002df0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1)
 8002df2:	e7fe      	b.n	8002df2 <UsageFault_Handler+0x4>

08002df4 <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8002df8:	bf00      	nop
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bc80      	pop	{r7}
 8002dfe:	4770      	bx	lr

08002e00 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e04:	bf00      	nop
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bc80      	pop	{r7}
 8002e0a:	4770      	bx	lr

08002e0c <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8002e10:	bf00      	nop
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bc80      	pop	{r7}
 8002e16:	4770      	bx	lr

08002e18 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 8002e1c:	f000 fa88 	bl	8003330 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8002e20:	bf00      	nop
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <DMA1_Stream3_IRQHandler>:

/**
 * @brief This function handles DMA1 stream3 global interrupt.
 */
void DMA1_Stream3_IRQHandler(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

	/* USER CODE END DMA1_Stream3_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8002e28:	4802      	ldr	r0, [pc, #8]	; (8002e34 <DMA1_Stream3_IRQHandler+0x10>)
 8002e2a:	f002 fa37 	bl	800529c <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

	/* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002e2e:	bf00      	nop
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	200008d4 	.word	0x200008d4

08002e38 <DMA1_Stream4_IRQHandler>:

/**
 * @brief This function handles DMA1 stream4 global interrupt.
 */
void DMA1_Stream4_IRQHandler(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

	/* USER CODE END DMA1_Stream4_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002e3c:	4802      	ldr	r0, [pc, #8]	; (8002e48 <DMA1_Stream4_IRQHandler+0x10>)
 8002e3e:	f002 fa2d 	bl	800529c <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

	/* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002e42:	bf00      	nop
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	200010a8 	.word	0x200010a8

08002e4c <DMA1_Stream5_IRQHandler>:

/**
 * @brief This function handles DMA1 stream5 global interrupt.
 */
void DMA1_Stream5_IRQHandler(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

	/* USER CODE END DMA1_Stream5_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002e50:	4802      	ldr	r0, [pc, #8]	; (8002e5c <DMA1_Stream5_IRQHandler+0x10>)
 8002e52:	f002 fa23 	bl	800529c <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

	/* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002e56:	bf00      	nop
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	20000794 	.word	0x20000794

08002e60 <DMA1_Stream6_IRQHandler>:

/**
 * @brief This function handles DMA1 stream6 global interrupt.
 */
void DMA1_Stream6_IRQHandler(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

	/* USER CODE END DMA1_Stream6_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002e64:	4802      	ldr	r0, [pc, #8]	; (8002e70 <DMA1_Stream6_IRQHandler+0x10>)
 8002e66:	f002 fa19 	bl	800529c <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

	/* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002e6a:	bf00      	nop
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	20000980 	.word	0x20000980

08002e74 <ADC_IRQHandler>:

/**
 * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
 */
void ADC_IRQHandler(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN ADC_IRQn 0 */

	/* USER CODE END ADC_IRQn 0 */
	HAL_ADC_IRQHandler(&hadc1);
 8002e78:	4802      	ldr	r0, [pc, #8]	; (8002e84 <ADC_IRQHandler+0x10>)
 8002e7a:	f000 fada 	bl	8003432 <HAL_ADC_IRQHandler>
	/* USER CODE BEGIN ADC_IRQn 1 */

	/* USER CODE END ADC_IRQn 1 */
}
 8002e7e:	bf00      	nop
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	20000938 	.word	0x20000938

08002e88 <CAN1_TX_IRQHandler>:

/**
 * @brief This function handles CAN1 TX interrupts.
 */
void CAN1_TX_IRQHandler(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN CAN1_TX_IRQn 0 */

	/* USER CODE END CAN1_TX_IRQn 0 */
	HAL_CAN_IRQHandler(&hcan1);
 8002e8c:	4802      	ldr	r0, [pc, #8]	; (8002e98 <CAN1_TX_IRQHandler+0x10>)
 8002e8e:	f001 fc63 	bl	8004758 <HAL_CAN_IRQHandler>
	/* USER CODE BEGIN CAN1_TX_IRQn 1 */

	/* USER CODE END CAN1_TX_IRQn 1 */
}
 8002e92:	bf00      	nop
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	20001068 	.word	0x20001068

08002e9c <CAN1_RX0_IRQHandler>:

/**
 * @brief This function handles CAN1 RX0 interrupts.
 */
void CAN1_RX0_IRQHandler(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN CAN1_RX0_IRQn 0 */

	/* USER CODE END CAN1_RX0_IRQn 0 */
	HAL_CAN_IRQHandler(&hcan1);
 8002ea0:	4802      	ldr	r0, [pc, #8]	; (8002eac <CAN1_RX0_IRQHandler+0x10>)
 8002ea2:	f001 fc59 	bl	8004758 <HAL_CAN_IRQHandler>
	/* USER CODE BEGIN CAN1_RX0_IRQn 1 */

	/* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002ea6:	bf00      	nop
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	20001068 	.word	0x20001068

08002eb0 <CAN1_RX1_IRQHandler>:

/**
 * @brief This function handles CAN1 RX1 interrupt.
 */
void CAN1_RX1_IRQHandler(void)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN CAN1_RX1_IRQn 0 */

	/* USER CODE END CAN1_RX1_IRQn 0 */
	HAL_CAN_IRQHandler(&hcan1);
 8002eb4:	4802      	ldr	r0, [pc, #8]	; (8002ec0 <CAN1_RX1_IRQHandler+0x10>)
 8002eb6:	f001 fc4f 	bl	8004758 <HAL_CAN_IRQHandler>
	/* USER CODE BEGIN CAN1_RX1_IRQn 1 */

	/* USER CODE END CAN1_RX1_IRQn 1 */
}
 8002eba:	bf00      	nop
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	20001068 	.word	0x20001068

08002ec4 <CAN1_SCE_IRQHandler>:

/**
 * @brief This function handles CAN1 SCE interrupt.
 */
void CAN1_SCE_IRQHandler(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN CAN1_SCE_IRQn 0 */

	/* USER CODE END CAN1_SCE_IRQn 0 */
	HAL_CAN_IRQHandler(&hcan1);
 8002ec8:	4802      	ldr	r0, [pc, #8]	; (8002ed4 <CAN1_SCE_IRQHandler+0x10>)
 8002eca:	f001 fc45 	bl	8004758 <HAL_CAN_IRQHandler>
	/* USER CODE BEGIN CAN1_SCE_IRQn 1 */

	/* USER CODE END CAN1_SCE_IRQn 1 */
}
 8002ece:	bf00      	nop
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	20001068 	.word	0x20001068

08002ed8 <TIM3_IRQHandler>:

/**
 * @brief This function handles TIM3 global interrupt.
 */
void TIM3_IRQHandler(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_DisableCounter(TIM3);
 8002edc:	4808      	ldr	r0, [pc, #32]	; (8002f00 <TIM3_IRQHandler+0x28>)
 8002ede:	f7ff ff5b 	bl	8002d98 <LL_TIM_DisableCounter>
	// -- FLIR VERSIOKN --
	/*
	 //HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
	 */

	HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin, RESET);
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	2120      	movs	r1, #32
 8002ee6:	4807      	ldr	r0, [pc, #28]	; (8002f04 <TIM3_IRQHandler+0x2c>)
 8002ee8:	f004 fa65 	bl	80073b6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
 8002eec:	2200      	movs	r2, #0
 8002eee:	2110      	movs	r1, #16
 8002ef0:	4804      	ldr	r0, [pc, #16]	; (8002f04 <TIM3_IRQHandler+0x2c>)
 8002ef2:	f004 fa60 	bl	80073b6 <HAL_GPIO_WritePin>

	/* USER CODE END TIM3_IRQn 0 */
	/* USER CODE BEGIN TIM3_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 8002ef6:	4802      	ldr	r0, [pc, #8]	; (8002f00 <TIM3_IRQHandler+0x28>)
 8002ef8:	f7ff ff5d 	bl	8002db6 <LL_TIM_ClearFlag_UPDATE>
	/* USER CODE END TIM3_IRQn 1 */
}
 8002efc:	bf00      	nop
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	40000400 	.word	0x40000400
 8002f04:	40021800 	.word	0x40021800

08002f08 <SPI2_IRQHandler>:

/**
 * @brief This function handles SPI2 global interrupt.
 */
void SPI2_IRQHandler(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SPI2_IRQn 0 */

	/* USER CODE END SPI2_IRQn 0 */
	HAL_SPI_IRQHandler(&hspi2);
 8002f0c:	4802      	ldr	r0, [pc, #8]	; (8002f18 <SPI2_IRQHandler+0x10>)
 8002f0e:	f007 fcf3 	bl	800a8f8 <HAL_SPI_IRQHandler>
	/* USER CODE BEGIN SPI2_IRQn 1 */

	/* USER CODE END SPI2_IRQn 1 */
}
 8002f12:	bf00      	nop
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	200007f4 	.word	0x200007f4

08002f1c <USART2_IRQHandler>:

/**
 * @brief This function handles USART2 global interrupt.
 */
void USART2_IRQHandler(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART2_IRQn 0 */

	/* USER CODE END USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 8002f20:	4802      	ldr	r0, [pc, #8]	; (8002f2c <USART2_IRQHandler+0x10>)
 8002f22:	f008 f8ab 	bl	800b07c <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART2_IRQn 1 */

	/* USER CODE END USART2_IRQn 1 */
}
 8002f26:	bf00      	nop
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	20001028 	.word	0x20001028

08002f30 <EXTI15_10_IRQHandler>:

/**
 * @brief This function handles EXTI Line[15:10] interrupts.
 */
void EXTI15_10_IRQHandler(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN EXTI15_10_IRQn 0 */

	/* USER CODE END EXTI15_10_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002f34:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002f38:	f004 fa6e 	bl	8007418 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8002f3c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002f40:	f004 fa6a 	bl	8007418 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002f44:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002f48:	f004 fa66 	bl	8007418 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002f4c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002f50:	f004 fa62 	bl	8007418 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002f54:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002f58:	f004 fa5e 	bl	8007418 <HAL_GPIO_EXTI_IRQHandler>
	/* USER CODE BEGIN EXTI15_10_IRQn 1 */

	/* USER CODE END EXTI15_10_IRQn 1 */
}
 8002f5c:	bf00      	nop
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <SDIO_IRQHandler>:

/**
 * @brief This function handles SDIO global interrupt.
 */
void SDIO_IRQHandler(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SDIO_IRQn 0 */

	/* USER CODE END SDIO_IRQn 0 */
	HAL_SD_IRQHandler(&hsd);
 8002f64:	4802      	ldr	r0, [pc, #8]	; (8002f70 <SDIO_IRQHandler+0x10>)
 8002f66:	f006 faab 	bl	80094c0 <HAL_SD_IRQHandler>
	/* USER CODE BEGIN SDIO_IRQn 1 */

	/* USER CODE END SDIO_IRQn 1 */
}
 8002f6a:	bf00      	nop
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	20000ce4 	.word	0x20000ce4

08002f74 <DMA2_Stream0_IRQHandler>:

/**
 * @brief This function handles DMA2 Stream0 global interrupt.
 */
void DMA2_Stream0_IRQHandler(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

	/* USER CODE END DMA2_Stream0_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_adc1);
 8002f78:	4802      	ldr	r0, [pc, #8]	; (8002f84 <DMA2_Stream0_IRQHandler+0x10>)
 8002f7a:	f002 f98f 	bl	800529c <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

	/* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002f7e:	bf00      	nop
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop
 8002f84:	200009e4 	.word	0x200009e4

08002f88 <DMA2_Stream3_IRQHandler>:

/**
 * @brief This function handles DMA2 Stream3 global interrupt.
 */
void DMA2_Stream3_IRQHandler(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

	/* USER CODE END DMA2_Stream3_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8002f8c:	4802      	ldr	r0, [pc, #8]	; (8002f98 <DMA2_Stream3_IRQHandler+0x10>)
 8002f8e:	f002 f985 	bl	800529c <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

	/* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002f92:	bf00      	nop
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	20000734 	.word	0x20000734

08002f9c <ETH_IRQHandler>:

/**
 * @brief This function handles Ethernet global interrupt.
 */
void ETH_IRQHandler(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN ETH_IRQn 0 */

	/* USER CODE END ETH_IRQn 0 */
	HAL_ETH_IRQHandler(&heth);
 8002fa0:	4802      	ldr	r0, [pc, #8]	; (8002fac <ETH_IRQHandler+0x10>)
 8002fa2:	f002 ffba 	bl	8005f1a <HAL_ETH_IRQHandler>
	/* USER CODE BEGIN ETH_IRQn 1 */

	/* USER CODE END ETH_IRQn 1 */
}
 8002fa6:	bf00      	nop
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	20002ed8 	.word	0x20002ed8

08002fb0 <ETH_WKUP_IRQHandler>:

/**
 * @brief This function handles Ethernet wake-up interrupt through EXTI line 19.
 */
void ETH_WKUP_IRQHandler(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN ETH_WKUP_IRQn 0 */

	/* USER CODE END ETH_WKUP_IRQn 0 */
	HAL_ETH_IRQHandler(&heth);
 8002fb4:	4802      	ldr	r0, [pc, #8]	; (8002fc0 <ETH_WKUP_IRQHandler+0x10>)
 8002fb6:	f002 ffb0 	bl	8005f1a <HAL_ETH_IRQHandler>
	/* USER CODE BEGIN ETH_WKUP_IRQn 1 */

	/* USER CODE END ETH_WKUP_IRQn 1 */
}
 8002fba:	bf00      	nop
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	20002ed8 	.word	0x20002ed8

08002fc4 <OTG_FS_IRQHandler>:

/**
 * @brief This function handles USB On The Go FS global interrupt.
 */
void OTG_FS_IRQHandler(void)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN OTG_FS_IRQn 0 */

	/* USER CODE END OTG_FS_IRQn 0 */
	HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002fc8:	4802      	ldr	r0, [pc, #8]	; (8002fd4 <OTG_FS_IRQHandler+0x10>)
 8002fca:	f004 fb7c 	bl	80076c6 <HAL_PCD_IRQHandler>
	/* USER CODE BEGIN OTG_FS_IRQn 1 */

	/* USER CODE END OTG_FS_IRQn 1 */
}
 8002fce:	bf00      	nop
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	20007f10 	.word	0x20007f10

08002fd8 <DMA2_Stream6_IRQHandler>:

/**
 * @brief This function handles DMA2 Stream6 global interrupt.
 */
void DMA2_Stream6_IRQHandler(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

	/* USER CODE END DMA2_Stream6_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8002fdc:	4802      	ldr	r0, [pc, #8]	; (8002fe8 <DMA2_Stream6_IRQHandler+0x10>)
 8002fde:	f002 f95d 	bl	800529c <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

	/* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002fe2:	bf00      	nop
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	20000c78 	.word	0x20000c78

08002fec <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b086      	sub	sp, #24
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	60f8      	str	r0, [r7, #12]
 8002ff4:	60b9      	str	r1, [r7, #8]
 8002ff6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	617b      	str	r3, [r7, #20]
 8002ffc:	e00a      	b.n	8003014 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002ffe:	f3af 8000 	nop.w
 8003002:	4601      	mov	r1, r0
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	1c5a      	adds	r2, r3, #1
 8003008:	60ba      	str	r2, [r7, #8]
 800300a:	b2ca      	uxtb	r2, r1
 800300c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	3301      	adds	r3, #1
 8003012:	617b      	str	r3, [r7, #20]
 8003014:	697a      	ldr	r2, [r7, #20]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	429a      	cmp	r2, r3
 800301a:	dbf0      	blt.n	8002ffe <_read+0x12>
	}

return len;
 800301c:	687b      	ldr	r3, [r7, #4]
}
 800301e:	4618      	mov	r0, r3
 8003020:	3718      	adds	r7, #24
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}

08003026 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003026:	b580      	push	{r7, lr}
 8003028:	b086      	sub	sp, #24
 800302a:	af00      	add	r7, sp, #0
 800302c:	60f8      	str	r0, [r7, #12]
 800302e:	60b9      	str	r1, [r7, #8]
 8003030:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003032:	2300      	movs	r3, #0
 8003034:	617b      	str	r3, [r7, #20]
 8003036:	e009      	b.n	800304c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	1c5a      	adds	r2, r3, #1
 800303c:	60ba      	str	r2, [r7, #8]
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	4618      	mov	r0, r3
 8003042:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	3301      	adds	r3, #1
 800304a:	617b      	str	r3, [r7, #20]
 800304c:	697a      	ldr	r2, [r7, #20]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	429a      	cmp	r2, r3
 8003052:	dbf1      	blt.n	8003038 <_write+0x12>
	}
	return len;
 8003054:	687b      	ldr	r3, [r7, #4]
}
 8003056:	4618      	mov	r0, r3
 8003058:	3718      	adds	r7, #24
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <_close>:

int _close(int file)
{
 800305e:	b480      	push	{r7}
 8003060:	b083      	sub	sp, #12
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
	return -1;
 8003066:	f04f 33ff 	mov.w	r3, #4294967295
}
 800306a:	4618      	mov	r0, r3
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	bc80      	pop	{r7}
 8003072:	4770      	bx	lr

08003074 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003084:	605a      	str	r2, [r3, #4]
	return 0;
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	370c      	adds	r7, #12
 800308c:	46bd      	mov	sp, r7
 800308e:	bc80      	pop	{r7}
 8003090:	4770      	bx	lr

08003092 <_isatty>:

int _isatty(int file)
{
 8003092:	b480      	push	{r7}
 8003094:	b083      	sub	sp, #12
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
	return 1;
 800309a:	2301      	movs	r3, #1
}
 800309c:	4618      	mov	r0, r3
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bc80      	pop	{r7}
 80030a4:	4770      	bx	lr

080030a6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030a6:	b480      	push	{r7}
 80030a8:	b085      	sub	sp, #20
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	60f8      	str	r0, [r7, #12]
 80030ae:	60b9      	str	r1, [r7, #8]
 80030b0:	607a      	str	r2, [r7, #4]
	return 0;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3714      	adds	r7, #20
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bc80      	pop	{r7}
 80030bc:	4770      	bx	lr
	...

080030c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b087      	sub	sp, #28
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030c8:	4a14      	ldr	r2, [pc, #80]	; (800311c <_sbrk+0x5c>)
 80030ca:	4b15      	ldr	r3, [pc, #84]	; (8003120 <_sbrk+0x60>)
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030d4:	4b13      	ldr	r3, [pc, #76]	; (8003124 <_sbrk+0x64>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d102      	bne.n	80030e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030dc:	4b11      	ldr	r3, [pc, #68]	; (8003124 <_sbrk+0x64>)
 80030de:	4a12      	ldr	r2, [pc, #72]	; (8003128 <_sbrk+0x68>)
 80030e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030e2:	4b10      	ldr	r3, [pc, #64]	; (8003124 <_sbrk+0x64>)
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4413      	add	r3, r2
 80030ea:	693a      	ldr	r2, [r7, #16]
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d205      	bcs.n	80030fc <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80030f0:	4b0e      	ldr	r3, [pc, #56]	; (800312c <_sbrk+0x6c>)
 80030f2:	220c      	movs	r2, #12
 80030f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80030f6:	f04f 33ff 	mov.w	r3, #4294967295
 80030fa:	e009      	b.n	8003110 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80030fc:	4b09      	ldr	r3, [pc, #36]	; (8003124 <_sbrk+0x64>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003102:	4b08      	ldr	r3, [pc, #32]	; (8003124 <_sbrk+0x64>)
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4413      	add	r3, r2
 800310a:	4a06      	ldr	r2, [pc, #24]	; (8003124 <_sbrk+0x64>)
 800310c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800310e:	68fb      	ldr	r3, [r7, #12]
}
 8003110:	4618      	mov	r0, r3
 8003112:	371c      	adds	r7, #28
 8003114:	46bd      	mov	sp, r7
 8003116:	bc80      	pop	{r7}
 8003118:	4770      	bx	lr
 800311a:	bf00      	nop
 800311c:	20020000 	.word	0x20020000
 8003120:	00000400 	.word	0x00000400
 8003124:	20000490 	.word	0x20000490
 8003128:	20008318 	.word	0x20008318
 800312c:	20008310 	.word	0x20008310

08003130 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003130:	b480      	push	{r7}
 8003132:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003134:	4b12      	ldr	r3, [pc, #72]	; (8003180 <SystemInit+0x50>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a11      	ldr	r2, [pc, #68]	; (8003180 <SystemInit+0x50>)
 800313a:	f043 0301 	orr.w	r3, r3, #1
 800313e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003140:	4b0f      	ldr	r3, [pc, #60]	; (8003180 <SystemInit+0x50>)
 8003142:	2200      	movs	r2, #0
 8003144:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003146:	4b0e      	ldr	r3, [pc, #56]	; (8003180 <SystemInit+0x50>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a0d      	ldr	r2, [pc, #52]	; (8003180 <SystemInit+0x50>)
 800314c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003150:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003154:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003156:	4b0a      	ldr	r3, [pc, #40]	; (8003180 <SystemInit+0x50>)
 8003158:	4a0a      	ldr	r2, [pc, #40]	; (8003184 <SystemInit+0x54>)
 800315a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800315c:	4b08      	ldr	r3, [pc, #32]	; (8003180 <SystemInit+0x50>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a07      	ldr	r2, [pc, #28]	; (8003180 <SystemInit+0x50>)
 8003162:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003166:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003168:	4b05      	ldr	r3, [pc, #20]	; (8003180 <SystemInit+0x50>)
 800316a:	2200      	movs	r2, #0
 800316c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800316e:	4b06      	ldr	r3, [pc, #24]	; (8003188 <SystemInit+0x58>)
 8003170:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003174:	609a      	str	r2, [r3, #8]
#endif
}
 8003176:	bf00      	nop
 8003178:	46bd      	mov	sp, r7
 800317a:	bc80      	pop	{r7}
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	40023800 	.word	0x40023800
 8003184:	24003010 	.word	0x24003010
 8003188:	e000ed00 	.word	0xe000ed00

0800318c <udp_echoserver_init>:
 * @brief  Initialize the server application.
 * @param  None
 * @retval None
 */
void udp_echoserver_init(void)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
	struct udp_pcb *upcb;
	err_t err;

	/* Create a new UDP control block  */
	upcb = udp_new();
 8003192:	f00e fe8e 	bl	8011eb2 <udp_new>
 8003196:	6078      	str	r0, [r7, #4]

	if (upcb)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d014      	beq.n	80031c8 <udp_echoserver_init+0x3c>
	{
		/* Bind the upcb to the UDP_PORT port */
		/* Using IP_ADDR_ANY allow the upcb to be used by any local interface */
		err = udp_bind(upcb, IP_ADDR_ANY, UDP_SERVER_PORT);
 800319e:	f242 322a 	movw	r2, #9002	; 0x232a
 80031a2:	490b      	ldr	r1, [pc, #44]	; (80031d0 <udp_echoserver_init+0x44>)
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f00e fd97 	bl	8011cd8 <udp_bind>
 80031aa:	4603      	mov	r3, r0
 80031ac:	70fb      	strb	r3, [r7, #3]

		upcb->remote_port = UDP_SERVER_PORT;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f242 322a 	movw	r2, #9002	; 0x232a
 80031b4:	829a      	strh	r2, [r3, #20]

		if (err == ERR_OK)
 80031b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d104      	bne.n	80031c8 <udp_echoserver_init+0x3c>
		{
			/* Set a receive callback for the upcb */
			udp_recv(upcb, udp_echoserver_receive_callback, NULL);
 80031be:	2200      	movs	r2, #0
 80031c0:	4904      	ldr	r1, [pc, #16]	; (80031d4 <udp_echoserver_init+0x48>)
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f00e fe64 	bl	8011e90 <udp_recv>
		}
	}
}
 80031c8:	bf00      	nop
 80031ca:	3708      	adds	r7, #8
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	080191cc 	.word	0x080191cc
 80031d4:	080031d9 	.word	0x080031d9

080031d8 <udp_echoserver_receive_callback>:
 */
uint8_t udp_flag;
uint8_t udp_data;
void udp_echoserver_receive_callback(void *arg, struct udp_pcb *upcb,
		struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	60f8      	str	r0, [r7, #12]
 80031e0:	60b9      	str	r1, [r7, #8]
 80031e2:	607a      	str	r2, [r7, #4]
 80031e4:	603b      	str	r3, [r7, #0]
	MEMCPY(&udp_data, p->payload, p->len);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6859      	ldr	r1, [r3, #4]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	895b      	ldrh	r3, [r3, #10]
 80031ee:	461a      	mov	r2, r3
 80031f0:	480f      	ldr	r0, [pc, #60]	; (8003230 <udp_echoserver_receive_callback+0x58>)
 80031f2:	f012 f87a 	bl	80152ea <memcpy>
	udp_flag = 1;
 80031f6:	4b0f      	ldr	r3, [pc, #60]	; (8003234 <udp_echoserver_receive_callback+0x5c>)
 80031f8:	2201      	movs	r2, #1
 80031fa:	701a      	strb	r2, [r3, #0]

	//strcpy(udp_flag,CDC_Transmit_FS(&udp_data, p->len));
	CDC_Transmit_FS(&udp_data, p->len);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	895b      	ldrh	r3, [r3, #10]
 8003200:	4619      	mov	r1, r3
 8003202:	480b      	ldr	r0, [pc, #44]	; (8003230 <udp_echoserver_receive_callback+0x58>)
 8003204:	f011 fbea 	bl	80149dc <CDC_Transmit_FS>

	/* Connect to the remote client */
	udp_connect(upcb, addr, UDP_CLIENT_PORT);
 8003208:	f242 322a 	movw	r2, #9002	; 0x232a
 800320c:	6839      	ldr	r1, [r7, #0]
 800320e:	68b8      	ldr	r0, [r7, #8]
 8003210:	f00e fdd2 	bl	8011db8 <udp_connect>

	/* Tell the client that we have accepted it */
	udp_send(upcb, p);
 8003214:	6879      	ldr	r1, [r7, #4]
 8003216:	68b8      	ldr	r0, [r7, #8]
 8003218:	f00e fc44 	bl	8011aa4 <udp_send>

	/* free the UDP connection, so we can accept new clients */
	udp_disconnect(upcb);
 800321c:	68b8      	ldr	r0, [r7, #8]
 800321e:	f00e fe21 	bl	8011e64 <udp_disconnect>

	/* Free the p buffer */
	pbuf_free(p);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f00d ffb6 	bl	8011194 <pbuf_free>

}
 8003228:	bf00      	nop
 800322a:	3710      	adds	r7, #16
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	20001136 	.word	0x20001136
 8003234:	20001135 	.word	0x20001135

08003238 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003238:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003270 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800323c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800323e:	e003      	b.n	8003248 <LoopCopyDataInit>

08003240 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003240:	4b0c      	ldr	r3, [pc, #48]	; (8003274 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003242:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003244:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003246:	3104      	adds	r1, #4

08003248 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8003248:	480b      	ldr	r0, [pc, #44]	; (8003278 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800324a:	4b0c      	ldr	r3, [pc, #48]	; (800327c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800324c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800324e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003250:	d3f6      	bcc.n	8003240 <CopyDataInit>
  ldr  r2, =_sbss
 8003252:	4a0b      	ldr	r2, [pc, #44]	; (8003280 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003254:	e002      	b.n	800325c <LoopFillZerobss>

08003256 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8003256:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003258:	f842 3b04 	str.w	r3, [r2], #4

0800325c <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 800325c:	4b09      	ldr	r3, [pc, #36]	; (8003284 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800325e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003260:	d3f9      	bcc.n	8003256 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003262:	f7ff ff65 	bl	8003130 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003266:	f011 fffd 	bl	8015264 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800326a:	f7fe fbc7 	bl	80019fc <main>
  bx  lr
 800326e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003270:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003274:	080194b8 	.word	0x080194b8
  ldr  r0, =_sdata
 8003278:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800327c:	2000046c 	.word	0x2000046c
  ldr  r2, =_sbss
 8003280:	2000046c 	.word	0x2000046c
  ldr  r3, = _ebss
 8003284:	20008314 	.word	0x20008314

08003288 <CAN2_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003288:	e7fe      	b.n	8003288 <CAN2_RX0_IRQHandler>
	...

0800328c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003290:	4b0e      	ldr	r3, [pc, #56]	; (80032cc <HAL_Init+0x40>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a0d      	ldr	r2, [pc, #52]	; (80032cc <HAL_Init+0x40>)
 8003296:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800329a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 800329c:	4b0b      	ldr	r3, [pc, #44]	; (80032cc <HAL_Init+0x40>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a0a      	ldr	r2, [pc, #40]	; (80032cc <HAL_Init+0x40>)
 80032a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80032a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032a8:	4b08      	ldr	r3, [pc, #32]	; (80032cc <HAL_Init+0x40>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a07      	ldr	r2, [pc, #28]	; (80032cc <HAL_Init+0x40>)
 80032ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032b4:	2003      	movs	r0, #3
 80032b6:	f001 fd39 	bl	8004d2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032ba:	2001      	movs	r0, #1
 80032bc:	f000 f808 	bl	80032d0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80032c0:	f7ff f938 	bl	8002534 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	40023c00 	.word	0x40023c00

080032d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032d8:	4b12      	ldr	r3, [pc, #72]	; (8003324 <HAL_InitTick+0x54>)
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	4b12      	ldr	r3, [pc, #72]	; (8003328 <HAL_InitTick+0x58>)
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	4619      	mov	r1, r3
 80032e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80032ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ee:	4618      	mov	r0, r3
 80032f0:	f001 fd51 	bl	8004d96 <HAL_SYSTICK_Config>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d001      	beq.n	80032fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e00e      	b.n	800331c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2b0f      	cmp	r3, #15
 8003302:	d80a      	bhi.n	800331a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003304:	2200      	movs	r2, #0
 8003306:	6879      	ldr	r1, [r7, #4]
 8003308:	f04f 30ff 	mov.w	r0, #4294967295
 800330c:	f001 fd19 	bl	8004d42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003310:	4a06      	ldr	r2, [pc, #24]	; (800332c <HAL_InitTick+0x5c>)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003316:	2300      	movs	r3, #0
 8003318:	e000      	b.n	800331c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
}
 800331c:	4618      	mov	r0, r3
 800331e:	3708      	adds	r7, #8
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	20000008 	.word	0x20000008
 8003328:	20000010 	.word	0x20000010
 800332c:	2000000c 	.word	0x2000000c

08003330 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003330:	b480      	push	{r7}
 8003332:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003334:	4b05      	ldr	r3, [pc, #20]	; (800334c <HAL_IncTick+0x1c>)
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	461a      	mov	r2, r3
 800333a:	4b05      	ldr	r3, [pc, #20]	; (8003350 <HAL_IncTick+0x20>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4413      	add	r3, r2
 8003340:	4a03      	ldr	r2, [pc, #12]	; (8003350 <HAL_IncTick+0x20>)
 8003342:	6013      	str	r3, [r2, #0]
}
 8003344:	bf00      	nop
 8003346:	46bd      	mov	sp, r7
 8003348:	bc80      	pop	{r7}
 800334a:	4770      	bx	lr
 800334c:	20000010 	.word	0x20000010
 8003350:	20001138 	.word	0x20001138

08003354 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003354:	b480      	push	{r7}
 8003356:	af00      	add	r7, sp, #0
  return uwTick;
 8003358:	4b02      	ldr	r3, [pc, #8]	; (8003364 <HAL_GetTick+0x10>)
 800335a:	681b      	ldr	r3, [r3, #0]
}
 800335c:	4618      	mov	r0, r3
 800335e:	46bd      	mov	sp, r7
 8003360:	bc80      	pop	{r7}
 8003362:	4770      	bx	lr
 8003364:	20001138 	.word	0x20001138

08003368 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003370:	f7ff fff0 	bl	8003354 <HAL_GetTick>
 8003374:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003380:	d005      	beq.n	800338e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003382:	4b09      	ldr	r3, [pc, #36]	; (80033a8 <HAL_Delay+0x40>)
 8003384:	781b      	ldrb	r3, [r3, #0]
 8003386:	461a      	mov	r2, r3
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	4413      	add	r3, r2
 800338c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800338e:	bf00      	nop
 8003390:	f7ff ffe0 	bl	8003354 <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	68fa      	ldr	r2, [r7, #12]
 800339c:	429a      	cmp	r2, r3
 800339e:	d8f7      	bhi.n	8003390 <HAL_Delay+0x28>
  {
  }
}
 80033a0:	bf00      	nop
 80033a2:	3710      	adds	r7, #16
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	20000010 	.word	0x20000010

080033ac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033b4:	2300      	movs	r3, #0
 80033b6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d101      	bne.n	80033c2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e033      	b.n	800342a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d109      	bne.n	80033de <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f7ff f8f6 	bl	80025bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e2:	f003 0310 	and.w	r3, r3, #16
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d118      	bne.n	800341c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ee:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80033f2:	f023 0302 	bic.w	r3, r3, #2
 80033f6:	f043 0202 	orr.w	r2, r3, #2
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f000 fbb8 	bl	8003b74 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340e:	f023 0303 	bic.w	r3, r3, #3
 8003412:	f043 0201 	orr.w	r2, r3, #1
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	641a      	str	r2, [r3, #64]	; 0x40
 800341a:	e001      	b.n	8003420 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003428:	7bfb      	ldrb	r3, [r7, #15]
}
 800342a:	4618      	mov	r0, r3
 800342c:	3710      	adds	r7, #16
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}

08003432 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003432:	b580      	push	{r7, lr}
 8003434:	b084      	sub	sp, #16
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800343a:	2300      	movs	r3, #0
 800343c:	60fb      	str	r3, [r7, #12]
 800343e:	2300      	movs	r3, #0
 8003440:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 0302 	and.w	r3, r3, #2
 800344c:	2b02      	cmp	r3, #2
 800344e:	bf0c      	ite	eq
 8003450:	2301      	moveq	r3, #1
 8003452:	2300      	movne	r3, #0
 8003454:	b2db      	uxtb	r3, r3
 8003456:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f003 0320 	and.w	r3, r3, #32
 8003462:	2b20      	cmp	r3, #32
 8003464:	bf0c      	ite	eq
 8003466:	2301      	moveq	r3, #1
 8003468:	2300      	movne	r3, #0
 800346a:	b2db      	uxtb	r3, r3
 800346c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d049      	beq.n	8003508 <HAL_ADC_IRQHandler+0xd6>
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d046      	beq.n	8003508 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347e:	f003 0310 	and.w	r3, r3, #16
 8003482:	2b00      	cmp	r3, #0
 8003484:	d105      	bne.n	8003492 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d12b      	bne.n	80034f8 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d127      	bne.n	80034f8 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ae:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d006      	beq.n	80034c4 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d119      	bne.n	80034f8 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	685a      	ldr	r2, [r3, #4]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f022 0220 	bic.w	r2, r2, #32
 80034d2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d105      	bne.n	80034f8 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f0:	f043 0201 	orr.w	r2, r3, #1
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	f000 f9f7 	bl	80038ec <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f06f 0212 	mvn.w	r2, #18
 8003506:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 0304 	and.w	r3, r3, #4
 8003512:	2b04      	cmp	r3, #4
 8003514:	bf0c      	ite	eq
 8003516:	2301      	moveq	r3, #1
 8003518:	2300      	movne	r3, #0
 800351a:	b2db      	uxtb	r3, r3
 800351c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003528:	2b80      	cmp	r3, #128	; 0x80
 800352a:	bf0c      	ite	eq
 800352c:	2301      	moveq	r3, #1
 800352e:	2300      	movne	r3, #0
 8003530:	b2db      	uxtb	r3, r3
 8003532:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d057      	beq.n	80035ea <HAL_ADC_IRQHandler+0x1b8>
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d054      	beq.n	80035ea <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003544:	f003 0310 	and.w	r3, r3, #16
 8003548:	2b00      	cmp	r3, #0
 800354a:	d105      	bne.n	8003558 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003550:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d139      	bne.n	80035da <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800356c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003570:	2b00      	cmp	r3, #0
 8003572:	d006      	beq.n	8003582 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800357e:	2b00      	cmp	r3, #0
 8003580:	d12b      	bne.n	80035da <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800358c:	2b00      	cmp	r3, #0
 800358e:	d124      	bne.n	80035da <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800359a:	2b00      	cmp	r3, #0
 800359c:	d11d      	bne.n	80035da <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	699b      	ldr	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d119      	bne.n	80035da <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	685a      	ldr	r2, [r3, #4]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035b4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d105      	bne.n	80035da <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d2:	f043 0201 	orr.w	r2, r3, #1
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 fc50 	bl	8003e80 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f06f 020c 	mvn.w	r2, #12
 80035e8:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0301 	and.w	r3, r3, #1
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	bf0c      	ite	eq
 80035f8:	2301      	moveq	r3, #1
 80035fa:	2300      	movne	r3, #0
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800360a:	2b40      	cmp	r3, #64	; 0x40
 800360c:	bf0c      	ite	eq
 800360e:	2301      	moveq	r3, #1
 8003610:	2300      	movne	r3, #0
 8003612:	b2db      	uxtb	r3, r3
 8003614:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d017      	beq.n	800364c <HAL_ADC_IRQHandler+0x21a>
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d014      	beq.n	800364c <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0301 	and.w	r3, r3, #1
 800362c:	2b01      	cmp	r3, #1
 800362e:	d10d      	bne.n	800364c <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003634:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f000 f967 	bl	8003910 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f06f 0201 	mvn.w	r2, #1
 800364a:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0320 	and.w	r3, r3, #32
 8003656:	2b20      	cmp	r3, #32
 8003658:	bf0c      	ite	eq
 800365a:	2301      	moveq	r3, #1
 800365c:	2300      	movne	r3, #0
 800365e:	b2db      	uxtb	r3, r3
 8003660:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800366c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003670:	bf0c      	ite	eq
 8003672:	2301      	moveq	r3, #1
 8003674:	2300      	movne	r3, #0
 8003676:	b2db      	uxtb	r3, r3
 8003678:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d015      	beq.n	80036ac <HAL_ADC_IRQHandler+0x27a>
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d012      	beq.n	80036ac <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F2, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800368a:	f043 0202 	orr.w	r2, r3, #2
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f06f 0220 	mvn.w	r2, #32
 800369a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800369c:	6878      	ldr	r0, [r7, #4]
 800369e:	f000 f940 	bl	8003922 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f06f 0220 	mvn.w	r2, #32
 80036aa:	601a      	str	r2, [r3, #0]
  }
}
 80036ac:	bf00      	nop
 80036ae:	3710      	adds	r7, #16
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b086      	sub	sp, #24
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	60f8      	str	r0, [r7, #12]
 80036bc:	60b9      	str	r1, [r7, #8]
 80036be:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80036c0:	2300      	movs	r3, #0
 80036c2:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d101      	bne.n	80036d2 <HAL_ADC_Start_DMA+0x1e>
 80036ce:	2302      	movs	r3, #2
 80036d0:	e0af      	b.n	8003832 <HAL_ADC_Start_DMA+0x17e>
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2201      	movs	r2, #1
 80036d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d018      	beq.n	800371a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	689a      	ldr	r2, [r3, #8]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f042 0201 	orr.w	r2, r2, #1
 80036f6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80036f8:	4b50      	ldr	r3, [pc, #320]	; (800383c <HAL_ADC_Start_DMA+0x188>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a50      	ldr	r2, [pc, #320]	; (8003840 <HAL_ADC_Start_DMA+0x18c>)
 80036fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003702:	0c9a      	lsrs	r2, r3, #18
 8003704:	4613      	mov	r3, r2
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	4413      	add	r3, r2
 800370a:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 800370c:	e002      	b.n	8003714 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	3b01      	subs	r3, #1
 8003712:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d1f9      	bne.n	800370e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f003 0301 	and.w	r3, r3, #1
 8003724:	2b01      	cmp	r3, #1
 8003726:	f040 8083 	bne.w	8003830 <HAL_ADC_Start_DMA+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003732:	f023 0301 	bic.w	r3, r3, #1
 8003736:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003748:	2b00      	cmp	r3, #0
 800374a:	d007      	beq.n	800375c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003750:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003754:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003760:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003764:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003768:	d106      	bne.n	8003778 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800376e:	f023 0206 	bic.w	r2, r3, #6
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	645a      	str	r2, [r3, #68]	; 0x44
 8003776:	e002      	b.n	800377e <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800378a:	4a2e      	ldr	r2, [pc, #184]	; (8003844 <HAL_ADC_Start_DMA+0x190>)
 800378c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003792:	4a2d      	ldr	r2, [pc, #180]	; (8003848 <HAL_ADC_Start_DMA+0x194>)
 8003794:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800379a:	4a2c      	ldr	r2, [pc, #176]	; (800384c <HAL_ADC_Start_DMA+0x198>)
 800379c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80037a6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	685a      	ldr	r2, [r3, #4]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80037b6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689a      	ldr	r2, [r3, #8]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037c6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	334c      	adds	r3, #76	; 0x4c
 80037d2:	4619      	mov	r1, r3
 80037d4:	68ba      	ldr	r2, [r7, #8]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f001 fb98 	bl	8004f0c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80037dc:	4b1c      	ldr	r3, [pc, #112]	; (8003850 <HAL_ADC_Start_DMA+0x19c>)
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f003 031f 	and.w	r3, r3, #31
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d10f      	bne.n	8003808 <HAL_ADC_Start_DMA+0x154>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d11c      	bne.n	8003830 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	689a      	ldr	r2, [r3, #8]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003804:	609a      	str	r2, [r3, #8]
 8003806:	e013      	b.n	8003830 <HAL_ADC_Start_DMA+0x17c>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a11      	ldr	r2, [pc, #68]	; (8003854 <HAL_ADC_Start_DMA+0x1a0>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d10e      	bne.n	8003830 <HAL_ADC_Start_DMA+0x17c>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d107      	bne.n	8003830 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	689a      	ldr	r2, [r3, #8]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800382e:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3718      	adds	r7, #24
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	20000008 	.word	0x20000008
 8003840:	431bde83 	.word	0x431bde83
 8003844:	08003d7d 	.word	0x08003d7d
 8003848:	08003e37 	.word	0x08003e37
 800384c:	08003e53 	.word	0x08003e53
 8003850:	40012300 	.word	0x40012300
 8003854:	40012000 	.word	0x40012000

08003858 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b084      	sub	sp, #16
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003860:	2300      	movs	r3, #0
 8003862:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800386a:	2b01      	cmp	r3, #1
 800386c:	d101      	bne.n	8003872 <HAL_ADC_Stop_DMA+0x1a>
 800386e:	2302      	movs	r3, #2
 8003870:	e038      	b.n	80038e4 <HAL_ADC_Stop_DMA+0x8c>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2201      	movs	r2, #1
 8003876:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	689a      	ldr	r2, [r3, #8]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f022 0201 	bic.w	r2, r2, #1
 8003888:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	f003 0301 	and.w	r3, r3, #1
 8003894:	2b00      	cmp	r3, #0
 8003896:	d120      	bne.n	80038da <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	689a      	ldr	r2, [r3, #8]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80038a6:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ac:	4618      	mov	r0, r3
 80038ae:	f001 fb85 	bl	8004fbc <HAL_DMA_Abort>
 80038b2:	4603      	mov	r3, r0
 80038b4:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	685a      	ldr	r2, [r3, #4]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 80038c4:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ca:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80038ce:	f023 0301 	bic.w	r3, r3, #1
 80038d2:	f043 0201 	orr.w	r2, r3, #1
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80038e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3710      	adds	r7, #16
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}

080038ec <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80038f4:	bf00      	nop
 80038f6:	370c      	adds	r7, #12
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bc80      	pop	{r7}
 80038fc:	4770      	bx	lr

080038fe <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80038fe:	b480      	push	{r7}
 8003900:	b083      	sub	sp, #12
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003906:	bf00      	nop
 8003908:	370c      	adds	r7, #12
 800390a:	46bd      	mov	sp, r7
 800390c:	bc80      	pop	{r7}
 800390e:	4770      	bx	lr

08003910 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003918:	bf00      	nop
 800391a:	370c      	adds	r7, #12
 800391c:	46bd      	mov	sp, r7
 800391e:	bc80      	pop	{r7}
 8003920:	4770      	bx	lr

08003922 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003922:	b480      	push	{r7}
 8003924:	b083      	sub	sp, #12
 8003926:	af00      	add	r7, sp, #0
 8003928:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800392a:	bf00      	nop
 800392c:	370c      	adds	r7, #12
 800392e:	46bd      	mov	sp, r7
 8003930:	bc80      	pop	{r7}
 8003932:	4770      	bx	lr

08003934 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003934:	b480      	push	{r7}
 8003936:	b085      	sub	sp, #20
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800393e:	2300      	movs	r3, #0
 8003940:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003948:	2b01      	cmp	r3, #1
 800394a:	d101      	bne.n	8003950 <HAL_ADC_ConfigChannel+0x1c>
 800394c:	2302      	movs	r3, #2
 800394e:	e103      	b.n	8003b58 <HAL_ADC_ConfigChannel+0x224>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	2b09      	cmp	r3, #9
 800395e:	d925      	bls.n	80039ac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	68d9      	ldr	r1, [r3, #12]
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	b29b      	uxth	r3, r3
 800396c:	461a      	mov	r2, r3
 800396e:	4613      	mov	r3, r2
 8003970:	005b      	lsls	r3, r3, #1
 8003972:	4413      	add	r3, r2
 8003974:	3b1e      	subs	r3, #30
 8003976:	2207      	movs	r2, #7
 8003978:	fa02 f303 	lsl.w	r3, r2, r3
 800397c:	43da      	mvns	r2, r3
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	400a      	ands	r2, r1
 8003984:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	68d9      	ldr	r1, [r3, #12]
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	689a      	ldr	r2, [r3, #8]
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	b29b      	uxth	r3, r3
 8003996:	4618      	mov	r0, r3
 8003998:	4603      	mov	r3, r0
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	4403      	add	r3, r0
 800399e:	3b1e      	subs	r3, #30
 80039a0:	409a      	lsls	r2, r3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	430a      	orrs	r2, r1
 80039a8:	60da      	str	r2, [r3, #12]
 80039aa:	e022      	b.n	80039f2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	6919      	ldr	r1, [r3, #16]
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	461a      	mov	r2, r3
 80039ba:	4613      	mov	r3, r2
 80039bc:	005b      	lsls	r3, r3, #1
 80039be:	4413      	add	r3, r2
 80039c0:	2207      	movs	r2, #7
 80039c2:	fa02 f303 	lsl.w	r3, r2, r3
 80039c6:	43da      	mvns	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	400a      	ands	r2, r1
 80039ce:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	6919      	ldr	r1, [r3, #16]
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	689a      	ldr	r2, [r3, #8]
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	b29b      	uxth	r3, r3
 80039e0:	4618      	mov	r0, r3
 80039e2:	4603      	mov	r3, r0
 80039e4:	005b      	lsls	r3, r3, #1
 80039e6:	4403      	add	r3, r0
 80039e8:	409a      	lsls	r2, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	430a      	orrs	r2, r1
 80039f0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	2b06      	cmp	r3, #6
 80039f8:	d824      	bhi.n	8003a44 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	685a      	ldr	r2, [r3, #4]
 8003a04:	4613      	mov	r3, r2
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	4413      	add	r3, r2
 8003a0a:	3b05      	subs	r3, #5
 8003a0c:	221f      	movs	r2, #31
 8003a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a12:	43da      	mvns	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	400a      	ands	r2, r1
 8003a1a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	b29b      	uxth	r3, r3
 8003a28:	4618      	mov	r0, r3
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	685a      	ldr	r2, [r3, #4]
 8003a2e:	4613      	mov	r3, r2
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	4413      	add	r3, r2
 8003a34:	3b05      	subs	r3, #5
 8003a36:	fa00 f203 	lsl.w	r2, r0, r3
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	635a      	str	r2, [r3, #52]	; 0x34
 8003a42:	e04c      	b.n	8003ade <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	2b0c      	cmp	r3, #12
 8003a4a:	d824      	bhi.n	8003a96 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	685a      	ldr	r2, [r3, #4]
 8003a56:	4613      	mov	r3, r2
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	4413      	add	r3, r2
 8003a5c:	3b23      	subs	r3, #35	; 0x23
 8003a5e:	221f      	movs	r2, #31
 8003a60:	fa02 f303 	lsl.w	r3, r2, r3
 8003a64:	43da      	mvns	r2, r3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	400a      	ands	r2, r1
 8003a6c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	685a      	ldr	r2, [r3, #4]
 8003a80:	4613      	mov	r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	4413      	add	r3, r2
 8003a86:	3b23      	subs	r3, #35	; 0x23
 8003a88:	fa00 f203 	lsl.w	r2, r0, r3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	430a      	orrs	r2, r1
 8003a92:	631a      	str	r2, [r3, #48]	; 0x30
 8003a94:	e023      	b.n	8003ade <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	685a      	ldr	r2, [r3, #4]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	4413      	add	r3, r2
 8003aa6:	3b41      	subs	r3, #65	; 0x41
 8003aa8:	221f      	movs	r2, #31
 8003aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003aae:	43da      	mvns	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	400a      	ands	r2, r1
 8003ab6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	b29b      	uxth	r3, r3
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	685a      	ldr	r2, [r3, #4]
 8003aca:	4613      	mov	r3, r2
 8003acc:	009b      	lsls	r3, r3, #2
 8003ace:	4413      	add	r3, r2
 8003ad0:	3b41      	subs	r3, #65	; 0x41
 8003ad2:	fa00 f203 	lsl.w	r2, r0, r3
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	430a      	orrs	r2, r1
 8003adc:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a20      	ldr	r2, [pc, #128]	; (8003b64 <HAL_ADC_ConfigChannel+0x230>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d109      	bne.n	8003afc <HAL_ADC_ConfigChannel+0x1c8>
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2b12      	cmp	r3, #18
 8003aee:	d105      	bne.n	8003afc <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003af0:	4b1d      	ldr	r3, [pc, #116]	; (8003b68 <HAL_ADC_ConfigChannel+0x234>)
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	4a1c      	ldr	r2, [pc, #112]	; (8003b68 <HAL_ADC_ConfigChannel+0x234>)
 8003af6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003afa:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a18      	ldr	r2, [pc, #96]	; (8003b64 <HAL_ADC_ConfigChannel+0x230>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d123      	bne.n	8003b4e <HAL_ADC_ConfigChannel+0x21a>
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2b10      	cmp	r3, #16
 8003b0c:	d003      	beq.n	8003b16 <HAL_ADC_ConfigChannel+0x1e2>
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2b11      	cmp	r3, #17
 8003b14:	d11b      	bne.n	8003b4e <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003b16:	4b14      	ldr	r3, [pc, #80]	; (8003b68 <HAL_ADC_ConfigChannel+0x234>)
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	4a13      	ldr	r2, [pc, #76]	; (8003b68 <HAL_ADC_ConfigChannel+0x234>)
 8003b1c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003b20:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2b10      	cmp	r3, #16
 8003b28:	d111      	bne.n	8003b4e <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003b2a:	4b10      	ldr	r3, [pc, #64]	; (8003b6c <HAL_ADC_ConfigChannel+0x238>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a10      	ldr	r2, [pc, #64]	; (8003b70 <HAL_ADC_ConfigChannel+0x23c>)
 8003b30:	fba2 2303 	umull	r2, r3, r2, r3
 8003b34:	0c9a      	lsrs	r2, r3, #18
 8003b36:	4613      	mov	r3, r2
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	4413      	add	r3, r2
 8003b3c:	005b      	lsls	r3, r3, #1
 8003b3e:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003b40:	e002      	b.n	8003b48 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	3b01      	subs	r3, #1
 8003b46:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d1f9      	bne.n	8003b42 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003b56:	2300      	movs	r3, #0
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3714      	adds	r7, #20
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bc80      	pop	{r7}
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	40012000 	.word	0x40012000
 8003b68:	40012300 	.word	0x40012300
 8003b6c:	20000008 	.word	0x20000008
 8003b70:	431bde83 	.word	0x431bde83

08003b74 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b085      	sub	sp, #20
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003b7c:	4b7d      	ldr	r3, [pc, #500]	; (8003d74 <ADC_Init+0x200>)
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	4a7c      	ldr	r2, [pc, #496]	; (8003d74 <ADC_Init+0x200>)
 8003b82:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003b86:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003b88:	4b7a      	ldr	r3, [pc, #488]	; (8003d74 <ADC_Init+0x200>)
 8003b8a:	685a      	ldr	r2, [r3, #4]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	4978      	ldr	r1, [pc, #480]	; (8003d74 <ADC_Init+0x200>)
 8003b92:	4313      	orrs	r3, r2
 8003b94:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	685a      	ldr	r2, [r3, #4]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ba4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	6859      	ldr	r1, [r3, #4]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	691b      	ldr	r3, [r3, #16]
 8003bb0:	021a      	lsls	r2, r3, #8
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	685a      	ldr	r2, [r3, #4]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003bc8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	6859      	ldr	r1, [r3, #4]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	689a      	ldr	r2, [r3, #8]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	689a      	ldr	r2, [r3, #8]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003bea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	6899      	ldr	r1, [r3, #8]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	68da      	ldr	r2, [r3, #12]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c02:	4a5d      	ldr	r2, [pc, #372]	; (8003d78 <ADC_Init+0x204>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d022      	beq.n	8003c4e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	689a      	ldr	r2, [r3, #8]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003c16:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	6899      	ldr	r1, [r3, #8]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	430a      	orrs	r2, r1
 8003c28:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	689a      	ldr	r2, [r3, #8]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003c38:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	6899      	ldr	r1, [r3, #8]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	430a      	orrs	r2, r1
 8003c4a:	609a      	str	r2, [r3, #8]
 8003c4c:	e00f      	b.n	8003c6e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	689a      	ldr	r2, [r3, #8]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003c5c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	689a      	ldr	r2, [r3, #8]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003c6c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	689a      	ldr	r2, [r3, #8]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f022 0202 	bic.w	r2, r2, #2
 8003c7c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	6899      	ldr	r1, [r3, #8]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	699b      	ldr	r3, [r3, #24]
 8003c88:	005a      	lsls	r2, r3, #1
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	430a      	orrs	r2, r1
 8003c90:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a1b      	ldr	r3, [r3, #32]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d027      	beq.n	8003cea <ADC_Init+0x176>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	685a      	ldr	r2, [r3, #4]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ca8:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685a      	ldr	r2, [r3, #4]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003cb8:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8003cc4:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	fa92 f2a2 	rbit	r2, r2
 8003ccc:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003cce:	68ba      	ldr	r2, [r7, #8]
 8003cd0:	fab2 f282 	clz	r2, r2
 8003cd4:	b2d2      	uxtb	r2, r2
 8003cd6:	fa03 f102 	lsl.w	r1, r3, r2
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	685a      	ldr	r2, [r3, #4]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	430a      	orrs	r2, r1
 8003ce6:	605a      	str	r2, [r3, #4]
 8003ce8:	e007      	b.n	8003cfa <ADC_Init+0x186>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	685a      	ldr	r2, [r3, #4]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003cf8:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003d08:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	69db      	ldr	r3, [r3, #28]
 8003d14:	3b01      	subs	r3, #1
 8003d16:	051a      	lsls	r2, r3, #20
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	430a      	orrs	r2, r1
 8003d1e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	689a      	ldr	r2, [r3, #8]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003d2e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	6899      	ldr	r1, [r3, #8]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d3a:	025a      	lsls	r2, r3, #9
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	430a      	orrs	r2, r1
 8003d42:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	689a      	ldr	r2, [r3, #8]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	6899      	ldr	r1, [r3, #8]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	695b      	ldr	r3, [r3, #20]
 8003d5e:	029a      	lsls	r2, r3, #10
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	430a      	orrs	r2, r1
 8003d66:	609a      	str	r2, [r3, #8]
}
 8003d68:	bf00      	nop
 8003d6a:	3714      	adds	r7, #20
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bc80      	pop	{r7}
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	40012300 	.word	0x40012300
 8003d78:	0f000001 	.word	0x0f000001

08003d7c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d88:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d13c      	bne.n	8003e10 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d12b      	bne.n	8003e08 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d127      	bne.n	8003e08 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dbe:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d006      	beq.n	8003dd4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d119      	bne.n	8003e08 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	685a      	ldr	r2, [r3, #4]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f022 0220 	bic.w	r2, r2, #32
 8003de2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d105      	bne.n	8003e08 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e00:	f043 0201 	orr.w	r2, r3, #1
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003e08:	68f8      	ldr	r0, [r7, #12]
 8003e0a:	f7ff fd6f 	bl	80038ec <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003e0e:	e00e      	b.n	8003e2e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e14:	f003 0310 	and.w	r3, r3, #16
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d003      	beq.n	8003e24 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003e1c:	68f8      	ldr	r0, [r7, #12]
 8003e1e:	f7ff fd80 	bl	8003922 <HAL_ADC_ErrorCallback>
}
 8003e22:	e004      	b.n	8003e2e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	4798      	blx	r3
}
 8003e2e:	bf00      	nop
 8003e30:	3710      	adds	r7, #16
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}

08003e36 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003e36:	b580      	push	{r7, lr}
 8003e38:	b084      	sub	sp, #16
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e42:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003e44:	68f8      	ldr	r0, [r7, #12]
 8003e46:	f7ff fd5a 	bl	80038fe <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003e4a:	bf00      	nop
 8003e4c:	3710      	adds	r7, #16
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}

08003e52 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b084      	sub	sp, #16
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e5e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2240      	movs	r2, #64	; 0x40
 8003e64:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e6a:	f043 0204 	orr.w	r2, r3, #4
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003e72:	68f8      	ldr	r0, [r7, #12]
 8003e74:	f7ff fd55 	bl	8003922 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003e78:	bf00      	nop
 8003e7a:	3710      	adds	r7, #16
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}

08003e80 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003e88:	bf00      	nop
 8003e8a:	370c      	adds	r7, #12
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bc80      	pop	{r7}
 8003e90:	4770      	bx	lr

08003e92 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003e92:	b580      	push	{r7, lr}
 8003e94:	b084      	sub	sp, #16
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d101      	bne.n	8003ea4 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e0ed      	b.n	8004080 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d102      	bne.n	8003eb6 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f7fe fc03 	bl	80026bc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f022 0202 	bic.w	r2, r2, #2
 8003ec4:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ec6:	f7ff fa45 	bl	8003354 <HAL_GetTick>
 8003eca:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003ecc:	e012      	b.n	8003ef4 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003ece:	f7ff fa41 	bl	8003354 <HAL_GetTick>
 8003ed2:	4602      	mov	r2, r0
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	1ad3      	subs	r3, r2, r3
 8003ed8:	2b0a      	cmp	r3, #10
 8003eda:	d90b      	bls.n	8003ef4 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2205      	movs	r2, #5
 8003eec:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e0c5      	b.n	8004080 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d1e5      	bne.n	8003ece <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f042 0201 	orr.w	r2, r2, #1
 8003f10:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f12:	f7ff fa1f 	bl	8003354 <HAL_GetTick>
 8003f16:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003f18:	e012      	b.n	8003f40 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003f1a:	f7ff fa1b 	bl	8003354 <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	2b0a      	cmp	r3, #10
 8003f26:	d90b      	bls.n	8003f40 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2205      	movs	r2, #5
 8003f38:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e09f      	b.n	8004080 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f003 0301 	and.w	r3, r3, #1
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d0e5      	beq.n	8003f1a <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	7e1b      	ldrb	r3, [r3, #24]
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d108      	bne.n	8003f68 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003f64:	601a      	str	r2, [r3, #0]
 8003f66:	e007      	b.n	8003f78 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f76:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	7e5b      	ldrb	r3, [r3, #25]
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d108      	bne.n	8003f92 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f8e:	601a      	str	r2, [r3, #0]
 8003f90:	e007      	b.n	8003fa2 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fa0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	7e9b      	ldrb	r3, [r3, #26]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d108      	bne.n	8003fbc <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f042 0220 	orr.w	r2, r2, #32
 8003fb8:	601a      	str	r2, [r3, #0]
 8003fba:	e007      	b.n	8003fcc <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f022 0220 	bic.w	r2, r2, #32
 8003fca:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	7edb      	ldrb	r3, [r3, #27]
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d108      	bne.n	8003fe6 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f022 0210 	bic.w	r2, r2, #16
 8003fe2:	601a      	str	r2, [r3, #0]
 8003fe4:	e007      	b.n	8003ff6 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f042 0210 	orr.w	r2, r2, #16
 8003ff4:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	7f1b      	ldrb	r3, [r3, #28]
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d108      	bne.n	8004010 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f042 0208 	orr.w	r2, r2, #8
 800400c:	601a      	str	r2, [r3, #0]
 800400e:	e007      	b.n	8004020 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f022 0208 	bic.w	r2, r2, #8
 800401e:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	7f5b      	ldrb	r3, [r3, #29]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d108      	bne.n	800403a <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f042 0204 	orr.w	r2, r2, #4
 8004036:	601a      	str	r2, [r3, #0]
 8004038:	e007      	b.n	800404a <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f022 0204 	bic.w	r2, r2, #4
 8004048:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	689a      	ldr	r2, [r3, #8]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	431a      	orrs	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	691b      	ldr	r3, [r3, #16]
 8004058:	431a      	orrs	r2, r3
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	ea42 0103 	orr.w	r1, r2, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	1e5a      	subs	r2, r3, #1
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	430a      	orrs	r2, r1
 800406e:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2201      	movs	r2, #1
 800407a:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800407e:	2300      	movs	r3, #0
}
 8004080:	4618      	mov	r0, r3
 8004082:	3710      	adds	r7, #16
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8004088:	b480      	push	{r7}
 800408a:	b087      	sub	sp, #28
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800409e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80040a0:	7cfb      	ldrb	r3, [r7, #19]
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d003      	beq.n	80040ae <HAL_CAN_ConfigFilter+0x26>
 80040a6:	7cfb      	ldrb	r3, [r7, #19]
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	f040 80be 	bne.w	800422a <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80040ae:	4b65      	ldr	r3, [pc, #404]	; (8004244 <HAL_CAN_ConfigFilter+0x1bc>)
 80040b0:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80040b8:	f043 0201 	orr.w	r2, r3, #1
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80040c8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040dc:	021b      	lsls	r3, r3, #8
 80040de:	431a      	orrs	r2, r3
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	695b      	ldr	r3, [r3, #20]
 80040ea:	f003 031f 	and.w	r3, r3, #31
 80040ee:	2201      	movs	r2, #1
 80040f0:	fa02 f303 	lsl.w	r3, r2, r3
 80040f4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	43db      	mvns	r3, r3
 8004100:	401a      	ands	r2, r3
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	69db      	ldr	r3, [r3, #28]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d123      	bne.n	8004158 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	43db      	mvns	r3, r3
 800411a:	401a      	ands	r2, r3
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	68db      	ldr	r3, [r3, #12]
 8004126:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800412e:	683a      	ldr	r2, [r7, #0]
 8004130:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004132:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	3248      	adds	r2, #72	; 0x48
 8004138:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800414c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800414e:	6979      	ldr	r1, [r7, #20]
 8004150:	3348      	adds	r3, #72	; 0x48
 8004152:	00db      	lsls	r3, r3, #3
 8004154:	440b      	add	r3, r1
 8004156:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	69db      	ldr	r3, [r3, #28]
 800415c:	2b01      	cmp	r3, #1
 800415e:	d122      	bne.n	80041a6 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	431a      	orrs	r2, r3
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800417c:	683a      	ldr	r2, [r7, #0]
 800417e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004180:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	3248      	adds	r2, #72	; 0x48
 8004186:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800419a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800419c:	6979      	ldr	r1, [r7, #20]
 800419e:	3348      	adds	r3, #72	; 0x48
 80041a0:	00db      	lsls	r3, r3, #3
 80041a2:	440b      	add	r3, r1
 80041a4:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	699b      	ldr	r3, [r3, #24]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d109      	bne.n	80041c2 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	43db      	mvns	r3, r3
 80041b8:	401a      	ands	r2, r3
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80041c0:	e007      	b.n	80041d2 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	431a      	orrs	r2, r3
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	691b      	ldr	r3, [r3, #16]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d109      	bne.n	80041ee <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	43db      	mvns	r3, r3
 80041e4:	401a      	ands	r2, r3
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80041ec:	e007      	b.n	80041fe <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	431a      	orrs	r2, r3
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	6a1b      	ldr	r3, [r3, #32]
 8004202:	2b01      	cmp	r3, #1
 8004204:	d107      	bne.n	8004216 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	431a      	orrs	r2, r3
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800421c:	f023 0201 	bic.w	r2, r3, #1
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004226:	2300      	movs	r3, #0
 8004228:	e006      	b.n	8004238 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800422e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
  }
}
 8004238:	4618      	mov	r0, r3
 800423a:	371c      	adds	r7, #28
 800423c:	46bd      	mov	sp, r7
 800423e:	bc80      	pop	{r7}
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	40006400 	.word	0x40006400

08004248 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004256:	b2db      	uxtb	r3, r3
 8004258:	2b01      	cmp	r3, #1
 800425a:	d12e      	bne.n	80042ba <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2202      	movs	r2, #2
 8004260:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f022 0201 	bic.w	r2, r2, #1
 8004272:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004274:	f7ff f86e 	bl	8003354 <HAL_GetTick>
 8004278:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800427a:	e012      	b.n	80042a2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800427c:	f7ff f86a 	bl	8003354 <HAL_GetTick>
 8004280:	4602      	mov	r2, r0
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	2b0a      	cmp	r3, #10
 8004288:	d90b      	bls.n	80042a2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800428e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2205      	movs	r2, #5
 800429a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e012      	b.n	80042c8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	f003 0301 	and.w	r3, r3, #1
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d1e5      	bne.n	800427c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80042b6:	2300      	movs	r3, #0
 80042b8:	e006      	b.n	80042c8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042be:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
  }
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3710      	adds	r7, #16
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b089      	sub	sp, #36	; 0x24
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	60b9      	str	r1, [r7, #8]
 80042da:	607a      	str	r2, [r7, #4]
 80042dc:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042e4:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80042ee:	7ffb      	ldrb	r3, [r7, #31]
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d003      	beq.n	80042fc <HAL_CAN_AddTxMessage+0x2c>
 80042f4:	7ffb      	ldrb	r3, [r7, #31]
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	f040 80b8 	bne.w	800446c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80042fc:	69bb      	ldr	r3, [r7, #24]
 80042fe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d10a      	bne.n	800431c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004306:	69bb      	ldr	r3, [r7, #24]
 8004308:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800430c:	2b00      	cmp	r3, #0
 800430e:	d105      	bne.n	800431c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004310:	69bb      	ldr	r3, [r7, #24]
 8004312:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004316:	2b00      	cmp	r3, #0
 8004318:	f000 80a0 	beq.w	800445c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800431c:	69bb      	ldr	r3, [r7, #24]
 800431e:	0e1b      	lsrs	r3, r3, #24
 8004320:	f003 0303 	and.w	r3, r3, #3
 8004324:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	2b02      	cmp	r3, #2
 800432a:	d907      	bls.n	800433c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004330:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e09e      	b.n	800447a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800433c:	2201      	movs	r2, #1
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	409a      	lsls	r2, r3
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d10d      	bne.n	800436a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004358:	68f9      	ldr	r1, [r7, #12]
 800435a:	6809      	ldr	r1, [r1, #0]
 800435c:	431a      	orrs	r2, r3
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	3318      	adds	r3, #24
 8004362:	011b      	lsls	r3, r3, #4
 8004364:	440b      	add	r3, r1
 8004366:	601a      	str	r2, [r3, #0]
 8004368:	e00f      	b.n	800438a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004374:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800437a:	68f9      	ldr	r1, [r7, #12]
 800437c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800437e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	3318      	adds	r3, #24
 8004384:	011b      	lsls	r3, r3, #4
 8004386:	440b      	add	r3, r1
 8004388:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6819      	ldr	r1, [r3, #0]
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	691a      	ldr	r2, [r3, #16]
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	3318      	adds	r3, #24
 8004396:	011b      	lsls	r3, r3, #4
 8004398:	440b      	add	r3, r1
 800439a:	3304      	adds	r3, #4
 800439c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	7d1b      	ldrb	r3, [r3, #20]
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d111      	bne.n	80043ca <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	3318      	adds	r3, #24
 80043ae:	011b      	lsls	r3, r3, #4
 80043b0:	4413      	add	r3, r2
 80043b2:	3304      	adds	r3, #4
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	68fa      	ldr	r2, [r7, #12]
 80043b8:	6811      	ldr	r1, [r2, #0]
 80043ba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	3318      	adds	r3, #24
 80043c2:	011b      	lsls	r3, r3, #4
 80043c4:	440b      	add	r3, r1
 80043c6:	3304      	adds	r3, #4
 80043c8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	3307      	adds	r3, #7
 80043ce:	781b      	ldrb	r3, [r3, #0]
 80043d0:	061a      	lsls	r2, r3, #24
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	3306      	adds	r3, #6
 80043d6:	781b      	ldrb	r3, [r3, #0]
 80043d8:	041b      	lsls	r3, r3, #16
 80043da:	431a      	orrs	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	3305      	adds	r3, #5
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	021b      	lsls	r3, r3, #8
 80043e4:	4313      	orrs	r3, r2
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	3204      	adds	r2, #4
 80043ea:	7812      	ldrb	r2, [r2, #0]
 80043ec:	4610      	mov	r0, r2
 80043ee:	68fa      	ldr	r2, [r7, #12]
 80043f0:	6811      	ldr	r1, [r2, #0]
 80043f2:	ea43 0200 	orr.w	r2, r3, r0
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	011b      	lsls	r3, r3, #4
 80043fa:	440b      	add	r3, r1
 80043fc:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8004400:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	3303      	adds	r3, #3
 8004406:	781b      	ldrb	r3, [r3, #0]
 8004408:	061a      	lsls	r2, r3, #24
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	3302      	adds	r3, #2
 800440e:	781b      	ldrb	r3, [r3, #0]
 8004410:	041b      	lsls	r3, r3, #16
 8004412:	431a      	orrs	r2, r3
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	3301      	adds	r3, #1
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	021b      	lsls	r3, r3, #8
 800441c:	4313      	orrs	r3, r2
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	7812      	ldrb	r2, [r2, #0]
 8004422:	4610      	mov	r0, r2
 8004424:	68fa      	ldr	r2, [r7, #12]
 8004426:	6811      	ldr	r1, [r2, #0]
 8004428:	ea43 0200 	orr.w	r2, r3, r0
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	011b      	lsls	r3, r3, #4
 8004430:	440b      	add	r3, r1
 8004432:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8004436:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	3318      	adds	r3, #24
 8004440:	011b      	lsls	r3, r3, #4
 8004442:	4413      	add	r3, r2
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	68fa      	ldr	r2, [r7, #12]
 8004448:	6811      	ldr	r1, [r2, #0]
 800444a:	f043 0201 	orr.w	r2, r3, #1
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	3318      	adds	r3, #24
 8004452:	011b      	lsls	r3, r3, #4
 8004454:	440b      	add	r3, r1
 8004456:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004458:	2300      	movs	r3, #0
 800445a:	e00e      	b.n	800447a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004460:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e006      	b.n	800447a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004470:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
  }
}
 800447a:	4618      	mov	r0, r3
 800447c:	3724      	adds	r7, #36	; 0x24
 800447e:	46bd      	mov	sp, r7
 8004480:	bc80      	pop	{r7}
 8004482:	4770      	bx	lr

08004484 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8004484:	b480      	push	{r7}
 8004486:	b085      	sub	sp, #20
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800448c:	2300      	movs	r3, #0
 800448e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004496:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8004498:	7afb      	ldrb	r3, [r7, #11]
 800449a:	2b01      	cmp	r3, #1
 800449c:	d002      	beq.n	80044a4 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800449e:	7afb      	ldrb	r3, [r7, #11]
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d11d      	bne.n	80044e0 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d002      	beq.n	80044b8 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	3301      	adds	r3, #1
 80044b6:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d002      	beq.n	80044cc <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	3301      	adds	r3, #1
 80044ca:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d002      	beq.n	80044e0 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	3301      	adds	r3, #1
 80044de:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80044e0:	68fb      	ldr	r3, [r7, #12]
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3714      	adds	r7, #20
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bc80      	pop	{r7}
 80044ea:	4770      	bx	lr

080044ec <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80044ec:	b480      	push	{r7}
 80044ee:	b087      	sub	sp, #28
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	60b9      	str	r1, [r7, #8]
 80044f6:	607a      	str	r2, [r7, #4]
 80044f8:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004500:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004502:	7dfb      	ldrb	r3, [r7, #23]
 8004504:	2b01      	cmp	r3, #1
 8004506:	d003      	beq.n	8004510 <HAL_CAN_GetRxMessage+0x24>
 8004508:	7dfb      	ldrb	r3, [r7, #23]
 800450a:	2b02      	cmp	r3, #2
 800450c:	f040 80f3 	bne.w	80046f6 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d10e      	bne.n	8004534 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	f003 0303 	and.w	r3, r3, #3
 8004520:	2b00      	cmp	r3, #0
 8004522:	d116      	bne.n	8004552 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004528:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e0e7      	b.n	8004704 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	691b      	ldr	r3, [r3, #16]
 800453a:	f003 0303 	and.w	r3, r3, #3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d107      	bne.n	8004552 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004546:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	e0d8      	b.n	8004704 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	331b      	adds	r3, #27
 800455a:	011b      	lsls	r3, r3, #4
 800455c:	4413      	add	r3, r2
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0204 	and.w	r2, r3, #4
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d10c      	bne.n	800458a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	331b      	adds	r3, #27
 8004578:	011b      	lsls	r3, r3, #4
 800457a:	4413      	add	r3, r2
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	0d5b      	lsrs	r3, r3, #21
 8004580:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	601a      	str	r2, [r3, #0]
 8004588:	e00b      	b.n	80045a2 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681a      	ldr	r2, [r3, #0]
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	331b      	adds	r3, #27
 8004592:	011b      	lsls	r3, r3, #4
 8004594:	4413      	add	r3, r2
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	08db      	lsrs	r3, r3, #3
 800459a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	331b      	adds	r3, #27
 80045aa:	011b      	lsls	r3, r3, #4
 80045ac:	4413      	add	r3, r2
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0202 	and.w	r2, r3, #2
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	331b      	adds	r3, #27
 80045c0:	011b      	lsls	r3, r3, #4
 80045c2:	4413      	add	r3, r2
 80045c4:	3304      	adds	r3, #4
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 020f 	and.w	r2, r3, #15
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	331b      	adds	r3, #27
 80045d8:	011b      	lsls	r3, r3, #4
 80045da:	4413      	add	r3, r2
 80045dc:	3304      	adds	r3, #4
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	0a1b      	lsrs	r3, r3, #8
 80045e2:	b2da      	uxtb	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	331b      	adds	r3, #27
 80045f0:	011b      	lsls	r3, r3, #4
 80045f2:	4413      	add	r3, r2
 80045f4:	3304      	adds	r3, #4
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	0c1b      	lsrs	r3, r3, #16
 80045fa:	b29a      	uxth	r2, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	011b      	lsls	r3, r3, #4
 8004608:	4413      	add	r3, r2
 800460a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	b2da      	uxtb	r2, r3
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	011b      	lsls	r3, r3, #4
 800461e:	4413      	add	r3, r2
 8004620:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	0a1a      	lsrs	r2, r3, #8
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	3301      	adds	r3, #1
 800462c:	b2d2      	uxtb	r2, r2
 800462e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	011b      	lsls	r3, r3, #4
 8004638:	4413      	add	r3, r2
 800463a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	0c1a      	lsrs	r2, r3, #16
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	3302      	adds	r3, #2
 8004646:	b2d2      	uxtb	r2, r2
 8004648:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	011b      	lsls	r3, r3, #4
 8004652:	4413      	add	r3, r2
 8004654:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	0e1a      	lsrs	r2, r3, #24
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	3303      	adds	r3, #3
 8004660:	b2d2      	uxtb	r2, r2
 8004662:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	011b      	lsls	r3, r3, #4
 800466c:	4413      	add	r3, r2
 800466e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	3304      	adds	r3, #4
 8004678:	b2d2      	uxtb	r2, r2
 800467a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	011b      	lsls	r3, r3, #4
 8004684:	4413      	add	r3, r2
 8004686:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	0a1a      	lsrs	r2, r3, #8
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	3305      	adds	r3, #5
 8004692:	b2d2      	uxtb	r2, r2
 8004694:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	011b      	lsls	r3, r3, #4
 800469e:	4413      	add	r3, r2
 80046a0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	0c1a      	lsrs	r2, r3, #16
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	3306      	adds	r3, #6
 80046ac:	b2d2      	uxtb	r2, r2
 80046ae:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	011b      	lsls	r3, r3, #4
 80046b8:	4413      	add	r3, r2
 80046ba:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	0e1a      	lsrs	r2, r3, #24
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	3307      	adds	r3, #7
 80046c6:	b2d2      	uxtb	r2, r2
 80046c8:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d108      	bne.n	80046e2 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	68da      	ldr	r2, [r3, #12]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f042 0220 	orr.w	r2, r2, #32
 80046de:	60da      	str	r2, [r3, #12]
 80046e0:	e007      	b.n	80046f2 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	691a      	ldr	r2, [r3, #16]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f042 0220 	orr.w	r2, r2, #32
 80046f0:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80046f2:	2300      	movs	r3, #0
 80046f4:	e006      	b.n	8004704 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046fa:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
  }
}
 8004704:	4618      	mov	r0, r3
 8004706:	371c      	adds	r7, #28
 8004708:	46bd      	mov	sp, r7
 800470a:	bc80      	pop	{r7}
 800470c:	4770      	bx	lr

0800470e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800470e:	b480      	push	{r7}
 8004710:	b085      	sub	sp, #20
 8004712:	af00      	add	r7, sp, #0
 8004714:	6078      	str	r0, [r7, #4]
 8004716:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800471e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004720:	7bfb      	ldrb	r3, [r7, #15]
 8004722:	2b01      	cmp	r3, #1
 8004724:	d002      	beq.n	800472c <HAL_CAN_ActivateNotification+0x1e>
 8004726:	7bfb      	ldrb	r3, [r7, #15]
 8004728:	2b02      	cmp	r3, #2
 800472a:	d109      	bne.n	8004740 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	6959      	ldr	r1, [r3, #20]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	683a      	ldr	r2, [r7, #0]
 8004738:	430a      	orrs	r2, r1
 800473a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800473c:	2300      	movs	r3, #0
 800473e:	e006      	b.n	800474e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004744:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800474c:	2301      	movs	r3, #1
  }
}
 800474e:	4618      	mov	r0, r3
 8004750:	3714      	adds	r7, #20
 8004752:	46bd      	mov	sp, r7
 8004754:	bc80      	pop	{r7}
 8004756:	4770      	bx	lr

08004758 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b08a      	sub	sp, #40	; 0x28
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004760:	2300      	movs	r3, #0
 8004762:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	695b      	ldr	r3, [r3, #20]
 800476a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	691b      	ldr	r3, [r3, #16]
 800478a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	699b      	ldr	r3, [r3, #24]
 8004792:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004794:	6a3b      	ldr	r3, [r7, #32]
 8004796:	f003 0301 	and.w	r3, r3, #1
 800479a:	2b00      	cmp	r3, #0
 800479c:	d07c      	beq.n	8004898 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800479e:	69bb      	ldr	r3, [r7, #24]
 80047a0:	f003 0301 	and.w	r3, r3, #1
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d023      	beq.n	80047f0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	2201      	movs	r2, #1
 80047ae:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80047b0:	69bb      	ldr	r3, [r7, #24]
 80047b2:	f003 0302 	and.w	r3, r3, #2
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d003      	beq.n	80047c2 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f000 f97d 	bl	8004aba <HAL_CAN_TxMailbox0CompleteCallback>
 80047c0:	e016      	b.n	80047f0 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80047c2:	69bb      	ldr	r3, [r7, #24]
 80047c4:	f003 0304 	and.w	r3, r3, #4
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d004      	beq.n	80047d6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80047cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80047d2:	627b      	str	r3, [r7, #36]	; 0x24
 80047d4:	e00c      	b.n	80047f0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	f003 0308 	and.w	r3, r3, #8
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d004      	beq.n	80047ea <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80047e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80047e6:	627b      	str	r3, [r7, #36]	; 0x24
 80047e8:	e002      	b.n	80047f0 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f000 f980 	bl	8004af0 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d024      	beq.n	8004844 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004802:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004804:	69bb      	ldr	r3, [r7, #24]
 8004806:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800480a:	2b00      	cmp	r3, #0
 800480c:	d003      	beq.n	8004816 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f000 f95c 	bl	8004acc <HAL_CAN_TxMailbox1CompleteCallback>
 8004814:	e016      	b.n	8004844 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004816:	69bb      	ldr	r3, [r7, #24]
 8004818:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800481c:	2b00      	cmp	r3, #0
 800481e:	d004      	beq.n	800482a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004822:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004826:	627b      	str	r3, [r7, #36]	; 0x24
 8004828:	e00c      	b.n	8004844 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004830:	2b00      	cmp	r3, #0
 8004832:	d004      	beq.n	800483e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004836:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800483a:	627b      	str	r3, [r7, #36]	; 0x24
 800483c:	e002      	b.n	8004844 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f000 f95f 	bl	8004b02 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d024      	beq.n	8004898 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004856:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004858:	69bb      	ldr	r3, [r7, #24]
 800485a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800485e:	2b00      	cmp	r3, #0
 8004860:	d003      	beq.n	800486a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f000 f93b 	bl	8004ade <HAL_CAN_TxMailbox2CompleteCallback>
 8004868:	e016      	b.n	8004898 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004870:	2b00      	cmp	r3, #0
 8004872:	d004      	beq.n	800487e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004876:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800487a:	627b      	str	r3, [r7, #36]	; 0x24
 800487c:	e00c      	b.n	8004898 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004884:	2b00      	cmp	r3, #0
 8004886:	d004      	beq.n	8004892 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800488e:	627b      	str	r3, [r7, #36]	; 0x24
 8004890:	e002      	b.n	8004898 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f000 f93e 	bl	8004b14 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004898:	6a3b      	ldr	r3, [r7, #32]
 800489a:	f003 0308 	and.w	r3, r3, #8
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d00c      	beq.n	80048bc <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	f003 0310 	and.w	r3, r3, #16
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d007      	beq.n	80048bc <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80048ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80048b2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2210      	movs	r2, #16
 80048ba:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80048bc:	6a3b      	ldr	r3, [r7, #32]
 80048be:	f003 0304 	and.w	r3, r3, #4
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00b      	beq.n	80048de <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	f003 0308 	and.w	r3, r3, #8
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d006      	beq.n	80048de <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	2208      	movs	r2, #8
 80048d6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f000 f924 	bl	8004b26 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80048de:	6a3b      	ldr	r3, [r7, #32]
 80048e0:	f003 0302 	and.w	r3, r3, #2
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d009      	beq.n	80048fc <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	68db      	ldr	r3, [r3, #12]
 80048ee:	f003 0303 	and.w	r3, r3, #3
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d002      	beq.n	80048fc <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f7fc fec2 	bl	8001680 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80048fc:	6a3b      	ldr	r3, [r7, #32]
 80048fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004902:	2b00      	cmp	r3, #0
 8004904:	d00c      	beq.n	8004920 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	f003 0310 	and.w	r3, r3, #16
 800490c:	2b00      	cmp	r3, #0
 800490e:	d007      	beq.n	8004920 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004912:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004916:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2210      	movs	r2, #16
 800491e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004920:	6a3b      	ldr	r3, [r7, #32]
 8004922:	f003 0320 	and.w	r3, r3, #32
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00b      	beq.n	8004942 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	f003 0308 	and.w	r3, r3, #8
 8004930:	2b00      	cmp	r3, #0
 8004932:	d006      	beq.n	8004942 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2208      	movs	r2, #8
 800493a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	f000 f904 	bl	8004b4a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004942:	6a3b      	ldr	r3, [r7, #32]
 8004944:	f003 0310 	and.w	r3, r3, #16
 8004948:	2b00      	cmp	r3, #0
 800494a:	d009      	beq.n	8004960 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	691b      	ldr	r3, [r3, #16]
 8004952:	f003 0303 	and.w	r3, r3, #3
 8004956:	2b00      	cmp	r3, #0
 8004958:	d002      	beq.n	8004960 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f000 f8ec 	bl	8004b38 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004960:	6a3b      	ldr	r3, [r7, #32]
 8004962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d00b      	beq.n	8004982 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	f003 0310 	and.w	r3, r3, #16
 8004970:	2b00      	cmp	r3, #0
 8004972:	d006      	beq.n	8004982 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	2210      	movs	r2, #16
 800497a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f000 f8ed 	bl	8004b5c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004982:	6a3b      	ldr	r3, [r7, #32]
 8004984:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d00b      	beq.n	80049a4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	f003 0308 	and.w	r3, r3, #8
 8004992:	2b00      	cmp	r3, #0
 8004994:	d006      	beq.n	80049a4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	2208      	movs	r2, #8
 800499c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f000 f8e5 	bl	8004b6e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80049a4:	6a3b      	ldr	r3, [r7, #32]
 80049a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d075      	beq.n	8004a9a <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	f003 0304 	and.w	r3, r3, #4
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d06c      	beq.n	8004a92 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80049b8:	6a3b      	ldr	r3, [r7, #32]
 80049ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d008      	beq.n	80049d4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d003      	beq.n	80049d4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80049cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ce:	f043 0301 	orr.w	r3, r3, #1
 80049d2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80049d4:	6a3b      	ldr	r3, [r7, #32]
 80049d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d008      	beq.n	80049f0 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d003      	beq.n	80049f0 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80049e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ea:	f043 0302 	orr.w	r3, r3, #2
 80049ee:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80049f0:	6a3b      	ldr	r3, [r7, #32]
 80049f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d008      	beq.n	8004a0c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d003      	beq.n	8004a0c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a06:	f043 0304 	orr.w	r3, r3, #4
 8004a0a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004a0c:	6a3b      	ldr	r3, [r7, #32]
 8004a0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d03d      	beq.n	8004a92 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d038      	beq.n	8004a92 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004a26:	2b30      	cmp	r3, #48	; 0x30
 8004a28:	d017      	beq.n	8004a5a <HAL_CAN_IRQHandler+0x302>
 8004a2a:	2b30      	cmp	r3, #48	; 0x30
 8004a2c:	d804      	bhi.n	8004a38 <HAL_CAN_IRQHandler+0x2e0>
 8004a2e:	2b10      	cmp	r3, #16
 8004a30:	d009      	beq.n	8004a46 <HAL_CAN_IRQHandler+0x2ee>
 8004a32:	2b20      	cmp	r3, #32
 8004a34:	d00c      	beq.n	8004a50 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004a36:	e024      	b.n	8004a82 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8004a38:	2b50      	cmp	r3, #80	; 0x50
 8004a3a:	d018      	beq.n	8004a6e <HAL_CAN_IRQHandler+0x316>
 8004a3c:	2b60      	cmp	r3, #96	; 0x60
 8004a3e:	d01b      	beq.n	8004a78 <HAL_CAN_IRQHandler+0x320>
 8004a40:	2b40      	cmp	r3, #64	; 0x40
 8004a42:	d00f      	beq.n	8004a64 <HAL_CAN_IRQHandler+0x30c>
            break;
 8004a44:	e01d      	b.n	8004a82 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8004a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a48:	f043 0308 	orr.w	r3, r3, #8
 8004a4c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004a4e:	e018      	b.n	8004a82 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a52:	f043 0310 	orr.w	r3, r3, #16
 8004a56:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004a58:	e013      	b.n	8004a82 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a5c:	f043 0320 	orr.w	r3, r3, #32
 8004a60:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004a62:	e00e      	b.n	8004a82 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8004a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a6a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004a6c:	e009      	b.n	8004a82 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8004a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a74:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004a76:	e004      	b.n	8004a82 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a7e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004a80:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	699a      	ldr	r2, [r3, #24]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004a90:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	2204      	movs	r2, #4
 8004a98:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d008      	beq.n	8004ab2 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa6:	431a      	orrs	r2, r3
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f000 f867 	bl	8004b80 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004ab2:	bf00      	nop
 8004ab4:	3728      	adds	r7, #40	; 0x28
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}

08004aba <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004aba:	b480      	push	{r7}
 8004abc:	b083      	sub	sp, #12
 8004abe:	af00      	add	r7, sp, #0
 8004ac0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004ac2:	bf00      	nop
 8004ac4:	370c      	adds	r7, #12
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bc80      	pop	{r7}
 8004aca:	4770      	bx	lr

08004acc <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b083      	sub	sp, #12
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004ad4:	bf00      	nop
 8004ad6:	370c      	adds	r7, #12
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bc80      	pop	{r7}
 8004adc:	4770      	bx	lr

08004ade <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004ade:	b480      	push	{r7}
 8004ae0:	b083      	sub	sp, #12
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004ae6:	bf00      	nop
 8004ae8:	370c      	adds	r7, #12
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bc80      	pop	{r7}
 8004aee:	4770      	bx	lr

08004af0 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b083      	sub	sp, #12
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004af8:	bf00      	nop
 8004afa:	370c      	adds	r7, #12
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bc80      	pop	{r7}
 8004b00:	4770      	bx	lr

08004b02 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004b02:	b480      	push	{r7}
 8004b04:	b083      	sub	sp, #12
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004b0a:	bf00      	nop
 8004b0c:	370c      	adds	r7, #12
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bc80      	pop	{r7}
 8004b12:	4770      	bx	lr

08004b14 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004b1c:	bf00      	nop
 8004b1e:	370c      	adds	r7, #12
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bc80      	pop	{r7}
 8004b24:	4770      	bx	lr

08004b26 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004b26:	b480      	push	{r7}
 8004b28:	b083      	sub	sp, #12
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004b2e:	bf00      	nop
 8004b30:	370c      	adds	r7, #12
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bc80      	pop	{r7}
 8004b36:	4770      	bx	lr

08004b38 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004b40:	bf00      	nop
 8004b42:	370c      	adds	r7, #12
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bc80      	pop	{r7}
 8004b48:	4770      	bx	lr

08004b4a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004b4a:	b480      	push	{r7}
 8004b4c:	b083      	sub	sp, #12
 8004b4e:	af00      	add	r7, sp, #0
 8004b50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004b52:	bf00      	nop
 8004b54:	370c      	adds	r7, #12
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bc80      	pop	{r7}
 8004b5a:	4770      	bx	lr

08004b5c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004b64:	bf00      	nop
 8004b66:	370c      	adds	r7, #12
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bc80      	pop	{r7}
 8004b6c:	4770      	bx	lr

08004b6e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004b6e:	b480      	push	{r7}
 8004b70:	b083      	sub	sp, #12
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004b76:	bf00      	nop
 8004b78:	370c      	adds	r7, #12
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bc80      	pop	{r7}
 8004b7e:	4770      	bx	lr

08004b80 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b083      	sub	sp, #12
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004b88:	bf00      	nop
 8004b8a:	370c      	adds	r7, #12
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bc80      	pop	{r7}
 8004b90:	4770      	bx	lr
	...

08004b94 <__NVIC_SetPriorityGrouping>:
{
 8004b94:	b480      	push	{r7}
 8004b96:	b085      	sub	sp, #20
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	f003 0307 	and.w	r3, r3, #7
 8004ba2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ba4:	4b0c      	ldr	r3, [pc, #48]	; (8004bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004baa:	68ba      	ldr	r2, [r7, #8]
 8004bac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004bbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004bc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004bc6:	4a04      	ldr	r2, [pc, #16]	; (8004bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	60d3      	str	r3, [r2, #12]
}
 8004bcc:	bf00      	nop
 8004bce:	3714      	adds	r7, #20
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bc80      	pop	{r7}
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	e000ed00 	.word	0xe000ed00

08004bdc <__NVIC_GetPriorityGrouping>:
{
 8004bdc:	b480      	push	{r7}
 8004bde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004be0:	4b04      	ldr	r3, [pc, #16]	; (8004bf4 <__NVIC_GetPriorityGrouping+0x18>)
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	0a1b      	lsrs	r3, r3, #8
 8004be6:	f003 0307 	and.w	r3, r3, #7
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bc80      	pop	{r7}
 8004bf0:	4770      	bx	lr
 8004bf2:	bf00      	nop
 8004bf4:	e000ed00 	.word	0xe000ed00

08004bf8 <__NVIC_EnableIRQ>:
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b083      	sub	sp, #12
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	4603      	mov	r3, r0
 8004c00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	db0b      	blt.n	8004c22 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c0a:	79fb      	ldrb	r3, [r7, #7]
 8004c0c:	f003 021f 	and.w	r2, r3, #31
 8004c10:	4906      	ldr	r1, [pc, #24]	; (8004c2c <__NVIC_EnableIRQ+0x34>)
 8004c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c16:	095b      	lsrs	r3, r3, #5
 8004c18:	2001      	movs	r0, #1
 8004c1a:	fa00 f202 	lsl.w	r2, r0, r2
 8004c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004c22:	bf00      	nop
 8004c24:	370c      	adds	r7, #12
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bc80      	pop	{r7}
 8004c2a:	4770      	bx	lr
 8004c2c:	e000e100 	.word	0xe000e100

08004c30 <__NVIC_SetPriority>:
{
 8004c30:	b480      	push	{r7}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	4603      	mov	r3, r0
 8004c38:	6039      	str	r1, [r7, #0]
 8004c3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	db0a      	blt.n	8004c5a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	b2da      	uxtb	r2, r3
 8004c48:	490c      	ldr	r1, [pc, #48]	; (8004c7c <__NVIC_SetPriority+0x4c>)
 8004c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c4e:	0112      	lsls	r2, r2, #4
 8004c50:	b2d2      	uxtb	r2, r2
 8004c52:	440b      	add	r3, r1
 8004c54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004c58:	e00a      	b.n	8004c70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	b2da      	uxtb	r2, r3
 8004c5e:	4908      	ldr	r1, [pc, #32]	; (8004c80 <__NVIC_SetPriority+0x50>)
 8004c60:	79fb      	ldrb	r3, [r7, #7]
 8004c62:	f003 030f 	and.w	r3, r3, #15
 8004c66:	3b04      	subs	r3, #4
 8004c68:	0112      	lsls	r2, r2, #4
 8004c6a:	b2d2      	uxtb	r2, r2
 8004c6c:	440b      	add	r3, r1
 8004c6e:	761a      	strb	r2, [r3, #24]
}
 8004c70:	bf00      	nop
 8004c72:	370c      	adds	r7, #12
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bc80      	pop	{r7}
 8004c78:	4770      	bx	lr
 8004c7a:	bf00      	nop
 8004c7c:	e000e100 	.word	0xe000e100
 8004c80:	e000ed00 	.word	0xe000ed00

08004c84 <NVIC_EncodePriority>:
{
 8004c84:	b480      	push	{r7}
 8004c86:	b089      	sub	sp, #36	; 0x24
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	60f8      	str	r0, [r7, #12]
 8004c8c:	60b9      	str	r1, [r7, #8]
 8004c8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f003 0307 	and.w	r3, r3, #7
 8004c96:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	f1c3 0307 	rsb	r3, r3, #7
 8004c9e:	2b04      	cmp	r3, #4
 8004ca0:	bf28      	it	cs
 8004ca2:	2304      	movcs	r3, #4
 8004ca4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ca6:	69fb      	ldr	r3, [r7, #28]
 8004ca8:	3304      	adds	r3, #4
 8004caa:	2b06      	cmp	r3, #6
 8004cac:	d902      	bls.n	8004cb4 <NVIC_EncodePriority+0x30>
 8004cae:	69fb      	ldr	r3, [r7, #28]
 8004cb0:	3b03      	subs	r3, #3
 8004cb2:	e000      	b.n	8004cb6 <NVIC_EncodePriority+0x32>
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8004cbc:	69bb      	ldr	r3, [r7, #24]
 8004cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc2:	43da      	mvns	r2, r3
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	401a      	ands	r2, r3
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ccc:	f04f 31ff 	mov.w	r1, #4294967295
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8004cd6:	43d9      	mvns	r1, r3
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004cdc:	4313      	orrs	r3, r2
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3724      	adds	r7, #36	; 0x24
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bc80      	pop	{r7}
 8004ce6:	4770      	bx	lr

08004ce8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	3b01      	subs	r3, #1
 8004cf4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004cf8:	d301      	bcc.n	8004cfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e00f      	b.n	8004d1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004cfe:	4a0a      	ldr	r2, [pc, #40]	; (8004d28 <SysTick_Config+0x40>)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	3b01      	subs	r3, #1
 8004d04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004d06:	210f      	movs	r1, #15
 8004d08:	f04f 30ff 	mov.w	r0, #4294967295
 8004d0c:	f7ff ff90 	bl	8004c30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d10:	4b05      	ldr	r3, [pc, #20]	; (8004d28 <SysTick_Config+0x40>)
 8004d12:	2200      	movs	r2, #0
 8004d14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d16:	4b04      	ldr	r3, [pc, #16]	; (8004d28 <SysTick_Config+0x40>)
 8004d18:	2207      	movs	r2, #7
 8004d1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d1c:	2300      	movs	r3, #0
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3708      	adds	r7, #8
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	e000e010 	.word	0xe000e010

08004d2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b082      	sub	sp, #8
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f7ff ff2d 	bl	8004b94 <__NVIC_SetPriorityGrouping>
}
 8004d3a:	bf00      	nop
 8004d3c:	3708      	adds	r7, #8
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}

08004d42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004d42:	b580      	push	{r7, lr}
 8004d44:	b086      	sub	sp, #24
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	4603      	mov	r3, r0
 8004d4a:	60b9      	str	r1, [r7, #8]
 8004d4c:	607a      	str	r2, [r7, #4]
 8004d4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004d50:	2300      	movs	r3, #0
 8004d52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004d54:	f7ff ff42 	bl	8004bdc <__NVIC_GetPriorityGrouping>
 8004d58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	68b9      	ldr	r1, [r7, #8]
 8004d5e:	6978      	ldr	r0, [r7, #20]
 8004d60:	f7ff ff90 	bl	8004c84 <NVIC_EncodePriority>
 8004d64:	4602      	mov	r2, r0
 8004d66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d6a:	4611      	mov	r1, r2
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f7ff ff5f 	bl	8004c30 <__NVIC_SetPriority>
}
 8004d72:	bf00      	nop
 8004d74:	3718      	adds	r7, #24
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d7a:	b580      	push	{r7, lr}
 8004d7c:	b082      	sub	sp, #8
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	4603      	mov	r3, r0
 8004d82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f7ff ff35 	bl	8004bf8 <__NVIC_EnableIRQ>
}
 8004d8e:	bf00      	nop
 8004d90:	3708      	adds	r7, #8
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}

08004d96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004d96:	b580      	push	{r7, lr}
 8004d98:	b082      	sub	sp, #8
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f7ff ffa2 	bl	8004ce8 <SysTick_Config>
 8004da4:	4603      	mov	r3, r0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3708      	adds	r7, #8
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
	...

08004db0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b086      	sub	sp, #24
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004db8:	2300      	movs	r3, #0
 8004dba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004dbc:	f7fe faca 	bl	8003354 <HAL_GetTick>
 8004dc0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d101      	bne.n	8004dcc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e099      	b.n	8004f00 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2202      	movs	r2, #2
 8004dd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f022 0201 	bic.w	r2, r2, #1
 8004dea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004dec:	e00f      	b.n	8004e0e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004dee:	f7fe fab1 	bl	8003354 <HAL_GetTick>
 8004df2:	4602      	mov	r2, r0
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	2b05      	cmp	r3, #5
 8004dfa:	d908      	bls.n	8004e0e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2220      	movs	r2, #32
 8004e00:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2203      	movs	r2, #3
 8004e06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004e0a:	2303      	movs	r3, #3
 8004e0c:	e078      	b.n	8004f00 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 0301 	and.w	r3, r3, #1
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d1e8      	bne.n	8004dee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004e24:	697a      	ldr	r2, [r7, #20]
 8004e26:	4b38      	ldr	r3, [pc, #224]	; (8004f08 <HAL_DMA_Init+0x158>)
 8004e28:	4013      	ands	r3, r2
 8004e2a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	685a      	ldr	r2, [r3, #4]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004e3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	691b      	ldr	r3, [r3, #16]
 8004e40:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	699b      	ldr	r3, [r3, #24]
 8004e4c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6a1b      	ldr	r3, [r3, #32]
 8004e58:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e64:	2b04      	cmp	r3, #4
 8004e66:	d107      	bne.n	8004e78 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e70:	4313      	orrs	r3, r2
 8004e72:	697a      	ldr	r2, [r7, #20]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	697a      	ldr	r2, [r7, #20]
 8004e7e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	695b      	ldr	r3, [r3, #20]
 8004e86:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	f023 0307 	bic.w	r3, r3, #7
 8004e8e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e94:	697a      	ldr	r2, [r7, #20]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e9e:	2b04      	cmp	r3, #4
 8004ea0:	d117      	bne.n	8004ed2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ea6:	697a      	ldr	r2, [r7, #20]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d00e      	beq.n	8004ed2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f000 fbe7 	bl	8005688 <DMA_CheckFifoParam>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d008      	beq.n	8004ed2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2240      	movs	r2, #64	; 0x40
 8004ec4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2201      	movs	r2, #1
 8004eca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e016      	b.n	8004f00 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	697a      	ldr	r2, [r7, #20]
 8004ed8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f000 fba0 	bl	8005620 <DMA_CalcBaseAndBitshift>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ee8:	223f      	movs	r2, #63	; 0x3f
 8004eea:	409a      	lsls	r2, r3
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004efe:	2300      	movs	r3, #0
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3718      	adds	r7, #24
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}
 8004f08:	f010803f 	.word	0xf010803f

08004f0c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b086      	sub	sp, #24
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	60f8      	str	r0, [r7, #12]
 8004f14:	60b9      	str	r1, [r7, #8]
 8004f16:	607a      	str	r2, [r7, #4]
 8004f18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f22:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d101      	bne.n	8004f32 <HAL_DMA_Start_IT+0x26>
 8004f2e:	2302      	movs	r3, #2
 8004f30:	e040      	b.n	8004fb4 <HAL_DMA_Start_IT+0xa8>
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2201      	movs	r2, #1
 8004f36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d12f      	bne.n	8004fa6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2202      	movs	r2, #2
 8004f4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	687a      	ldr	r2, [r7, #4]
 8004f58:	68b9      	ldr	r1, [r7, #8]
 8004f5a:	68f8      	ldr	r0, [r7, #12]
 8004f5c:	f000 fb33 	bl	80055c6 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f64:	223f      	movs	r2, #63	; 0x3f
 8004f66:	409a      	lsls	r2, r3
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	681a      	ldr	r2, [r3, #0]
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f042 0216 	orr.w	r2, r2, #22
 8004f7a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d007      	beq.n	8004f94 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f042 0208 	orr.w	r2, r2, #8
 8004f92:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f042 0201 	orr.w	r2, r2, #1
 8004fa2:	601a      	str	r2, [r3, #0]
 8004fa4:	e005      	b.n	8004fb2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004fae:	2302      	movs	r3, #2
 8004fb0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004fb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	3718      	adds	r7, #24
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}

08004fbc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b084      	sub	sp, #16
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fc8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004fca:	f7fe f9c3 	bl	8003354 <HAL_GetTick>
 8004fce:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	2b02      	cmp	r3, #2
 8004fda:	d008      	beq.n	8004fee <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2280      	movs	r2, #128	; 0x80
 8004fe0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e052      	b.n	8005094 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f022 0216 	bic.w	r2, r2, #22
 8004ffc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	695a      	ldr	r2, [r3, #20]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800500c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005012:	2b00      	cmp	r3, #0
 8005014:	d103      	bne.n	800501e <HAL_DMA_Abort+0x62>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800501a:	2b00      	cmp	r3, #0
 800501c:	d007      	beq.n	800502e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f022 0208 	bic.w	r2, r2, #8
 800502c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f022 0201 	bic.w	r2, r2, #1
 800503c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800503e:	e013      	b.n	8005068 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005040:	f7fe f988 	bl	8003354 <HAL_GetTick>
 8005044:	4602      	mov	r2, r0
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	1ad3      	subs	r3, r2, r3
 800504a:	2b05      	cmp	r3, #5
 800504c:	d90c      	bls.n	8005068 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2220      	movs	r2, #32
 8005052:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2203      	movs	r2, #3
 8005060:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8005064:	2303      	movs	r3, #3
 8005066:	e015      	b.n	8005094 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f003 0301 	and.w	r3, r3, #1
 8005072:	2b00      	cmp	r3, #0
 8005074:	d1e4      	bne.n	8005040 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800507a:	223f      	movs	r2, #63	; 0x3f
 800507c:	409a      	lsls	r2, r3
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2200      	movs	r2, #0
 8005086:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2201      	movs	r2, #1
 800508e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8005092:	2300      	movs	r3, #0
}
 8005094:	4618      	mov	r0, r3
 8005096:	3710      	adds	r7, #16
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}

0800509c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800509c:	b480      	push	{r7}
 800509e:	b083      	sub	sp, #12
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80050aa:	b2db      	uxtb	r3, r3
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d004      	beq.n	80050ba <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2280      	movs	r2, #128	; 0x80
 80050b4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e00c      	b.n	80050d4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2205      	movs	r2, #5
 80050be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f022 0201 	bic.w	r2, r2, #1
 80050d0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80050d2:	2300      	movs	r3, #0
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	370c      	adds	r7, #12
 80050d8:	46bd      	mov	sp, r7
 80050da:	bc80      	pop	{r7}
 80050dc:	4770      	bx	lr

080050de <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 80050de:	b580      	push	{r7, lr}
 80050e0:	b08a      	sub	sp, #40	; 0x28
 80050e2:	af00      	add	r7, sp, #0
 80050e4:	60f8      	str	r0, [r7, #12]
 80050e6:	460b      	mov	r3, r1
 80050e8:	607a      	str	r2, [r7, #4]
 80050ea:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 80050ec:	2300      	movs	r3, #0
 80050ee:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 80050f0:	f7fe f930 	bl	8003354 <HAL_GetTick>
 80050f4:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	2b02      	cmp	r3, #2
 8005100:	d008      	beq.n	8005114 <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2280      	movs	r2, #128	; 0x80
 8005106:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2200      	movs	r2, #0
 800510c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e0bf      	b.n	8005294 <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800511e:	2b00      	cmp	r3, #0
 8005120:	d005      	beq.n	800512e <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005128:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	e0b2      	b.n	8005294 <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 800512e:	7afb      	ldrb	r3, [r7, #11]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d106      	bne.n	8005142 <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005138:	2220      	movs	r2, #32
 800513a:	fa02 f303 	lsl.w	r3, r2, r3
 800513e:	627b      	str	r3, [r7, #36]	; 0x24
 8005140:	e005      	b.n	800514e <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005146:	2210      	movs	r2, #16
 8005148:	fa02 f303 	lsl.w	r3, r2, r3
 800514c:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005152:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 800515a:	e05a      	b.n	8005212 <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005162:	d017      	beq.n	8005194 <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d007      	beq.n	800517a <HAL_DMA_PollForTransfer+0x9c>
 800516a:	f7fe f8f3 	bl	8003354 <HAL_GetTick>
 800516e:	4602      	mov	r2, r0
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	1ad3      	subs	r3, r2, r3
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	429a      	cmp	r2, r3
 8005178:	d20c      	bcs.n	8005194 <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2220      	movs	r2, #32
 800517e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2200      	movs	r2, #0
 8005184:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8005190:	2303      	movs	r3, #3
 8005192:	e07f      	b.n	8005294 <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800519e:	2208      	movs	r2, #8
 80051a0:	409a      	lsls	r2, r3
 80051a2:	6a3b      	ldr	r3, [r7, #32]
 80051a4:	4013      	ands	r3, r2
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d00b      	beq.n	80051c2 <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051ae:	f043 0201 	orr.w	r2, r3, #1
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051ba:	2208      	movs	r2, #8
 80051bc:	409a      	lsls	r2, r3
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051c6:	2201      	movs	r2, #1
 80051c8:	409a      	lsls	r2, r3
 80051ca:	6a3b      	ldr	r3, [r7, #32]
 80051cc:	4013      	ands	r3, r2
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d00b      	beq.n	80051ea <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051d6:	f043 0202 	orr.w	r2, r3, #2
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051e2:	2201      	movs	r2, #1
 80051e4:	409a      	lsls	r2, r3
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051ee:	2204      	movs	r2, #4
 80051f0:	409a      	lsls	r2, r3
 80051f2:	6a3b      	ldr	r3, [r7, #32]
 80051f4:	4013      	ands	r3, r2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00b      	beq.n	8005212 <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051fe:	f043 0204 	orr.w	r2, r3, #4
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800520a:	2204      	movs	r2, #4
 800520c:	409a      	lsls	r2, r3
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8005212:	6a3a      	ldr	r2, [r7, #32]
 8005214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005216:	4013      	ands	r3, r2
 8005218:	2b00      	cmp	r3, #0
 800521a:	d105      	bne.n	8005228 <HAL_DMA_PollForTransfer+0x14a>
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005220:	f003 0301 	and.w	r3, r3, #1
 8005224:	2b00      	cmp	r3, #0
 8005226:	d099      	beq.n	800515c <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800522c:	2b00      	cmp	r3, #0
 800522e:	d018      	beq.n	8005262 <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005234:	f003 0301 	and.w	r3, r3, #1
 8005238:	2b00      	cmp	r3, #0
 800523a:	d012      	beq.n	8005262 <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 800523c:	68f8      	ldr	r0, [r7, #12]
 800523e:	f7ff febd 	bl	8004fbc <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005246:	2230      	movs	r2, #48	; 0x30
 8005248:	409a      	lsls	r2, r3
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	609a      	str	r2, [r3, #8]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2200      	movs	r2, #0
 8005252:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2201      	movs	r2, #1
 800525a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e018      	b.n	8005294 <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8005262:	7afb      	ldrb	r3, [r7, #11]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d10e      	bne.n	8005286 <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800526c:	2230      	movs	r2, #48	; 0x30
 800526e:	409a      	lsls	r2, r3
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2200      	movs	r2, #0
 8005278:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hdma->State = HAL_DMA_STATE_READY;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2201      	movs	r2, #1
 8005280:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8005284:	e005      	b.n	8005292 <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800528a:	2210      	movs	r2, #16
 800528c:	409a      	lsls	r2, r3
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 8005292:	7ffb      	ldrb	r3, [r7, #31]
}
 8005294:	4618      	mov	r0, r3
 8005296:	3728      	adds	r7, #40	; 0x28
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}

0800529c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b086      	sub	sp, #24
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80052a4:	2300      	movs	r3, #0
 80052a6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80052a8:	4b92      	ldr	r3, [pc, #584]	; (80054f4 <HAL_DMA_IRQHandler+0x258>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a92      	ldr	r2, [pc, #584]	; (80054f8 <HAL_DMA_IRQHandler+0x25c>)
 80052ae:	fba2 2303 	umull	r2, r3, r2, r3
 80052b2:	0a9b      	lsrs	r3, r3, #10
 80052b4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052ba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052c6:	2208      	movs	r2, #8
 80052c8:	409a      	lsls	r2, r3
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	4013      	ands	r3, r2
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d01a      	beq.n	8005308 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0304 	and.w	r3, r3, #4
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d013      	beq.n	8005308 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f022 0204 	bic.w	r2, r2, #4
 80052ee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052f4:	2208      	movs	r2, #8
 80052f6:	409a      	lsls	r2, r3
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005300:	f043 0201 	orr.w	r2, r3, #1
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800530c:	2201      	movs	r2, #1
 800530e:	409a      	lsls	r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	4013      	ands	r3, r2
 8005314:	2b00      	cmp	r3, #0
 8005316:	d012      	beq.n	800533e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	695b      	ldr	r3, [r3, #20]
 800531e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005322:	2b00      	cmp	r3, #0
 8005324:	d00b      	beq.n	800533e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800532a:	2201      	movs	r2, #1
 800532c:	409a      	lsls	r2, r3
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005336:	f043 0202 	orr.w	r2, r3, #2
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005342:	2204      	movs	r2, #4
 8005344:	409a      	lsls	r2, r3
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	4013      	ands	r3, r2
 800534a:	2b00      	cmp	r3, #0
 800534c:	d012      	beq.n	8005374 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 0302 	and.w	r3, r3, #2
 8005358:	2b00      	cmp	r3, #0
 800535a:	d00b      	beq.n	8005374 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005360:	2204      	movs	r2, #4
 8005362:	409a      	lsls	r2, r3
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800536c:	f043 0204 	orr.w	r2, r3, #4
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005378:	2210      	movs	r2, #16
 800537a:	409a      	lsls	r2, r3
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	4013      	ands	r3, r2
 8005380:	2b00      	cmp	r3, #0
 8005382:	d043      	beq.n	800540c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 0308 	and.w	r3, r3, #8
 800538e:	2b00      	cmp	r3, #0
 8005390:	d03c      	beq.n	800540c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005396:	2210      	movs	r2, #16
 8005398:	409a      	lsls	r2, r3
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d018      	beq.n	80053de <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d108      	bne.n	80053cc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d024      	beq.n	800540c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	4798      	blx	r3
 80053ca:	e01f      	b.n	800540c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d01b      	beq.n	800540c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	4798      	blx	r3
 80053dc:	e016      	b.n	800540c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d107      	bne.n	80053fc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f022 0208 	bic.w	r2, r2, #8
 80053fa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005400:	2b00      	cmp	r3, #0
 8005402:	d003      	beq.n	800540c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005410:	2220      	movs	r2, #32
 8005412:	409a      	lsls	r2, r3
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	4013      	ands	r3, r2
 8005418:	2b00      	cmp	r3, #0
 800541a:	f000 808e 	beq.w	800553a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 0310 	and.w	r3, r3, #16
 8005428:	2b00      	cmp	r3, #0
 800542a:	f000 8086 	beq.w	800553a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005432:	2220      	movs	r2, #32
 8005434:	409a      	lsls	r2, r3
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005440:	b2db      	uxtb	r3, r3
 8005442:	2b05      	cmp	r3, #5
 8005444:	d136      	bne.n	80054b4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f022 0216 	bic.w	r2, r2, #22
 8005454:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	695a      	ldr	r2, [r3, #20]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005464:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546a:	2b00      	cmp	r3, #0
 800546c:	d103      	bne.n	8005476 <HAL_DMA_IRQHandler+0x1da>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005472:	2b00      	cmp	r3, #0
 8005474:	d007      	beq.n	8005486 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f022 0208 	bic.w	r2, r2, #8
 8005484:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800548a:	223f      	movs	r2, #63	; 0x3f
 800548c:	409a      	lsls	r2, r3
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2201      	movs	r2, #1
 800549e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d07d      	beq.n	80055a6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	4798      	blx	r3
        }
        return;
 80054b2:	e078      	b.n	80055a6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d01c      	beq.n	80054fc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d108      	bne.n	80054e2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d030      	beq.n	800553a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	4798      	blx	r3
 80054e0:	e02b      	b.n	800553a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d027      	beq.n	800553a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	4798      	blx	r3
 80054f2:	e022      	b.n	800553a <HAL_DMA_IRQHandler+0x29e>
 80054f4:	20000008 	.word	0x20000008
 80054f8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005506:	2b00      	cmp	r3, #0
 8005508:	d10f      	bne.n	800552a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f022 0210 	bic.w	r2, r2, #16
 8005518:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2200      	movs	r2, #0
 800551e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2201      	movs	r2, #1
 8005526:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800552e:	2b00      	cmp	r3, #0
 8005530:	d003      	beq.n	800553a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800553e:	2b00      	cmp	r3, #0
 8005540:	d032      	beq.n	80055a8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005546:	f003 0301 	and.w	r3, r3, #1
 800554a:	2b00      	cmp	r3, #0
 800554c:	d022      	beq.n	8005594 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2205      	movs	r2, #5
 8005552:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f022 0201 	bic.w	r2, r2, #1
 8005564:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	3301      	adds	r3, #1
 800556a:	60bb      	str	r3, [r7, #8]
 800556c:	697a      	ldr	r2, [r7, #20]
 800556e:	429a      	cmp	r2, r3
 8005570:	d307      	bcc.n	8005582 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f003 0301 	and.w	r3, r3, #1
 800557c:	2b00      	cmp	r3, #0
 800557e:	d1f2      	bne.n	8005566 <HAL_DMA_IRQHandler+0x2ca>
 8005580:	e000      	b.n	8005584 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8005582:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005598:	2b00      	cmp	r3, #0
 800559a:	d005      	beq.n	80055a8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055a0:	6878      	ldr	r0, [r7, #4]
 80055a2:	4798      	blx	r3
 80055a4:	e000      	b.n	80055a8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80055a6:	bf00      	nop
    }
  }
}
 80055a8:	3718      	adds	r7, #24
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop

080055b0 <HAL_DMA_GetError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b083      	sub	sp, #12
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80055bc:	4618      	mov	r0, r3
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bc80      	pop	{r7}
 80055c4:	4770      	bx	lr

080055c6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80055c6:	b480      	push	{r7}
 80055c8:	b085      	sub	sp, #20
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	60f8      	str	r0, [r7, #12]
 80055ce:	60b9      	str	r1, [r7, #8]
 80055d0:	607a      	str	r2, [r7, #4]
 80055d2:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80055e2:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	683a      	ldr	r2, [r7, #0]
 80055ea:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	2b40      	cmp	r3, #64	; 0x40
 80055f2:	d108      	bne.n	8005606 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	687a      	ldr	r2, [r7, #4]
 80055fa:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	68ba      	ldr	r2, [r7, #8]
 8005602:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005604:	e007      	b.n	8005616 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68ba      	ldr	r2, [r7, #8]
 800560c:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	60da      	str	r2, [r3, #12]
}
 8005616:	bf00      	nop
 8005618:	3714      	adds	r7, #20
 800561a:	46bd      	mov	sp, r7
 800561c:	bc80      	pop	{r7}
 800561e:	4770      	bx	lr

08005620 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005620:	b480      	push	{r7}
 8005622:	b085      	sub	sp, #20
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	b2db      	uxtb	r3, r3
 800562e:	3b10      	subs	r3, #16
 8005630:	4a13      	ldr	r2, [pc, #76]	; (8005680 <DMA_CalcBaseAndBitshift+0x60>)
 8005632:	fba2 2303 	umull	r2, r3, r2, r3
 8005636:	091b      	lsrs	r3, r3, #4
 8005638:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800563a:	4a12      	ldr	r2, [pc, #72]	; (8005684 <DMA_CalcBaseAndBitshift+0x64>)
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	4413      	add	r3, r2
 8005640:	781b      	ldrb	r3, [r3, #0]
 8005642:	461a      	mov	r2, r3
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2b03      	cmp	r3, #3
 800564c:	d909      	bls.n	8005662 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005656:	f023 0303 	bic.w	r3, r3, #3
 800565a:	1d1a      	adds	r2, r3, #4
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	659a      	str	r2, [r3, #88]	; 0x58
 8005660:	e007      	b.n	8005672 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800566a:	f023 0303 	bic.w	r3, r3, #3
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005676:	4618      	mov	r0, r3
 8005678:	3714      	adds	r7, #20
 800567a:	46bd      	mov	sp, r7
 800567c:	bc80      	pop	{r7}
 800567e:	4770      	bx	lr
 8005680:	aaaaaaab 	.word	0xaaaaaaab
 8005684:	08019140 	.word	0x08019140

08005688 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005688:	b480      	push	{r7}
 800568a:	b085      	sub	sp, #20
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005690:	2300      	movs	r3, #0
 8005692:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005698:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	699b      	ldr	r3, [r3, #24]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d11f      	bne.n	80056e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	2b03      	cmp	r3, #3
 80056a6:	d855      	bhi.n	8005754 <DMA_CheckFifoParam+0xcc>
 80056a8:	a201      	add	r2, pc, #4	; (adr r2, 80056b0 <DMA_CheckFifoParam+0x28>)
 80056aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ae:	bf00      	nop
 80056b0:	080056c1 	.word	0x080056c1
 80056b4:	080056d3 	.word	0x080056d3
 80056b8:	080056c1 	.word	0x080056c1
 80056bc:	08005755 	.word	0x08005755
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d045      	beq.n	8005758 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80056cc:	2301      	movs	r3, #1
 80056ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056d0:	e042      	b.n	8005758 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80056da:	d13f      	bne.n	800575c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056e0:	e03c      	b.n	800575c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056ea:	d121      	bne.n	8005730 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	2b03      	cmp	r3, #3
 80056f0:	d836      	bhi.n	8005760 <DMA_CheckFifoParam+0xd8>
 80056f2:	a201      	add	r2, pc, #4	; (adr r2, 80056f8 <DMA_CheckFifoParam+0x70>)
 80056f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056f8:	08005709 	.word	0x08005709
 80056fc:	0800570f 	.word	0x0800570f
 8005700:	08005709 	.word	0x08005709
 8005704:	08005721 	.word	0x08005721
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	73fb      	strb	r3, [r7, #15]
      break;
 800570c:	e02f      	b.n	800576e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005712:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005716:	2b00      	cmp	r3, #0
 8005718:	d024      	beq.n	8005764 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800571e:	e021      	b.n	8005764 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005724:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005728:	d11e      	bne.n	8005768 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800572e:	e01b      	b.n	8005768 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	2b02      	cmp	r3, #2
 8005734:	d902      	bls.n	800573c <DMA_CheckFifoParam+0xb4>
 8005736:	2b03      	cmp	r3, #3
 8005738:	d003      	beq.n	8005742 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800573a:	e018      	b.n	800576e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	73fb      	strb	r3, [r7, #15]
      break;
 8005740:	e015      	b.n	800576e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005746:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d00e      	beq.n	800576c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	73fb      	strb	r3, [r7, #15]
      break;
 8005752:	e00b      	b.n	800576c <DMA_CheckFifoParam+0xe4>
      break;
 8005754:	bf00      	nop
 8005756:	e00a      	b.n	800576e <DMA_CheckFifoParam+0xe6>
      break;
 8005758:	bf00      	nop
 800575a:	e008      	b.n	800576e <DMA_CheckFifoParam+0xe6>
      break;
 800575c:	bf00      	nop
 800575e:	e006      	b.n	800576e <DMA_CheckFifoParam+0xe6>
      break;
 8005760:	bf00      	nop
 8005762:	e004      	b.n	800576e <DMA_CheckFifoParam+0xe6>
      break;
 8005764:	bf00      	nop
 8005766:	e002      	b.n	800576e <DMA_CheckFifoParam+0xe6>
      break;   
 8005768:	bf00      	nop
 800576a:	e000      	b.n	800576e <DMA_CheckFifoParam+0xe6>
      break;
 800576c:	bf00      	nop
    }
  } 
  
  return status; 
 800576e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005770:	4618      	mov	r0, r3
 8005772:	3714      	adds	r7, #20
 8005774:	46bd      	mov	sp, r7
 8005776:	bc80      	pop	{r7}
 8005778:	4770      	bx	lr
 800577a:	bf00      	nop

0800577c <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b088      	sub	sp, #32
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8005784:	2300      	movs	r3, #0
 8005786:	61fb      	str	r3, [r7, #28]
 8005788:	2300      	movs	r3, #0
 800578a:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 800578c:	4ba3      	ldr	r3, [pc, #652]	; (8005a1c <HAL_ETH_Init+0x2a0>)
 800578e:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8005790:	2300      	movs	r3, #0
 8005792:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8005794:	2300      	movs	r3, #0
 8005796:	613b      	str	r3, [r7, #16]

  /* Check the ETH peripheral state */
  if (heth == NULL)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d101      	bne.n	80057a2 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e175      	b.n	8005a8e <HAL_ETH_Init+0x312>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));

  if (heth->State == HAL_ETH_STATE_RESET)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d106      	bne.n	80057bc <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f008 fb24 	bl	800de04 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057bc:	2300      	movs	r3, #0
 80057be:	60bb      	str	r3, [r7, #8]
 80057c0:	4b97      	ldr	r3, [pc, #604]	; (8005a20 <HAL_ETH_Init+0x2a4>)
 80057c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057c4:	4a96      	ldr	r2, [pc, #600]	; (8005a20 <HAL_ETH_Init+0x2a4>)
 80057c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80057ca:	6453      	str	r3, [r2, #68]	; 0x44
 80057cc:	4b94      	ldr	r3, [pc, #592]	; (8005a20 <HAL_ETH_Init+0x2a4>)
 80057ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80057d4:	60bb      	str	r3, [r7, #8]
 80057d6:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80057d8:	4b92      	ldr	r3, [pc, #584]	; (8005a24 <HAL_ETH_Init+0x2a8>)
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	4a91      	ldr	r2, [pc, #580]	; (8005a24 <HAL_ETH_Init+0x2a8>)
 80057de:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80057e2:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80057e4:	4b8f      	ldr	r3, [pc, #572]	; (8005a24 <HAL_ETH_Init+0x2a8>)
 80057e6:	685a      	ldr	r2, [r3, #4]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a1b      	ldr	r3, [r3, #32]
 80057ec:	498d      	ldr	r1, [pc, #564]	; (8005a24 <HAL_ETH_Init+0x2a8>)
 80057ee:	4313      	orrs	r3, r2
 80057f0:	604b      	str	r3, [r1, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f042 0201 	orr.w	r2, r2, #1
 8005804:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005808:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800580a:	f7fd fda3 	bl	8003354 <HAL_GetTick>
 800580e:	6178      	str	r0, [r7, #20]

  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8005810:	e011      	b.n	8005836 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 8005812:	f7fd fd9f 	bl	8003354 <HAL_GetTick>
 8005816:	4602      	mov	r2, r0
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005820:	d909      	bls.n	8005836 <HAL_ETH_Init+0xba>
    {
      heth->State = HAL_ETH_STATE_TIMEOUT;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2203      	movs	r2, #3
 8005826:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2200      	movs	r2, #0
 800582e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8005832:	2303      	movs	r3, #3
 8005834:	e12b      	b.n	8005a8e <HAL_ETH_Init+0x312>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f003 0301 	and.w	r3, r3, #1
 8005844:	2b00      	cmp	r3, #0
 8005846:	d1e4      	bne.n	8005812 <HAL_ETH_Init+0x96>
    }
  }

  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	691b      	ldr	r3, [r3, #16]
 800584e:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	f023 031c 	bic.w	r3, r3, #28
 8005856:	61fb      	str	r3, [r7, #28]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8005858:	f003 fb80 	bl	8008f5c <HAL_RCC_GetHCLKFreq>
 800585c:	61b8      	str	r0, [r7, #24]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 800585e:	69bb      	ldr	r3, [r7, #24]
 8005860:	4a71      	ldr	r2, [pc, #452]	; (8005a28 <HAL_ETH_Init+0x2ac>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d908      	bls.n	8005878 <HAL_ETH_Init+0xfc>
 8005866:	69bb      	ldr	r3, [r7, #24]
 8005868:	4a70      	ldr	r2, [pc, #448]	; (8005a2c <HAL_ETH_Init+0x2b0>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d804      	bhi.n	8005878 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800586e:	69fb      	ldr	r3, [r7, #28]
 8005870:	f043 0308 	orr.w	r3, r3, #8
 8005874:	61fb      	str	r3, [r7, #28]
 8005876:	e01a      	b.n	80058ae <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8005878:	69bb      	ldr	r3, [r7, #24]
 800587a:	4a6c      	ldr	r2, [pc, #432]	; (8005a2c <HAL_ETH_Init+0x2b0>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d908      	bls.n	8005892 <HAL_ETH_Init+0x116>
 8005880:	69bb      	ldr	r3, [r7, #24]
 8005882:	4a6b      	ldr	r2, [pc, #428]	; (8005a30 <HAL_ETH_Init+0x2b4>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d804      	bhi.n	8005892 <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	f043 030c 	orr.w	r3, r3, #12
 800588e:	61fb      	str	r3, [r7, #28]
 8005890:	e00d      	b.n	80058ae <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8005892:	69bb      	ldr	r3, [r7, #24]
 8005894:	4a66      	ldr	r2, [pc, #408]	; (8005a30 <HAL_ETH_Init+0x2b4>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d903      	bls.n	80058a2 <HAL_ETH_Init+0x126>
 800589a:	69bb      	ldr	r3, [r7, #24]
 800589c:	4a65      	ldr	r2, [pc, #404]	; (8005a34 <HAL_ETH_Init+0x2b8>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d904      	bls.n	80058ac <HAL_ETH_Init+0x130>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else /* ((hclk >= 100000000)&&(hclk < 120000000)) */
  {
    /* CSR Clock Range between 100-120 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80058a2:	69fb      	ldr	r3, [r7, #28]
 80058a4:	f043 0304 	orr.w	r3, r3, #4
 80058a8:	61fb      	str	r3, [r7, #28]
 80058aa:	e000      	b.n	80058ae <HAL_ETH_Init+0x132>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 80058ac:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	69fa      	ldr	r2, [r7, #28]
 80058b4:	611a      	str	r2, [r3, #16]

  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80058b6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80058ba:	2100      	movs	r1, #0
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f000 fc16 	bl	80060ee <HAL_ETH_WritePHYRegister>
 80058c2:	4603      	mov	r3, r0
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d00b      	beq.n	80058e0 <HAL_ETH_Init+0x164>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	613b      	str	r3, [r7, #16]

    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 80058cc:	6939      	ldr	r1, [r7, #16]
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f000 fdcc 	bl	800646c <ETH_MACDMAConfig>

    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Return HAL_ERROR */
    return HAL_ERROR;
 80058dc:	2301      	movs	r3, #1
 80058de:	e0d6      	b.n	8005a8e <HAL_ETH_Init+0x312>
  }

  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 80058e0:	20ff      	movs	r0, #255	; 0xff
 80058e2:	f7fd fd41 	bl	8003368 <HAL_Delay>

  if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	f000 80a4 	beq.w	8005a38 <HAL_ETH_Init+0x2bc>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80058f0:	f7fd fd30 	bl	8003354 <HAL_GetTick>
 80058f4:	6178      	str	r0, [r7, #20]

    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80058f6:	f107 030c 	add.w	r3, r7, #12
 80058fa:	461a      	mov	r2, r3
 80058fc:	2101      	movs	r1, #1
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f000 fb8d 	bl	800601e <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 8005904:	f7fd fd26 	bl	8003354 <HAL_GetTick>
 8005908:	4602      	mov	r2, r0
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005912:	4293      	cmp	r3, r2
 8005914:	d90f      	bls.n	8005936 <HAL_ETH_Init+0x1ba>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800591a:	6939      	ldr	r1, [r7, #16]
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f000 fda5 	bl	800646c <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2200      	movs	r2, #0
 800592e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 8005932:	2303      	movs	r3, #3
 8005934:	e0ab      	b.n	8005a8e <HAL_ETH_Init+0x312>
      }
    }
    while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	f003 0304 	and.w	r3, r3, #4
 800593c:	2b00      	cmp	r3, #0
 800593e:	d0da      	beq.n	80058f6 <HAL_ETH_Init+0x17a>


    /* Enable Auto-Negotiation */
    if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8005940:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005944:	2100      	movs	r1, #0
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f000 fbd1 	bl	80060ee <HAL_ETH_WritePHYRegister>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d00b      	beq.n	800596a <HAL_ETH_Init+0x1ee>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8005956:	6939      	ldr	r1, [r7, #16]
 8005958:	6878      	ldr	r0, [r7, #4]
 800595a:	f000 fd87 	bl	800646c <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2201      	movs	r2, #1
 8005962:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e091      	b.n	8005a8e <HAL_ETH_Init+0x312>
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 800596a:	f7fd fcf3 	bl	8003354 <HAL_GetTick>
 800596e:	6178      	str	r0, [r7, #20]

    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8005970:	f107 030c 	add.w	r3, r7, #12
 8005974:	461a      	mov	r2, r3
 8005976:	2101      	movs	r1, #1
 8005978:	6878      	ldr	r0, [r7, #4]
 800597a:	f000 fb50 	bl	800601e <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 800597e:	f7fd fce9 	bl	8003354 <HAL_GetTick>
 8005982:	4602      	mov	r2, r0
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	f241 3288 	movw	r2, #5000	; 0x1388
 800598c:	4293      	cmp	r3, r2
 800598e:	d90f      	bls.n	80059b0 <HAL_ETH_Init+0x234>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8005994:	6939      	ldr	r1, [r7, #16]
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 fd68 	bl	800646c <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2201      	movs	r2, #1
 80059a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2200      	movs	r2, #0
 80059a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 80059ac:	2303      	movs	r3, #3
 80059ae:	e06e      	b.n	8005a8e <HAL_ETH_Init+0x312>
      }

    }
    while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	f003 0320 	and.w	r3, r3, #32
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d0da      	beq.n	8005970 <HAL_ETH_Init+0x1f4>

    /* Read the result of the auto-negotiation */
    if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 80059ba:	f107 030c 	add.w	r3, r7, #12
 80059be:	461a      	mov	r2, r3
 80059c0:	211f      	movs	r1, #31
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 fb2b 	bl	800601e <HAL_ETH_ReadPHYRegister>
 80059c8:	4603      	mov	r3, r0
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d00b      	beq.n	80059e6 <HAL_ETH_Init+0x26a>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80059ce:	2301      	movs	r3, #1
 80059d0:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80059d2:	6939      	ldr	r1, [r7, #16]
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f000 fd49 	bl	800646c <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2201      	movs	r2, #1
 80059de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e053      	b.n	8005a8e <HAL_ETH_Init+0x312>
    }

    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	f003 0310 	and.w	r3, r3, #16
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d004      	beq.n	80059fa <HAL_ETH_Init+0x27e>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80059f6:	60da      	str	r2, [r3, #12]
 80059f8:	e002      	b.n	8005a00 <HAL_ETH_Init+0x284>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f003 0304 	and.w	r3, r3, #4
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d003      	beq.n	8005a12 <HAL_ETH_Init+0x296>
    {
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	609a      	str	r2, [r3, #8]
 8005a10:	e034      	b.n	8005a7c <HAL_ETH_Init+0x300>
    }
    else
    {
      /* Set Ethernet speed to 100M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_100M;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005a18:	609a      	str	r2, [r3, #8]
 8005a1a:	e02f      	b.n	8005a7c <HAL_ETH_Init+0x300>
 8005a1c:	03938700 	.word	0x03938700
 8005a20:	40023800 	.word	0x40023800
 8005a24:	40013800 	.word	0x40013800
 8005a28:	01312cff 	.word	0x01312cff
 8005a2c:	02160ebf 	.word	0x02160ebf
 8005a30:	039386ff 	.word	0x039386ff
 8005a34:	05f5e0ff 	.word	0x05f5e0ff
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

    /* Set MAC Speed and Duplex Mode */
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	08db      	lsrs	r3, r3, #3
 8005a3e:	b29a      	uxth	r2, r3
                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	085b      	lsrs	r3, r3, #1
 8005a46:	b29b      	uxth	r3, r3
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	b29b      	uxth	r3, r3
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	2100      	movs	r1, #0
 8005a50:	6878      	ldr	r0, [r7, #4]
 8005a52:	f000 fb4c 	bl	80060ee <HAL_ETH_WritePHYRegister>
 8005a56:	4603      	mov	r3, r0
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d00b      	beq.n	8005a74 <HAL_ETH_Init+0x2f8>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8005a60:	6939      	ldr	r1, [r7, #16]
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f000 fd02 	bl	800646c <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	e00c      	b.n	8005a8e <HAL_ETH_Init+0x312>
    }

    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8005a74:	f640 70ff 	movw	r0, #4095	; 0xfff
 8005a78:	f7fd fc76 	bl	8003368 <HAL_Delay>
  }

  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8005a7c:	6939      	ldr	r1, [r7, #16]
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f000 fcf4 	bl	800646c <ETH_MACDMAConfig>

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8005a8c:	2300      	movs	r3, #0
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	3720      	adds	r7, #32
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}
 8005a96:	bf00      	nop

08005a98 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b087      	sub	sp, #28
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	60f8      	str	r0, [r7, #12]
 8005aa0:	60b9      	str	r1, [r7, #8]
 8005aa2:	607a      	str	r2, [r7, #4]
 8005aa4:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d101      	bne.n	8005ab8 <HAL_ETH_DMATxDescListInit+0x20>
 8005ab4:	2302      	movs	r3, #2
 8005ab6:	e052      	b.n	8005b5e <HAL_ETH_DMATxDescListInit+0xc6>
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2202      	movs	r2, #2
 8005ac4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	68ba      	ldr	r2, [r7, #8]
 8005acc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0U; i < TxBuffCount; i++)
 8005ace:	2300      	movs	r3, #0
 8005ad0:	617b      	str	r3, [r7, #20]
 8005ad2:	e030      	b.n	8005b36 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	015b      	lsls	r3, r3, #5
 8005ad8:	68ba      	ldr	r2, [r7, #8]
 8005ada:	4413      	add	r3, r2
 8005adc:	613b      	str	r3, [r7, #16]

    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005ae4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i * ETH_TX_BUF_SIZE]);
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8005aec:	fb02 f303 	mul.w	r3, r2, r3
 8005af0:	687a      	ldr	r2, [r7, #4]
 8005af2:	4413      	add	r3, r2
 8005af4:	461a      	mov	r2, r3
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	609a      	str	r2, [r3, #8]

    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	69db      	ldr	r3, [r3, #28]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d105      	bne.n	8005b0e <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	601a      	str	r2, [r3, #0]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (TxBuffCount - 1))
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	3b01      	subs	r3, #1
 8005b12:	697a      	ldr	r2, [r7, #20]
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d208      	bcs.n	8005b2a <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab + i + 1);
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	3301      	adds	r3, #1
 8005b1c:	015b      	lsls	r3, r3, #5
 8005b1e:	68ba      	ldr	r2, [r7, #8]
 8005b20:	4413      	add	r3, r2
 8005b22:	461a      	mov	r2, r3
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	60da      	str	r2, [r3, #12]
 8005b28:	e002      	b.n	8005b30 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;
 8005b2a:	68ba      	ldr	r2, [r7, #8]
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < TxBuffCount; i++)
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	3301      	adds	r3, #1
 8005b34:	617b      	str	r3, [r7, #20]
 8005b36:	697a      	ldr	r2, [r7, #20]
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d3ca      	bcc.n	8005ad4 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }

  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	68ba      	ldr	r2, [r7, #8]
 8005b44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b48:	3310      	adds	r3, #16
 8005b4a:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2200      	movs	r2, #0
 8005b58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8005b5c:	2300      	movs	r3, #0
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	371c      	adds	r7, #28
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bc80      	pop	{r7}
 8005b66:	4770      	bx	lr

08005b68 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b087      	sub	sp, #28
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	60f8      	str	r0, [r7, #12]
 8005b70:	60b9      	str	r1, [r7, #8]
 8005b72:	607a      	str	r2, [r7, #4]
 8005b74:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8005b76:	2300      	movs	r3, #0
 8005b78:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	d101      	bne.n	8005b88 <HAL_ETH_DMARxDescListInit+0x20>
 8005b84:	2302      	movs	r3, #2
 8005b86:	e056      	b.n	8005c36 <HAL_ETH_DMARxDescListInit+0xce>
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2202      	movs	r2, #2
 8005b94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	68ba      	ldr	r2, [r7, #8]
 8005b9c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Fill each DMARxDesc descriptor with the right values */
  for (i = 0U; i < RxBuffCount; i++)
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	617b      	str	r3, [r7, #20]
 8005ba2:	e034      	b.n	8005c0e <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab + i;
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	015b      	lsls	r3, r3, #5
 8005ba8:	68ba      	ldr	r2, [r7, #8]
 8005baa:	4413      	add	r3, r2
 8005bac:	613b      	str	r3, [r7, #16]

    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005bb4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8005bbc:	605a      	str	r2, [r3, #4]

    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i * ETH_RX_BUF_SIZE]);
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8005bc4:	fb02 f303 	mul.w	r3, r2, r3
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	4413      	add	r3, r2
 8005bcc:	461a      	mov	r2, r3
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	609a      	str	r2, [r3, #8]

    if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	699b      	ldr	r3, [r3, #24]
 8005bd6:	2b01      	cmp	r3, #1
 8005bd8:	d105      	bne.n	8005be6 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	605a      	str	r2, [r3, #4]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (RxBuffCount - 1U))
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	3b01      	subs	r3, #1
 8005bea:	697a      	ldr	r2, [r7, #20]
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d208      	bcs.n	8005c02 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab + i + 1U);
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	015b      	lsls	r3, r3, #5
 8005bf6:	68ba      	ldr	r2, [r7, #8]
 8005bf8:	4413      	add	r3, r2
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	60da      	str	r2, [r3, #12]
 8005c00:	e002      	b.n	8005c08 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab);
 8005c02:	68ba      	ldr	r2, [r7, #8]
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < RxBuffCount; i++)
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	3301      	adds	r3, #1
 8005c0c:	617b      	str	r3, [r7, #20]
 8005c0e:	697a      	ldr	r2, [r7, #20]
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	429a      	cmp	r2, r3
 8005c14:	d3c6      	bcc.n	8005ba4 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }

  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	68ba      	ldr	r2, [r7, #8]
 8005c1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c20:	330c      	adds	r3, #12
 8005c22:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2201      	movs	r2, #1
 8005c28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8005c34:	2300      	movs	r3, #0
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	371c      	adds	r7, #28
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bc80      	pop	{r7}
 8005c3e:	4770      	bx	lr

08005c40 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b087      	sub	sp, #28
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
 8005c48:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	617b      	str	r3, [r7, #20]
 8005c4e:	2300      	movs	r3, #0
 8005c50:	60fb      	str	r3, [r7, #12]
 8005c52:	2300      	movs	r3, #0
 8005c54:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(heth);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005c5c:	2b01      	cmp	r3, #1
 8005c5e:	d101      	bne.n	8005c64 <HAL_ETH_TransmitFrame+0x24>
 8005c60:	2302      	movs	r3, #2
 8005c62:	e0cd      	b.n	8005e00 <HAL_ETH_TransmitFrame+0x1c0>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2201      	movs	r2, #1
 8005c68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2202      	movs	r2, #2
 8005c70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  if (FrameLength == 0U)
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d109      	bne.n	8005c8e <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2200      	movs	r2, #0
 8005c86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return  HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e0b8      	b.n	8005e00 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if (((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	da09      	bge.n	8005cac <HAL_ETH_TransmitFrame+0x6c>
  {
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2212      	movs	r2, #18
 8005c9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e0a9      	b.n	8005e00 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d915      	bls.n	8005ce2 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength / ETH_TX_BUF_SIZE;
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	4a54      	ldr	r2, [pc, #336]	; (8005e0c <HAL_ETH_TransmitFrame+0x1cc>)
 8005cba:	fba2 2303 	umull	r2, r3, r2, r3
 8005cbe:	0a9b      	lsrs	r3, r3, #10
 8005cc0:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE)
 8005cc2:	683a      	ldr	r2, [r7, #0]
 8005cc4:	4b51      	ldr	r3, [pc, #324]	; (8005e0c <HAL_ETH_TransmitFrame+0x1cc>)
 8005cc6:	fba3 1302 	umull	r1, r3, r3, r2
 8005cca:	0a9b      	lsrs	r3, r3, #10
 8005ccc:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8005cd0:	fb01 f303 	mul.w	r3, r1, r3
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d005      	beq.n	8005ce6 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	3301      	adds	r3, #1
 8005cde:	617b      	str	r3, [r7, #20]
 8005ce0:	e001      	b.n	8005ce6 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else
  {
    bufcount = 1U;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d11c      	bne.n	8005d26 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |= ETH_DMATXDESC_FS | ETH_DMATXDESC_LS;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cf0:	681a      	ldr	r2, [r3, #0]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cf6:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8005cfa:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d00:	683a      	ldr	r2, [r7, #0]
 8005d02:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8005d06:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d12:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8005d16:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d1c:	68db      	ldr	r3, [r3, #12]
 8005d1e:	461a      	mov	r2, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	62da      	str	r2, [r3, #44]	; 0x2c
 8005d24:	e04b      	b.n	8005dbe <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i = 0U; i < bufcount; i++)
 8005d26:	2300      	movs	r3, #0
 8005d28:	613b      	str	r3, [r7, #16]
 8005d2a:	e044      	b.n	8005db6 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d36:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005d3a:	601a      	str	r2, [r3, #0]

      if (i == 0U)
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d107      	bne.n	8005d52 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d46:	681a      	ldr	r2, [r3, #0]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d4c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005d50:	601a      	str	r2, [r3, #0]
      }

      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d56:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8005d5a:	605a      	str	r2, [r3, #4]

      if (i == (bufcount - 1U))
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	3b01      	subs	r3, #1
 8005d60:	693a      	ldr	r2, [r7, #16]
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d116      	bne.n	8005d94 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d70:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005d74:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount - 1U) * ETH_TX_BUF_SIZE;
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	4a25      	ldr	r2, [pc, #148]	; (8005e10 <HAL_ETH_TransmitFrame+0x1d0>)
 8005d7a:	fb02 f203 	mul.w	r2, r2, r3
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	4413      	add	r3, r2
 8005d82:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8005d86:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d8c:	68fa      	ldr	r2, [r7, #12]
 8005d8e:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8005d92:	605a      	str	r2, [r3, #4]
      }

      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d9e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8005da2:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005da8:	68db      	ldr	r3, [r3, #12]
 8005daa:	461a      	mov	r2, r3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i = 0U; i < bufcount; i++)
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	3301      	adds	r3, #1
 8005db4:	613b      	str	r3, [r7, #16]
 8005db6:	693a      	ldr	r2, [r7, #16]
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d3b6      	bcc.n	8005d2c <HAL_ETH_TransmitFrame+0xec>
    }
  }

  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005dc6:	3314      	adds	r3, #20
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f003 0304 	and.w	r3, r3, #4
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d00d      	beq.n	8005dee <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005dda:	3314      	adds	r3, #20
 8005ddc:	2204      	movs	r2, #4
 8005dde:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005de8:	3304      	adds	r3, #4
 8005dea:	2200      	movs	r2, #0
 8005dec:	601a      	str	r2, [r3, #0]
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2201      	movs	r2, #1
 8005df2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8005dfe:	2300      	movs	r3, #0
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	371c      	adds	r7, #28
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bc80      	pop	{r7}
 8005e08:	4770      	bx	lr
 8005e0a:	bf00      	nop
 8005e0c:	ac02b00b 	.word	0xac02b00b
 8005e10:	fffffa0c 	.word	0xfffffa0c

08005e14 <HAL_ETH_GetReceivedFrame>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b085      	sub	sp, #20
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  uint32_t framelength = 0U;
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d101      	bne.n	8005e2e <HAL_ETH_GetReceivedFrame+0x1a>
 8005e2a:	2302      	movs	r3, #2
 8005e2c:	e070      	b.n	8005f10 <HAL_ETH_GetReceivedFrame+0xfc>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2201      	movs	r2, #1
 8005e32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Check the ETH state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2202      	movs	r2, #2
 8005e3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Check if segment is not owned by DMA */
  /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) */
  if (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	db5a      	blt.n	8005efe <HAL_ETH_GetReceivedFrame+0xea>
  {
    /* Check if last segment */
    if (((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET))
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d030      	beq.n	8005eb8 <HAL_ETH_GetReceivedFrame+0xa4>
    {
      /* increment segment count */
      (heth->RxFrameInfos).SegCount++;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e5a:	1c5a      	adds	r2, r3, #1
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	639a      	str	r2, [r3, #56]	; 0x38

      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos).SegCount == 1U)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d103      	bne.n	8005e70 <HAL_ETH_GetReceivedFrame+0x5c>
      {
        (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	631a      	str	r2, [r3, #48]	; 0x30
      }

      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	0c1b      	lsrs	r3, r3, #16
 8005e80:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8005e84:	3b04      	subs	r3, #4
 8005e86:	60fb      	str	r3, [r7, #12]
      heth->RxFrameInfos.length = framelength;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	68fa      	ldr	r2, [r7, #12]
 8005e8c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e92:	689a      	ldr	r2, [r3, #8]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	641a      	str	r2, [r3, #64]	; 0x40
      /* point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)((heth->RxDesc)->Buffer2NextDescAddr);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e9c:	68db      	ldr	r3, [r3, #12]
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Return function status */
      return HAL_OK;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	e02b      	b.n	8005f10 <HAL_ETH_GetReceivedFrame+0xfc>
    }
    /* Check if first segment */
    else if ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d010      	beq.n	8005ee8 <HAL_ETH_GetReceivedFrame+0xd4>
    {
      (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	631a      	str	r2, [r3, #48]	; 0x30
      (heth->RxFrameInfos).LSRxDesc = NULL;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	635a      	str	r2, [r3, #52]	; 0x34
      (heth->RxFrameInfos).SegCount = 1U;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ede:	68db      	ldr	r3, [r3, #12]
 8005ee0:	461a      	mov	r2, r3
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	629a      	str	r2, [r3, #40]	; 0x28
 8005ee6:	e00a      	b.n	8005efe <HAL_ETH_GetReceivedFrame+0xea>
    }
    /* Check if intermediate segment */
    else
    {
      (heth->RxFrameInfos).SegCount++;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eec:	1c5a      	adds	r2, r3, #1
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	461a      	mov	r2, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2201      	movs	r2, #1
 8005f02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	3714      	adds	r7, #20
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bc80      	pop	{r7}
 8005f18:	4770      	bx	lr

08005f1a <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8005f1a:	b580      	push	{r7, lr}
 8005f1c:	b082      	sub	sp, #8
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R))
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f2a:	3314      	adds	r3, #20
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f32:	2b40      	cmp	r3, #64	; 0x40
 8005f34:	d112      	bne.n	8005f5c <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 f85f 	bl	8005ffa <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f44:	3314      	adds	r3, #20
 8005f46:	2240      	movs	r2, #64	; 0x40
 8005f48:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f5a:	e01b      	b.n	8005f94 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T))
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f64:	3314      	adds	r3, #20
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f003 0301 	and.w	r3, r3, #1
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d111      	bne.n	8005f94 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f000 f839 	bl	8005fe8 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f7e:	3314      	adds	r3, #20
 8005f80:	2201      	movs	r2, #1
 8005f82:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f9c:	3314      	adds	r3, #20
 8005f9e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005fa2:	601a      	str	r2, [r3, #0]

  /* ETH DMA Error */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005fac:	3314      	adds	r3, #20
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005fb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fb8:	d112      	bne.n	8005fe0 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f000 f826 	bl	800600c <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005fc8:	3314      	adds	r3, #20
 8005fca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005fce:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8005fe0:	bf00      	nop
 8005fe2:	3708      	adds	r7, #8
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}

08005fe8 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b083      	sub	sp, #12
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8005ff0:	bf00      	nop
 8005ff2:	370c      	adds	r7, #12
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bc80      	pop	{r7}
 8005ff8:	4770      	bx	lr

08005ffa <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8005ffa:	b480      	push	{r7}
 8005ffc:	b083      	sub	sp, #12
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8006002:	bf00      	nop
 8006004:	370c      	adds	r7, #12
 8006006:	46bd      	mov	sp, r7
 8006008:	bc80      	pop	{r7}
 800600a:	4770      	bx	lr

0800600c <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 800600c:	b480      	push	{r7}
 800600e:	b083      	sub	sp, #12
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8006014:	bf00      	nop
 8006016:	370c      	adds	r7, #12
 8006018:	46bd      	mov	sp, r7
 800601a:	bc80      	pop	{r7}
 800601c:	4770      	bx	lr

0800601e <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param  RegValue PHY register value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 800601e:	b580      	push	{r7, lr}
 8006020:	b086      	sub	sp, #24
 8006022:	af00      	add	r7, sp, #0
 8006024:	60f8      	str	r0, [r7, #12]
 8006026:	460b      	mov	r3, r1
 8006028:	607a      	str	r2, [r7, #4]
 800602a:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 800602c:	2300      	movs	r3, #0
 800602e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8006030:	2300      	movs	r3, #0
 8006032:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800603a:	b2db      	uxtb	r3, r3
 800603c:	2b82      	cmp	r3, #130	; 0x82
 800603e:	d101      	bne.n	8006044 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8006040:	2302      	movs	r3, #2
 8006042:	e050      	b.n	80060e6 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2282      	movs	r2, #130	; 0x82
 8006048:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	691b      	ldr	r3, [r3, #16]
 8006052:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	f003 031c 	and.w	r3, r3, #28
 800605a:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	8a1b      	ldrh	r3, [r3, #16]
 8006060:	02db      	lsls	r3, r3, #11
 8006062:	b29b      	uxth	r3, r3
 8006064:	697a      	ldr	r2, [r7, #20]
 8006066:	4313      	orrs	r3, r2
 8006068:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 800606a:	897b      	ldrh	r3, [r7, #10]
 800606c:	019b      	lsls	r3, r3, #6
 800606e:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8006072:	697a      	ldr	r2, [r7, #20]
 8006074:	4313      	orrs	r3, r2
 8006076:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	f023 0302 	bic.w	r3, r3, #2
 800607e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	f043 0301 	orr.w	r3, r3, #1
 8006086:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	697a      	ldr	r2, [r7, #20]
 800608e:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006090:	f7fd f960 	bl	8003354 <HAL_GetTick>
 8006094:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8006096:	e015      	b.n	80060c4 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8006098:	f7fd f95c 	bl	8003354 <HAL_GetTick>
 800609c:	4602      	mov	r2, r0
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	1ad3      	subs	r3, r2, r3
 80060a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060a6:	d309      	bcc.n	80060bc <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State = HAL_ETH_STATE_READY;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2201      	movs	r2, #1
 80060ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2200      	movs	r2, #0
 80060b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 80060b8:	2303      	movs	r3, #3
 80060ba:	e014      	b.n	80060e6 <HAL_ETH_ReadPHYRegister+0xc8>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	691b      	ldr	r3, [r3, #16]
 80060c2:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	f003 0301 	and.w	r3, r3, #1
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d1e4      	bne.n	8006098 <HAL_ETH_ReadPHYRegister+0x7a>
  }

  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	695b      	ldr	r3, [r3, #20]
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	461a      	mov	r2, r3
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2201      	movs	r2, #1
 80060e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 80060e4:	2300      	movs	r3, #0
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3718      	adds	r7, #24
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}

080060ee <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 80060ee:	b580      	push	{r7, lr}
 80060f0:	b086      	sub	sp, #24
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	60f8      	str	r0, [r7, #12]
 80060f6:	460b      	mov	r3, r1
 80060f8:	607a      	str	r2, [r7, #4]
 80060fa:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80060fc:	2300      	movs	r3, #0
 80060fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8006100:	2300      	movs	r3, #0
 8006102:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800610a:	b2db      	uxtb	r3, r3
 800610c:	2b42      	cmp	r3, #66	; 0x42
 800610e:	d101      	bne.n	8006114 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8006110:	2302      	movs	r3, #2
 8006112:	e04e      	b.n	80061b2 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2242      	movs	r2, #66	; 0x42
 8006118:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	691b      	ldr	r3, [r3, #16]
 8006122:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	f003 031c 	and.w	r3, r3, #28
 800612a:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	8a1b      	ldrh	r3, [r3, #16]
 8006130:	02db      	lsls	r3, r3, #11
 8006132:	b29b      	uxth	r3, r3
 8006134:	697a      	ldr	r2, [r7, #20]
 8006136:	4313      	orrs	r3, r2
 8006138:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 800613a:	897b      	ldrh	r3, [r7, #10]
 800613c:	019b      	lsls	r3, r3, #6
 800613e:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8006142:	697a      	ldr	r2, [r7, #20]
 8006144:	4313      	orrs	r3, r2
 8006146:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	f043 0302 	orr.w	r3, r3, #2
 800614e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	f043 0301 	orr.w	r3, r3, #1
 8006156:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	b29a      	uxth	r2, r3
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	697a      	ldr	r2, [r7, #20]
 8006168:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 800616a:	f7fd f8f3 	bl	8003354 <HAL_GetTick>
 800616e:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8006170:	e015      	b.n	800619e <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8006172:	f7fd f8ef 	bl	8003354 <HAL_GetTick>
 8006176:	4602      	mov	r2, r0
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	1ad3      	subs	r3, r2, r3
 800617c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006180:	d309      	bcc.n	8006196 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State = HAL_ETH_STATE_READY;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2201      	movs	r2, #1
 8006186:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2200      	movs	r2, #0
 800618e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 8006192:	2303      	movs	r3, #3
 8006194:	e00d      	b.n	80061b2 <HAL_ETH_WritePHYRegister+0xc4>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	691b      	ldr	r3, [r3, #16]
 800619c:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	f003 0301 	and.w	r3, r3, #1
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d1e4      	bne.n	8006172 <HAL_ETH_WritePHYRegister+0x84>
  }

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 80061b0:	2300      	movs	r3, #0
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3718      	adds	r7, #24
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}

080061ba <HAL_ETH_Start>:
 * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 *         the configuration information for ETHERNET module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 80061ba:	b580      	push	{r7, lr}
 80061bc:	b082      	sub	sp, #8
 80061be:	af00      	add	r7, sp, #0
 80061c0:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	d101      	bne.n	80061d0 <HAL_ETH_Start+0x16>
 80061cc:	2302      	movs	r3, #2
 80061ce:	e01f      	b.n	8006210 <HAL_ETH_Start+0x56>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2201      	movs	r2, #1
 80061d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2202      	movs	r2, #2
 80061dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f000 fb43 	bl	800686c <ETH_MACTransmissionEnable>

  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	f000 fb7a 	bl	80068e0 <ETH_MACReceptionEnable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f000 fc0d 	bl	8006a0c <ETH_FlushTransmitFIFO>

  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 fbae 	bl	8006954 <ETH_DMATransmissionEnable>

  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	f000 fbd9 	bl	80069b0 <ETH_DMAReceptionEnable>

  /* Set the ETH state to READY*/
  heth->State = HAL_ETH_STATE_READY;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2201      	movs	r2, #1
 8006202:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2200      	movs	r2, #0
 800620a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 800620e:	2300      	movs	r3, #0
}
 8006210:	4618      	mov	r0, r3
 8006212:	3708      	adds	r7, #8
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b082      	sub	sp, #8
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006226:	2b01      	cmp	r3, #1
 8006228:	d101      	bne.n	800622e <HAL_ETH_Stop+0x16>
 800622a:	2302      	movs	r3, #2
 800622c:	e01f      	b.n	800626e <HAL_ETH_Stop+0x56>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2201      	movs	r2, #1
 8006232:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2202      	movs	r2, #2
 800623a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f000 fb9f 	bl	8006982 <ETH_DMATransmissionDisable>

  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8006244:	6878      	ldr	r0, [r7, #4]
 8006246:	f000 fbca 	bl	80069de <ETH_DMAReceptionDisable>

  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f000 fb65 	bl	800691a <ETH_MACReceptionDisable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f000 fbdb 	bl	8006a0c <ETH_FlushTransmitFIFO>

  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 fb25 	bl	80068a6 <ETH_MACTransmissionDisable>

  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2200      	movs	r2, #0
 8006268:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 800626c:	2300      	movs	r3, #0
}
 800626e:	4618      	mov	r0, r3
 8006270:	3708      	adds	r7, #8
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}
	...

08006278 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b084      	sub	sp, #16
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
 8006280:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8006282:	2300      	movs	r3, #0
 8006284:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800628c:	2b01      	cmp	r3, #1
 800628e:	d101      	bne.n	8006294 <HAL_ETH_ConfigMAC+0x1c>
 8006290:	2302      	movs	r3, #2
 8006292:	e0e4      	b.n	800645e <HAL_ETH_ConfigMAC+0x1e6>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2201      	movs	r2, #1
 8006298:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2202      	movs	r2, #2
 80062a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

  if (macconf != NULL)
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	f000 80b1 	beq.w	800640e <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));

    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80062b4:	68fa      	ldr	r2, [r7, #12]
 80062b6:	4b6c      	ldr	r3, [pc, #432]	; (8006468 <HAL_ETH_ConfigMAC+0x1f0>)
 80062b8:	4013      	ands	r3, r2
 80062ba:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	681a      	ldr	r2, [r3, #0]
                          macconf->Jabber |
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 80062c4:	431a      	orrs	r2, r3
                          macconf->InterFrameGap |
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	689b      	ldr	r3, [r3, #8]
                          macconf->Jabber |
 80062ca:	431a      	orrs	r2, r3
                          macconf->CarrierSense |
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	68db      	ldr	r3, [r3, #12]
                          macconf->InterFrameGap |
 80062d0:	431a      	orrs	r2, r3
                          (heth->Init).Speed |
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	689b      	ldr	r3, [r3, #8]
                          macconf->CarrierSense |
 80062d6:	431a      	orrs	r2, r3
                          macconf->ReceiveOwn |
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	691b      	ldr	r3, [r3, #16]
                          (heth->Init).Speed |
 80062dc:	431a      	orrs	r2, r3
                          macconf->LoopbackMode |
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	695b      	ldr	r3, [r3, #20]
                          macconf->ReceiveOwn |
 80062e2:	431a      	orrs	r2, r3
                          (heth->Init).DuplexMode |
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	68db      	ldr	r3, [r3, #12]
                          macconf->LoopbackMode |
 80062e8:	431a      	orrs	r2, r3
                          macconf->ChecksumOffload |
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	699b      	ldr	r3, [r3, #24]
                          (heth->Init).DuplexMode |
 80062ee:	431a      	orrs	r2, r3
                          macconf->RetryTransmission |
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	69db      	ldr	r3, [r3, #28]
                          macconf->ChecksumOffload |
 80062f4:	431a      	orrs	r2, r3
                          macconf->AutomaticPadCRCStrip |
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	6a1b      	ldr	r3, [r3, #32]
                          macconf->RetryTransmission |
 80062fa:	431a      	orrs	r2, r3
                          macconf->BackOffLimit |
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          macconf->AutomaticPadCRCStrip |
 8006300:	431a      	orrs	r2, r3
                          macconf->DeferralCheck);
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          macconf->BackOffLimit |
 8006306:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8006308:	68fa      	ldr	r2, [r7, #12]
 800630a:	4313      	orrs	r3, r2
 800630c:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	68fa      	ldr	r2, [r7, #12]
 8006314:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800631e:	2001      	movs	r0, #1
 8006320:	f7fd f822 	bl	8003368 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	68fa      	ldr	r2, [r7, #12]
 800632a:	601a      	str	r2, [r3, #0]

    /*----------------------- ETHERNET MACFFR Configuration --------------------*/
    /* Write to ETHERNET MACFFR */
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8006334:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 800633a:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception |
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8006340:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception |
 8006346:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 800634c:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8006352:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 800635e:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8006360:	605a      	str	r2, [r3, #4]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFFR;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800636a:	2001      	movs	r0, #1
 800636c:	f7fc fffc 	bl	8003368 <HAL_Delay>
    (heth->Instance)->MACFFR = tmpreg1;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	68fa      	ldr	r2, [r7, #12]
 8006376:	605a      	str	r2, [r3, #4]

    /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
    /* Write to ETHERNET MACHTHR */
    (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	683a      	ldr	r2, [r7, #0]
 800637e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8006380:	609a      	str	r2, [r3, #8]

    /* Write to ETHERNET MACHTLR */
    (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	683a      	ldr	r2, [r7, #0]
 8006388:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800638a:	60da      	str	r2, [r3, #12]
    /*----------------------- ETHERNET MACFCR Configuration --------------------*/

    /* Get the ETHERNET MACFCR value */
    tmpreg1 = (heth->Instance)->MACFCR;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	699b      	ldr	r3, [r3, #24]
 8006392:	60fb      	str	r3, [r7, #12]
    /* Clear xx bits */
    tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8006394:	68fa      	ldr	r2, [r7, #12]
 8006396:	f64f 7341 	movw	r3, #65345	; 0xff41
 800639a:	4013      	ands	r3, r2
 800639c:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063a2:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80063a8:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 80063ae:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect |
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 80063b4:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect |
 80063ba:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl);
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 80063c0:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80063c2:	68fa      	ldr	r2, [r7, #12]
 80063c4:	4313      	orrs	r3, r2
 80063c6:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACFCR */
    (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	68fa      	ldr	r2, [r7, #12]
 80063ce:	619a      	str	r2, [r3, #24]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFCR;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	699b      	ldr	r3, [r3, #24]
 80063d6:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80063d8:	2001      	movs	r0, #1
 80063da:	f7fc ffc5 	bl	8003368 <HAL_Delay>
    (heth->Instance)->MACFCR = tmpreg1;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	68fa      	ldr	r2, [r7, #12]
 80063e4:	619a      	str	r2, [r3, #24]

    /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                             macconf->VLANTagIdentifier);
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	430a      	orrs	r2, r1
 80063f4:	61da      	str	r2, [r3, #28]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	69db      	ldr	r3, [r3, #28]
 80063fc:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80063fe:	2001      	movs	r0, #1
 8006400:	f7fc ffb2 	bl	8003368 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	68fa      	ldr	r2, [r7, #12]
 800640a:	61da      	str	r2, [r3, #28]
 800640c:	e01e      	b.n	800644c <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	60fb      	str	r3, [r7, #12]

    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800641c:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	689a      	ldr	r2, [r3, #8]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	4313      	orrs	r3, r2
 8006428:	68fa      	ldr	r2, [r7, #12]
 800642a:	4313      	orrs	r3, r2
 800642c:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	68fa      	ldr	r2, [r7, #12]
 8006434:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800643e:	2001      	movs	r0, #1
 8006440:	f7fc ff92 	bl	8003368 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	68fa      	ldr	r2, [r7, #12]
 800644a:	601a      	str	r2, [r3, #0]
  }

  /* Set the ETH state to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2201      	movs	r2, #1
 8006450:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2200      	movs	r2, #0
 8006458:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	3710      	adds	r7, #16
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}
 8006466:	bf00      	nop
 8006468:	ff20810f 	.word	0xff20810f

0800646c <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b0b0      	sub	sp, #192	; 0xc0
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
 8006474:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 8006476:	2300      	movs	r3, #0
 8006478:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d007      	beq.n	8006492 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006488:	60da      	str	r2, [r3, #12]

    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006490:	609a      	str	r2, [r3, #8]
  }

  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8006492:	2300      	movs	r3, #0
 8006494:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8006496:	2300      	movs	r3, #0
 8006498:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 800649a:	2300      	movs	r3, #0
 800649c:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 800649e:	2300      	movs	r3, #0
 80064a0:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 80064a2:	2300      	movs	r3, #0
 80064a4:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 80064a6:	2300      	movs	r3, #0
 80064a8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	69db      	ldr	r3, [r3, #28]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d103      	bne.n	80064ba <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 80064b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80064b6:	663b      	str	r3, [r7, #96]	; 0x60
 80064b8:	e001      	b.n	80064be <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80064ba:	2300      	movs	r3, #0
 80064bc:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80064be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80064c2:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80064c4:	2300      	movs	r3, #0
 80064c6:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80064c8:	2300      	movs	r3, #0
 80064ca:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80064cc:	2300      	movs	r3, #0
 80064ce:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80064d0:	2300      	movs	r3, #0
 80064d2:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80064d4:	2300      	movs	r3, #0
 80064d6:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80064d8:	2340      	movs	r3, #64	; 0x40
 80064da:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80064dc:	2300      	movs	r3, #0
 80064de:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80064e2:	2300      	movs	r3, #0
 80064e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80064e8:	2300      	movs	r3, #0
 80064ea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80064ee:	2300      	movs	r3, #0
 80064f0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80064f4:	2300      	movs	r3, #0
 80064f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 80064fa:	2300      	movs	r3, #0
 80064fc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 8006500:	2300      	movs	r3, #0
 8006502:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 8006506:	2300      	movs	r3, #0
 8006508:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 800650c:	2380      	movs	r3, #128	; 0x80
 800650e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8006512:	2300      	movs	r3, #0
 8006514:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8006518:	2300      	movs	r3, #0
 800651a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 800651e:	2300      	movs	r3, #0
 8006520:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8006524:	2300      	movs	r3, #0
 8006526:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 800652a:	2300      	movs	r3, #0
 800652c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8006530:	2300      	movs	r3, #0
 8006532:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8006540:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006544:	4bac      	ldr	r3, [pc, #688]	; (80067f8 <ETH_MACDMAConfig+0x38c>)
 8006546:	4013      	ands	r3, r2
 8006548:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 800654c:	6cba      	ldr	r2, [r7, #72]	; 0x48
                        macinit.Jabber |
 800654e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8006550:	431a      	orrs	r2, r3
                        macinit.InterFrameGap |
 8006552:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                        macinit.Jabber |
 8006554:	431a      	orrs	r2, r3
                        macinit.CarrierSense |
 8006556:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                        macinit.InterFrameGap |
 8006558:	431a      	orrs	r2, r3
                        (heth->Init).Speed |
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	689b      	ldr	r3, [r3, #8]
                        macinit.CarrierSense |
 800655e:	431a      	orrs	r2, r3
                        macinit.ReceiveOwn |
 8006560:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                        (heth->Init).Speed |
 8006562:	431a      	orrs	r2, r3
                        macinit.LoopbackMode |
 8006564:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                        macinit.ReceiveOwn |
 8006566:	431a      	orrs	r2, r3
                        (heth->Init).DuplexMode |
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	68db      	ldr	r3, [r3, #12]
                        macinit.LoopbackMode |
 800656c:	431a      	orrs	r2, r3
                        macinit.ChecksumOffload |
 800656e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                        (heth->Init).DuplexMode |
 8006570:	431a      	orrs	r2, r3
                        macinit.RetryTransmission |
 8006572:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                        macinit.ChecksumOffload |
 8006574:	431a      	orrs	r2, r3
                        macinit.AutomaticPadCRCStrip |
 8006576:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                        macinit.RetryTransmission |
 8006578:	431a      	orrs	r2, r3
                        macinit.BackOffLimit |
 800657a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                        macinit.AutomaticPadCRCStrip |
 800657c:	431a      	orrs	r2, r3
                        macinit.DeferralCheck);
 800657e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                        macinit.BackOffLimit |
 8006580:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8006582:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006586:	4313      	orrs	r3, r2
 8006588:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006594:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80065a0:	2001      	movs	r0, #1
 80065a2:	f7fc fee1 	bl	8003368 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80065ae:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80065b0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 80065b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80065b4:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 80065b6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 80065b8:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception |
 80065ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 80065be:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 80065c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception |
 80065c4:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 80065c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 80065ca:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 80065cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 80065d0:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 80065d4:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80065dc:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80065de:	605a      	str	r2, [r3, #4]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80065ea:	2001      	movs	r0, #1
 80065ec:	f7fc febc 	bl	8003368 <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80065f8:	605a      	str	r2, [r3, #4]

  /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
  /* Write to ETHERNET MACHTHR */
  (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006602:	609a      	str	r2, [r3, #8]

  /* Write to ETHERNET MACHTLR */
  (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800660c:	60da      	str	r2, [r3, #12]
  /*----------------------- ETHERNET MACFCR Configuration -------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	699b      	ldr	r3, [r3, #24]
 8006614:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8006618:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800661c:	f64f 7341 	movw	r3, #65345	; 0xff41
 8006620:	4013      	ands	r3, r2
 8006622:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
  /* Set the PLT bit according to ETH PauseLowThreshold value */
  /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
  /* Set the RFE bit according to ETH ReceiveFlowControl value */
  /* Set the TFE bit according to ETH TransmitFlowControl value */
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8006626:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800662a:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 800662c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8006630:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8006632:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8006636:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect |
 8006638:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 800663c:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 800663e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect |
 8006642:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl);
 8006644:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8006648:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 800664a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800664e:	4313      	orrs	r3, r2
 8006650:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800665c:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	699b      	ldr	r3, [r3, #24]
 8006664:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006668:	2001      	movs	r0, #1
 800666a:	f7fc fe7d 	bl	8003368 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006676:	619a      	str	r2, [r3, #24]

  /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
  /* Set the ETV bit according to ETH VLANTagComparison value */
  /* Set the VL bit according to ETH VLANTagIdentifier value */
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8006678:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                           macinit.VLANTagIdentifier);
 800667c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	430a      	orrs	r2, r1
 8006686:	61da      	str	r2, [r3, #28]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACVLANTR;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	69db      	ldr	r3, [r3, #28]
 800668e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006692:	2001      	movs	r0, #1
 8006694:	f7fc fe68 	bl	8003368 <HAL_Delay>
  (heth->Instance)->MACVLANTR = tmpreg1;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80066a0:	61da      	str	r2, [r3, #28]

  /* Ethernet DMA default initialization ************************************/
  dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 80066a2:	2300      	movs	r3, #0
 80066a4:	60bb      	str	r3, [r7, #8]
  dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 80066a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80066aa:	60fb      	str	r3, [r7, #12]
  dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 80066ac:	2300      	movs	r3, #0
 80066ae:	613b      	str	r3, [r7, #16]
  dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
 80066b0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80066b4:	617b      	str	r3, [r7, #20]
  dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80066b6:	2300      	movs	r3, #0
 80066b8:	61bb      	str	r3, [r7, #24]
  dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 80066ba:	2300      	movs	r3, #0
 80066bc:	61fb      	str	r3, [r7, #28]
  dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 80066be:	2300      	movs	r3, #0
 80066c0:	623b      	str	r3, [r7, #32]
  dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80066c2:	2300      	movs	r3, #0
 80066c4:	627b      	str	r3, [r7, #36]	; 0x24
  dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 80066c6:	2304      	movs	r3, #4
 80066c8:	62bb      	str	r3, [r7, #40]	; 0x28
  dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80066ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80066ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80066d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80066d4:	633b      	str	r3, [r7, #48]	; 0x30
  dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80066d6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80066da:	637b      	str	r3, [r7, #52]	; 0x34
  dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80066dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80066e0:	63bb      	str	r3, [r7, #56]	; 0x38
  dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80066e2:	2380      	movs	r3, #128	; 0x80
 80066e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  dmainit.DescriptorSkipLength = 0x0U;
 80066e6:	2300      	movs	r3, #0
 80066e8:	643b      	str	r3, [r7, #64]	; 0x40
  dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80066ea:	2300      	movs	r3, #0
 80066ec:	647b      	str	r3, [r7, #68]	; 0x44

  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066f6:	3318      	adds	r3, #24
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80066fe:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006702:	4b3e      	ldr	r3, [pc, #248]	; (80067fc <ETH_MACDMAConfig+0x390>)
 8006704:	4013      	ands	r3, r2
 8006706:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the TTC bit according to ETH TransmitThresholdControl value */
  /* Set the FEF bit according to ETH ForwardErrorFrames value */
  /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
  /* Set the RTC bit according to ETH ReceiveThresholdControl value */
  /* Set the OSF bit according to ETH SecondFrameOperate value */
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 800670a:	68ba      	ldr	r2, [r7, #8]
                        dmainit.ReceiveStoreForward |
 800670c:	68fb      	ldr	r3, [r7, #12]
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 800670e:	431a      	orrs	r2, r3
                        dmainit.FlushReceivedFrame |
 8006710:	693b      	ldr	r3, [r7, #16]
                        dmainit.ReceiveStoreForward |
 8006712:	431a      	orrs	r2, r3
                        dmainit.TransmitStoreForward |
 8006714:	697b      	ldr	r3, [r7, #20]
                        dmainit.FlushReceivedFrame |
 8006716:	431a      	orrs	r2, r3
                        dmainit.TransmitThresholdControl |
 8006718:	69bb      	ldr	r3, [r7, #24]
                        dmainit.TransmitStoreForward |
 800671a:	431a      	orrs	r2, r3
                        dmainit.ForwardErrorFrames |
 800671c:	69fb      	ldr	r3, [r7, #28]
                        dmainit.TransmitThresholdControl |
 800671e:	431a      	orrs	r2, r3
                        dmainit.ForwardUndersizedGoodFrames |
 8006720:	6a3b      	ldr	r3, [r7, #32]
                        dmainit.ForwardErrorFrames |
 8006722:	431a      	orrs	r2, r3
                        dmainit.ReceiveThresholdControl |
 8006724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                        dmainit.ForwardUndersizedGoodFrames |
 8006726:	431a      	orrs	r2, r3
                        dmainit.SecondFrameOperate);
 8006728:	6abb      	ldr	r3, [r7, #40]	; 0x28
                        dmainit.ReceiveThresholdControl |
 800672a:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 800672c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006730:	4313      	orrs	r3, r2
 8006732:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800673e:	3318      	adds	r3, #24
 8006740:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006744:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800674e:	3318      	adds	r3, #24
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006756:	2001      	movs	r0, #1
 8006758:	f7fc fe06 	bl	8003368 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006764:	3318      	adds	r3, #24
 8006766:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800676a:	601a      	str	r2, [r3, #0]
  /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
  /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
  /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
  /* Set the DSL bit according to ETH DesciptorSkipLength value */
  /* Set the PR and DA bits according to ETH DMAArbitration value */
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 800676c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                        dmainit.FixedBurst |
 800676e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8006770:	431a      	orrs	r2, r3
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8006772:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                        dmainit.FixedBurst |
 8006774:	431a      	orrs	r2, r3
                                        dmainit.TxDMABurstLength |
 8006776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8006778:	431a      	orrs	r2, r3
                                        dmainit.EnhancedDescriptorFormat |
 800677a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                        dmainit.TxDMABurstLength |
 800677c:	431a      	orrs	r2, r3
                                        (dmainit.DescriptorSkipLength << 2U) |
 800677e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006780:	009b      	lsls	r3, r3, #2
                                        dmainit.EnhancedDescriptorFormat |
 8006782:	431a      	orrs	r2, r3
                                        dmainit.DMAArbitration |
 8006784:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                        (dmainit.DescriptorSkipLength << 2U) |
 8006786:	431a      	orrs	r2, r3
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8006790:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006794:	601a      	str	r2, [r3, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80067a4:	2001      	movs	r0, #1
 80067a6:	f7fc fddf 	bl	8003368 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067b2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80067b6:	601a      	str	r2, [r3, #0]

  if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	699b      	ldr	r3, [r3, #24]
 80067bc:	2b01      	cmp	r3, #1
 80067be:	d10f      	bne.n	80067e0 <ETH_MACDMAConfig+0x374>
  {
    /* Enable the Ethernet Rx Interrupt */
    __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067c8:	331c      	adds	r3, #28
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80067d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80067d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067dc:	331c      	adds	r3, #28
 80067de:	601a      	str	r2, [r3, #0]
  }

  /* Initialize MAC address in ethernet MAC */
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	695b      	ldr	r3, [r3, #20]
 80067e4:	461a      	mov	r2, r3
 80067e6:	2100      	movs	r1, #0
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f000 f809 	bl	8006800 <ETH_MACAddressConfig>
}
 80067ee:	bf00      	nop
 80067f0:	37c0      	adds	r7, #192	; 0xc0
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}
 80067f6:	bf00      	nop
 80067f8:	ff20810f 	.word	0xff20810f
 80067fc:	f8de3f23 	.word	0xf8de3f23

08006800 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8006800:	b480      	push	{r7}
 8006802:	b087      	sub	sp, #28
 8006804:	af00      	add	r7, sp, #0
 8006806:	60f8      	str	r0, [r7, #12]
 8006808:	60b9      	str	r1, [r7, #8]
 800680a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	3305      	adds	r3, #5
 8006810:	781b      	ldrb	r3, [r3, #0]
 8006812:	021b      	lsls	r3, r3, #8
 8006814:	687a      	ldr	r2, [r7, #4]
 8006816:	3204      	adds	r2, #4
 8006818:	7812      	ldrb	r2, [r2, #0]
 800681a:	4313      	orrs	r3, r2
 800681c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800681e:	68ba      	ldr	r2, [r7, #8]
 8006820:	4b10      	ldr	r3, [pc, #64]	; (8006864 <ETH_MACAddressConfig+0x64>)
 8006822:	4413      	add	r3, r2
 8006824:	461a      	mov	r2, r3
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	3303      	adds	r3, #3
 800682e:	781b      	ldrb	r3, [r3, #0]
 8006830:	061a      	lsls	r2, r3, #24
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	3302      	adds	r3, #2
 8006836:	781b      	ldrb	r3, [r3, #0]
 8006838:	041b      	lsls	r3, r3, #16
 800683a:	431a      	orrs	r2, r3
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	3301      	adds	r3, #1
 8006840:	781b      	ldrb	r3, [r3, #0]
 8006842:	021b      	lsls	r3, r3, #8
 8006844:	4313      	orrs	r3, r2
 8006846:	687a      	ldr	r2, [r7, #4]
 8006848:	7812      	ldrb	r2, [r2, #0]
 800684a:	4313      	orrs	r3, r2
 800684c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800684e:	68ba      	ldr	r2, [r7, #8]
 8006850:	4b05      	ldr	r3, [pc, #20]	; (8006868 <ETH_MACAddressConfig+0x68>)
 8006852:	4413      	add	r3, r2
 8006854:	461a      	mov	r2, r3
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	6013      	str	r3, [r2, #0]
}
 800685a:	bf00      	nop
 800685c:	371c      	adds	r7, #28
 800685e:	46bd      	mov	sp, r7
 8006860:	bc80      	pop	{r7}
 8006862:	4770      	bx	lr
 8006864:	40028040 	.word	0x40028040
 8006868:	40028044 	.word	0x40028044

0800686c <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b084      	sub	sp, #16
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8006874:	2300      	movs	r3, #0
 8006876:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	681a      	ldr	r2, [r3, #0]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f042 0208 	orr.w	r2, r2, #8
 8006886:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8006890:	2001      	movs	r0, #1
 8006892:	f000 f8e5 	bl	8006a60 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	68fa      	ldr	r2, [r7, #12]
 800689c:	601a      	str	r2, [r3, #0]
}
 800689e:	bf00      	nop
 80068a0:	3710      	adds	r7, #16
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}

080068a6 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{
 80068a6:	b580      	push	{r7, lr}
 80068a8:	b084      	sub	sp, #16
 80068aa:	af00      	add	r7, sp, #0
 80068ac:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80068ae:	2300      	movs	r3, #0
 80068b0:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	681a      	ldr	r2, [r3, #0]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f022 0208 	bic.w	r2, r2, #8
 80068c0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80068ca:	2001      	movs	r0, #1
 80068cc:	f000 f8c8 	bl	8006a60 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	68fa      	ldr	r2, [r7, #12]
 80068d6:	601a      	str	r2, [r3, #0]
}
 80068d8:	bf00      	nop
 80068da:	3710      	adds	r7, #16
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b084      	sub	sp, #16
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80068e8:	2300      	movs	r3, #0
 80068ea:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	681a      	ldr	r2, [r3, #0]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f042 0204 	orr.w	r2, r2, #4
 80068fa:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8006904:	2001      	movs	r0, #1
 8006906:	f000 f8ab 	bl	8006a60 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	68fa      	ldr	r2, [r7, #12]
 8006910:	601a      	str	r2, [r3, #0]
}
 8006912:	bf00      	nop
 8006914:	3710      	adds	r7, #16
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}

0800691a <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{
 800691a:	b580      	push	{r7, lr}
 800691c:	b084      	sub	sp, #16
 800691e:	af00      	add	r7, sp, #0
 8006920:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8006922:	2300      	movs	r3, #0
 8006924:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f022 0204 	bic.w	r2, r2, #4
 8006934:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800693e:	2001      	movs	r0, #1
 8006940:	f000 f88e 	bl	8006a60 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	68fa      	ldr	r2, [r7, #12]
 800694a:	601a      	str	r2, [r3, #0]
}
 800694c:	bf00      	nop
 800694e:	3710      	adds	r7, #16
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}

08006954 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8006954:	b480      	push	{r7}
 8006956:	b083      	sub	sp, #12
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006964:	3318      	adds	r3, #24
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006970:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006974:	3318      	adds	r3, #24
 8006976:	601a      	str	r2, [r3, #0]
}
 8006978:	bf00      	nop
 800697a:	370c      	adds	r7, #12
 800697c:	46bd      	mov	sp, r7
 800697e:	bc80      	pop	{r7}
 8006980:	4770      	bx	lr

08006982 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{
 8006982:	b480      	push	{r7}
 8006984:	b083      	sub	sp, #12
 8006986:	af00      	add	r7, sp, #0
 8006988:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006992:	3318      	adds	r3, #24
 8006994:	681a      	ldr	r2, [r3, #0]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800699e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069a2:	3318      	adds	r3, #24
 80069a4:	601a      	str	r2, [r3, #0]
}
 80069a6:	bf00      	nop
 80069a8:	370c      	adds	r7, #12
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bc80      	pop	{r7}
 80069ae:	4770      	bx	lr

080069b0 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b083      	sub	sp, #12
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069c0:	3318      	adds	r3, #24
 80069c2:	681a      	ldr	r2, [r3, #0]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f042 0202 	orr.w	r2, r2, #2
 80069cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069d0:	3318      	adds	r3, #24
 80069d2:	601a      	str	r2, [r3, #0]
}
 80069d4:	bf00      	nop
 80069d6:	370c      	adds	r7, #12
 80069d8:	46bd      	mov	sp, r7
 80069da:	bc80      	pop	{r7}
 80069dc:	4770      	bx	lr

080069de <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{
 80069de:	b480      	push	{r7}
 80069e0:	b083      	sub	sp, #12
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069ee:	3318      	adds	r3, #24
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f022 0202 	bic.w	r2, r2, #2
 80069fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80069fe:	3318      	adds	r3, #24
 8006a00:	601a      	str	r2, [r3, #0]
}
 8006a02:	bf00      	nop
 8006a04:	370c      	adds	r7, #12
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bc80      	pop	{r7}
 8006a0a:	4770      	bx	lr

08006a0c <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b084      	sub	sp, #16
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8006a14:	2300      	movs	r3, #0
 8006a16:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a20:	3318      	adds	r3, #24
 8006a22:	681a      	ldr	r2, [r3, #0]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006a2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a30:	3318      	adds	r3, #24
 8006a32:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a3c:	3318      	adds	r3, #24
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8006a42:	2001      	movs	r0, #1
 8006a44:	f000 f80c 	bl	8006a60 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	68fa      	ldr	r2, [r7, #12]
 8006a4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a52:	3318      	adds	r3, #24
 8006a54:	601a      	str	r2, [r3, #0]
}
 8006a56:	bf00      	nop
 8006a58:	3710      	adds	r7, #16
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bd80      	pop	{r7, pc}
	...

08006a60 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b085      	sub	sp, #20
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006a68:	4b0a      	ldr	r3, [pc, #40]	; (8006a94 <ETH_Delay+0x34>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a0a      	ldr	r2, [pc, #40]	; (8006a98 <ETH_Delay+0x38>)
 8006a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a72:	0a5b      	lsrs	r3, r3, #9
 8006a74:	687a      	ldr	r2, [r7, #4]
 8006a76:	fb02 f303 	mul.w	r3, r2, r3
 8006a7a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006a7c:	bf00      	nop
  }
  while (Delay --);
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	1e5a      	subs	r2, r3, #1
 8006a82:	60fa      	str	r2, [r7, #12]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d1f9      	bne.n	8006a7c <ETH_Delay+0x1c>
}
 8006a88:	bf00      	nop
 8006a8a:	3714      	adds	r7, #20
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bc80      	pop	{r7}
 8006a90:	4770      	bx	lr
 8006a92:	bf00      	nop
 8006a94:	20000008 	.word	0x20000008
 8006a98:	10624dd3 	.word	0x10624dd3

08006a9c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b086      	sub	sp, #24
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	60f8      	str	r0, [r7, #12]
 8006aa4:	60b9      	str	r1, [r7, #8]
 8006aa6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006aaa:	2301      	movs	r3, #1
 8006aac:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006aae:	4b23      	ldr	r3, [pc, #140]	; (8006b3c <HAL_FLASH_Program+0xa0>)
 8006ab0:	7e1b      	ldrb	r3, [r3, #24]
 8006ab2:	2b01      	cmp	r3, #1
 8006ab4:	d101      	bne.n	8006aba <HAL_FLASH_Program+0x1e>
 8006ab6:	2302      	movs	r3, #2
 8006ab8:	e03b      	b.n	8006b32 <HAL_FLASH_Program+0x96>
 8006aba:	4b20      	ldr	r3, [pc, #128]	; (8006b3c <HAL_FLASH_Program+0xa0>)
 8006abc:	2201      	movs	r2, #1
 8006abe:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006ac0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006ac4:	f000 f870 	bl	8006ba8 <FLASH_WaitForLastOperation>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8006acc:	7dfb      	ldrb	r3, [r7, #23]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d12b      	bne.n	8006b2a <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d105      	bne.n	8006ae4 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8006ad8:	783b      	ldrb	r3, [r7, #0]
 8006ada:	4619      	mov	r1, r3
 8006adc:	68b8      	ldr	r0, [r7, #8]
 8006ade:	f000 f917 	bl	8006d10 <FLASH_Program_Byte>
 8006ae2:	e016      	b.n	8006b12 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	d105      	bne.n	8006af6 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8006aea:	883b      	ldrh	r3, [r7, #0]
 8006aec:	4619      	mov	r1, r3
 8006aee:	68b8      	ldr	r0, [r7, #8]
 8006af0:	f000 f8ec 	bl	8006ccc <FLASH_Program_HalfWord>
 8006af4:	e00d      	b.n	8006b12 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2b02      	cmp	r3, #2
 8006afa:	d105      	bne.n	8006b08 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	4619      	mov	r1, r3
 8006b00:	68b8      	ldr	r0, [r7, #8]
 8006b02:	f000 f8c1 	bl	8006c88 <FLASH_Program_Word>
 8006b06:	e004      	b.n	8006b12 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8006b08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b0c:	68b8      	ldr	r0, [r7, #8]
 8006b0e:	f000 f88b 	bl	8006c28 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006b12:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006b16:	f000 f847 	bl	8006ba8 <FLASH_WaitForLastOperation>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8006b1e:	4b08      	ldr	r3, [pc, #32]	; (8006b40 <HAL_FLASH_Program+0xa4>)
 8006b20:	691b      	ldr	r3, [r3, #16]
 8006b22:	4a07      	ldr	r2, [pc, #28]	; (8006b40 <HAL_FLASH_Program+0xa4>)
 8006b24:	f023 0301 	bic.w	r3, r3, #1
 8006b28:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006b2a:	4b04      	ldr	r3, [pc, #16]	; (8006b3c <HAL_FLASH_Program+0xa0>)
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	761a      	strb	r2, [r3, #24]
  
  return status;
 8006b30:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3718      	adds	r7, #24
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}
 8006b3a:	bf00      	nop
 8006b3c:	2000113c 	.word	0x2000113c
 8006b40:	40023c00 	.word	0x40023c00

08006b44 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b083      	sub	sp, #12
 8006b48:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006b4e:	4b0b      	ldr	r3, [pc, #44]	; (8006b7c <HAL_FLASH_Unlock+0x38>)
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	da0b      	bge.n	8006b6e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8006b56:	4b09      	ldr	r3, [pc, #36]	; (8006b7c <HAL_FLASH_Unlock+0x38>)
 8006b58:	4a09      	ldr	r2, [pc, #36]	; (8006b80 <HAL_FLASH_Unlock+0x3c>)
 8006b5a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8006b5c:	4b07      	ldr	r3, [pc, #28]	; (8006b7c <HAL_FLASH_Unlock+0x38>)
 8006b5e:	4a09      	ldr	r2, [pc, #36]	; (8006b84 <HAL_FLASH_Unlock+0x40>)
 8006b60:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006b62:	4b06      	ldr	r3, [pc, #24]	; (8006b7c <HAL_FLASH_Unlock+0x38>)
 8006b64:	691b      	ldr	r3, [r3, #16]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	da01      	bge.n	8006b6e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8006b6e:	79fb      	ldrb	r3, [r7, #7]
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	370c      	adds	r7, #12
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bc80      	pop	{r7}
 8006b78:	4770      	bx	lr
 8006b7a:	bf00      	nop
 8006b7c:	40023c00 	.word	0x40023c00
 8006b80:	45670123 	.word	0x45670123
 8006b84:	cdef89ab 	.word	0xcdef89ab

08006b88 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8006b8c:	4b05      	ldr	r3, [pc, #20]	; (8006ba4 <HAL_FLASH_Lock+0x1c>)
 8006b8e:	691b      	ldr	r3, [r3, #16]
 8006b90:	4a04      	ldr	r2, [pc, #16]	; (8006ba4 <HAL_FLASH_Lock+0x1c>)
 8006b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006b96:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8006b98:	2300      	movs	r3, #0
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bc80      	pop	{r7}
 8006ba0:	4770      	bx	lr
 8006ba2:	bf00      	nop
 8006ba4:	40023c00 	.word	0x40023c00

08006ba8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006bb4:	4b1a      	ldr	r3, [pc, #104]	; (8006c20 <FLASH_WaitForLastOperation+0x78>)
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8006bba:	f7fc fbcb 	bl	8003354 <HAL_GetTick>
 8006bbe:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8006bc0:	e010      	b.n	8006be4 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bc8:	d00c      	beq.n	8006be4 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d007      	beq.n	8006be0 <FLASH_WaitForLastOperation+0x38>
 8006bd0:	f7fc fbc0 	bl	8003354 <HAL_GetTick>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	1ad3      	subs	r3, r2, r3
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d201      	bcs.n	8006be4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8006be0:	2303      	movs	r3, #3
 8006be2:	e019      	b.n	8006c18 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8006be4:	4b0f      	ldr	r3, [pc, #60]	; (8006c24 <FLASH_WaitForLastOperation+0x7c>)
 8006be6:	68db      	ldr	r3, [r3, #12]
 8006be8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d1e8      	bne.n	8006bc2 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8006bf0:	4b0c      	ldr	r3, [pc, #48]	; (8006c24 <FLASH_WaitForLastOperation+0x7c>)
 8006bf2:	68db      	ldr	r3, [r3, #12]
 8006bf4:	f003 0301 	and.w	r3, r3, #1
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d002      	beq.n	8006c02 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006bfc:	4b09      	ldr	r3, [pc, #36]	; (8006c24 <FLASH_WaitForLastOperation+0x7c>)
 8006bfe:	2201      	movs	r2, #1
 8006c00:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8006c02:	4b08      	ldr	r3, [pc, #32]	; (8006c24 <FLASH_WaitForLastOperation+0x7c>)
 8006c04:	68db      	ldr	r3, [r3, #12]
 8006c06:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d003      	beq.n	8006c16 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8006c0e:	f000 f89f 	bl	8006d50 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e000      	b.n	8006c18 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8006c16:	2300      	movs	r3, #0
  
}  
 8006c18:	4618      	mov	r0, r3
 8006c1a:	3710      	adds	r7, #16
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	bd80      	pop	{r7, pc}
 8006c20:	2000113c 	.word	0x2000113c
 8006c24:	40023c00 	.word	0x40023c00

08006c28 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8006c28:	b490      	push	{r4, r7}
 8006c2a:	b084      	sub	sp, #16
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	60f8      	str	r0, [r7, #12]
 8006c30:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006c34:	4b13      	ldr	r3, [pc, #76]	; (8006c84 <FLASH_Program_DoubleWord+0x5c>)
 8006c36:	691b      	ldr	r3, [r3, #16]
 8006c38:	4a12      	ldr	r2, [pc, #72]	; (8006c84 <FLASH_Program_DoubleWord+0x5c>)
 8006c3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c3e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8006c40:	4b10      	ldr	r3, [pc, #64]	; (8006c84 <FLASH_Program_DoubleWord+0x5c>)
 8006c42:	691b      	ldr	r3, [r3, #16]
 8006c44:	4a0f      	ldr	r2, [pc, #60]	; (8006c84 <FLASH_Program_DoubleWord+0x5c>)
 8006c46:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006c4a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006c4c:	4b0d      	ldr	r3, [pc, #52]	; (8006c84 <FLASH_Program_DoubleWord+0x5c>)
 8006c4e:	691b      	ldr	r3, [r3, #16]
 8006c50:	4a0c      	ldr	r2, [pc, #48]	; (8006c84 <FLASH_Program_DoubleWord+0x5c>)
 8006c52:	f043 0301 	orr.w	r3, r3, #1
 8006c56:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	683a      	ldr	r2, [r7, #0]
 8006c5c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8006c5e:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8006c62:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006c66:	f04f 0300 	mov.w	r3, #0
 8006c6a:	f04f 0400 	mov.w	r4, #0
 8006c6e:	0013      	movs	r3, r2
 8006c70:	2400      	movs	r4, #0
 8006c72:	68fa      	ldr	r2, [r7, #12]
 8006c74:	3204      	adds	r2, #4
 8006c76:	6013      	str	r3, [r2, #0]
}
 8006c78:	bf00      	nop
 8006c7a:	3710      	adds	r7, #16
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bc90      	pop	{r4, r7}
 8006c80:	4770      	bx	lr
 8006c82:	bf00      	nop
 8006c84:	40023c00 	.word	0x40023c00

08006c88 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b083      	sub	sp, #12
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
 8006c90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006c92:	4b0d      	ldr	r3, [pc, #52]	; (8006cc8 <FLASH_Program_Word+0x40>)
 8006c94:	691b      	ldr	r3, [r3, #16]
 8006c96:	4a0c      	ldr	r2, [pc, #48]	; (8006cc8 <FLASH_Program_Word+0x40>)
 8006c98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c9c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8006c9e:	4b0a      	ldr	r3, [pc, #40]	; (8006cc8 <FLASH_Program_Word+0x40>)
 8006ca0:	691b      	ldr	r3, [r3, #16]
 8006ca2:	4a09      	ldr	r2, [pc, #36]	; (8006cc8 <FLASH_Program_Word+0x40>)
 8006ca4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006ca8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006caa:	4b07      	ldr	r3, [pc, #28]	; (8006cc8 <FLASH_Program_Word+0x40>)
 8006cac:	691b      	ldr	r3, [r3, #16]
 8006cae:	4a06      	ldr	r2, [pc, #24]	; (8006cc8 <FLASH_Program_Word+0x40>)
 8006cb0:	f043 0301 	orr.w	r3, r3, #1
 8006cb4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	683a      	ldr	r2, [r7, #0]
 8006cba:	601a      	str	r2, [r3, #0]
}
 8006cbc:	bf00      	nop
 8006cbe:	370c      	adds	r7, #12
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bc80      	pop	{r7}
 8006cc4:	4770      	bx	lr
 8006cc6:	bf00      	nop
 8006cc8:	40023c00 	.word	0x40023c00

08006ccc <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b083      	sub	sp, #12
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
 8006cd4:	460b      	mov	r3, r1
 8006cd6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006cd8:	4b0c      	ldr	r3, [pc, #48]	; (8006d0c <FLASH_Program_HalfWord+0x40>)
 8006cda:	691b      	ldr	r3, [r3, #16]
 8006cdc:	4a0b      	ldr	r2, [pc, #44]	; (8006d0c <FLASH_Program_HalfWord+0x40>)
 8006cde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ce2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8006ce4:	4b09      	ldr	r3, [pc, #36]	; (8006d0c <FLASH_Program_HalfWord+0x40>)
 8006ce6:	691b      	ldr	r3, [r3, #16]
 8006ce8:	4a08      	ldr	r2, [pc, #32]	; (8006d0c <FLASH_Program_HalfWord+0x40>)
 8006cea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006cee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006cf0:	4b06      	ldr	r3, [pc, #24]	; (8006d0c <FLASH_Program_HalfWord+0x40>)
 8006cf2:	691b      	ldr	r3, [r3, #16]
 8006cf4:	4a05      	ldr	r2, [pc, #20]	; (8006d0c <FLASH_Program_HalfWord+0x40>)
 8006cf6:	f043 0301 	orr.w	r3, r3, #1
 8006cfa:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	887a      	ldrh	r2, [r7, #2]
 8006d00:	801a      	strh	r2, [r3, #0]
}
 8006d02:	bf00      	nop
 8006d04:	370c      	adds	r7, #12
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bc80      	pop	{r7}
 8006d0a:	4770      	bx	lr
 8006d0c:	40023c00 	.word	0x40023c00

08006d10 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b083      	sub	sp, #12
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	460b      	mov	r3, r1
 8006d1a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006d1c:	4b0b      	ldr	r3, [pc, #44]	; (8006d4c <FLASH_Program_Byte+0x3c>)
 8006d1e:	691b      	ldr	r3, [r3, #16]
 8006d20:	4a0a      	ldr	r2, [pc, #40]	; (8006d4c <FLASH_Program_Byte+0x3c>)
 8006d22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d26:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8006d28:	4b08      	ldr	r3, [pc, #32]	; (8006d4c <FLASH_Program_Byte+0x3c>)
 8006d2a:	4a08      	ldr	r2, [pc, #32]	; (8006d4c <FLASH_Program_Byte+0x3c>)
 8006d2c:	691b      	ldr	r3, [r3, #16]
 8006d2e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006d30:	4b06      	ldr	r3, [pc, #24]	; (8006d4c <FLASH_Program_Byte+0x3c>)
 8006d32:	691b      	ldr	r3, [r3, #16]
 8006d34:	4a05      	ldr	r2, [pc, #20]	; (8006d4c <FLASH_Program_Byte+0x3c>)
 8006d36:	f043 0301 	orr.w	r3, r3, #1
 8006d3a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	78fa      	ldrb	r2, [r7, #3]
 8006d40:	701a      	strb	r2, [r3, #0]
}
 8006d42:	bf00      	nop
 8006d44:	370c      	adds	r7, #12
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bc80      	pop	{r7}
 8006d4a:	4770      	bx	lr
 8006d4c:	40023c00 	.word	0x40023c00

08006d50 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8006d50:	b480      	push	{r7}
 8006d52:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8006d54:	4b27      	ldr	r3, [pc, #156]	; (8006df4 <FLASH_SetErrorCode+0xa4>)
 8006d56:	68db      	ldr	r3, [r3, #12]
 8006d58:	f003 0310 	and.w	r3, r3, #16
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d008      	beq.n	8006d72 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8006d60:	4b25      	ldr	r3, [pc, #148]	; (8006df8 <FLASH_SetErrorCode+0xa8>)
 8006d62:	69db      	ldr	r3, [r3, #28]
 8006d64:	f043 0308 	orr.w	r3, r3, #8
 8006d68:	4a23      	ldr	r2, [pc, #140]	; (8006df8 <FLASH_SetErrorCode+0xa8>)
 8006d6a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8006d6c:	4b21      	ldr	r3, [pc, #132]	; (8006df4 <FLASH_SetErrorCode+0xa4>)
 8006d6e:	2210      	movs	r2, #16
 8006d70:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8006d72:	4b20      	ldr	r3, [pc, #128]	; (8006df4 <FLASH_SetErrorCode+0xa4>)
 8006d74:	68db      	ldr	r3, [r3, #12]
 8006d76:	f003 0320 	and.w	r3, r3, #32
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d008      	beq.n	8006d90 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8006d7e:	4b1e      	ldr	r3, [pc, #120]	; (8006df8 <FLASH_SetErrorCode+0xa8>)
 8006d80:	69db      	ldr	r3, [r3, #28]
 8006d82:	f043 0304 	orr.w	r3, r3, #4
 8006d86:	4a1c      	ldr	r2, [pc, #112]	; (8006df8 <FLASH_SetErrorCode+0xa8>)
 8006d88:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8006d8a:	4b1a      	ldr	r3, [pc, #104]	; (8006df4 <FLASH_SetErrorCode+0xa4>)
 8006d8c:	2220      	movs	r2, #32
 8006d8e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8006d90:	4b18      	ldr	r3, [pc, #96]	; (8006df4 <FLASH_SetErrorCode+0xa4>)
 8006d92:	68db      	ldr	r3, [r3, #12]
 8006d94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d008      	beq.n	8006dae <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8006d9c:	4b16      	ldr	r3, [pc, #88]	; (8006df8 <FLASH_SetErrorCode+0xa8>)
 8006d9e:	69db      	ldr	r3, [r3, #28]
 8006da0:	f043 0302 	orr.w	r3, r3, #2
 8006da4:	4a14      	ldr	r2, [pc, #80]	; (8006df8 <FLASH_SetErrorCode+0xa8>)
 8006da6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8006da8:	4b12      	ldr	r3, [pc, #72]	; (8006df4 <FLASH_SetErrorCode+0xa4>)
 8006daa:	2240      	movs	r2, #64	; 0x40
 8006dac:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8006dae:	4b11      	ldr	r3, [pc, #68]	; (8006df4 <FLASH_SetErrorCode+0xa4>)
 8006db0:	68db      	ldr	r3, [r3, #12]
 8006db2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d008      	beq.n	8006dcc <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8006dba:	4b0f      	ldr	r3, [pc, #60]	; (8006df8 <FLASH_SetErrorCode+0xa8>)
 8006dbc:	69db      	ldr	r3, [r3, #28]
 8006dbe:	f043 0301 	orr.w	r3, r3, #1
 8006dc2:	4a0d      	ldr	r2, [pc, #52]	; (8006df8 <FLASH_SetErrorCode+0xa8>)
 8006dc4:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8006dc6:	4b0b      	ldr	r3, [pc, #44]	; (8006df4 <FLASH_SetErrorCode+0xa4>)
 8006dc8:	2280      	movs	r2, #128	; 0x80
 8006dca:	60da      	str	r2, [r3, #12]
  }
    
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8006dcc:	4b09      	ldr	r3, [pc, #36]	; (8006df4 <FLASH_SetErrorCode+0xa4>)
 8006dce:	68db      	ldr	r3, [r3, #12]
 8006dd0:	f003 0302 	and.w	r3, r3, #2
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d008      	beq.n	8006dea <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8006dd8:	4b07      	ldr	r3, [pc, #28]	; (8006df8 <FLASH_SetErrorCode+0xa8>)
 8006dda:	69db      	ldr	r3, [r3, #28]
 8006ddc:	f043 0310 	orr.w	r3, r3, #16
 8006de0:	4a05      	ldr	r2, [pc, #20]	; (8006df8 <FLASH_SetErrorCode+0xa8>)
 8006de2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8006de4:	4b03      	ldr	r3, [pc, #12]	; (8006df4 <FLASH_SetErrorCode+0xa4>)
 8006de6:	2202      	movs	r2, #2
 8006de8:	60da      	str	r2, [r3, #12]
  }
}
 8006dea:	bf00      	nop
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bc80      	pop	{r7}
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	40023c00 	.word	0x40023c00
 8006df8:	2000113c 	.word	0x2000113c

08006dfc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b084      	sub	sp, #16
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
 8006e04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006e06:	2301      	movs	r3, #1
 8006e08:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006e0e:	4b31      	ldr	r3, [pc, #196]	; (8006ed4 <HAL_FLASHEx_Erase+0xd8>)
 8006e10:	7e1b      	ldrb	r3, [r3, #24]
 8006e12:	2b01      	cmp	r3, #1
 8006e14:	d101      	bne.n	8006e1a <HAL_FLASHEx_Erase+0x1e>
 8006e16:	2302      	movs	r3, #2
 8006e18:	e058      	b.n	8006ecc <HAL_FLASHEx_Erase+0xd0>
 8006e1a:	4b2e      	ldr	r3, [pc, #184]	; (8006ed4 <HAL_FLASHEx_Erase+0xd8>)
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006e20:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006e24:	f7ff fec0 	bl	8006ba8 <FLASH_WaitForLastOperation>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8006e2c:	7bfb      	ldrb	r3, [r7, #15]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d148      	bne.n	8006ec4 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	f04f 32ff 	mov.w	r2, #4294967295
 8006e38:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	2b01      	cmp	r3, #1
 8006e40:	d115      	bne.n	8006e6e <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	691b      	ldr	r3, [r3, #16]
 8006e46:	b2da      	uxtb	r2, r3
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	4619      	mov	r1, r3
 8006e4e:	4610      	mov	r0, r2
 8006e50:	f000 f8da 	bl	8007008 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006e54:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006e58:	f7ff fea6 	bl	8006ba8 <FLASH_WaitForLastOperation>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8006e60:	4b1d      	ldr	r3, [pc, #116]	; (8006ed8 <HAL_FLASHEx_Erase+0xdc>)
 8006e62:	691b      	ldr	r3, [r3, #16]
 8006e64:	4a1c      	ldr	r2, [pc, #112]	; (8006ed8 <HAL_FLASHEx_Erase+0xdc>)
 8006e66:	f023 0304 	bic.w	r3, r3, #4
 8006e6a:	6113      	str	r3, [r2, #16]
 8006e6c:	e028      	b.n	8006ec0 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	60bb      	str	r3, [r7, #8]
 8006e74:	e01c      	b.n	8006eb0 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	691b      	ldr	r3, [r3, #16]
 8006e7a:	b2db      	uxtb	r3, r3
 8006e7c:	4619      	mov	r1, r3
 8006e7e:	68b8      	ldr	r0, [r7, #8]
 8006e80:	f000 f82c 	bl	8006edc <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006e84:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006e88:	f7ff fe8e 	bl	8006ba8 <FLASH_WaitForLastOperation>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8006e90:	4b11      	ldr	r3, [pc, #68]	; (8006ed8 <HAL_FLASHEx_Erase+0xdc>)
 8006e92:	691b      	ldr	r3, [r3, #16]
 8006e94:	4a10      	ldr	r2, [pc, #64]	; (8006ed8 <HAL_FLASHEx_Erase+0xdc>)
 8006e96:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8006e9a:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8006e9c:	7bfb      	ldrb	r3, [r7, #15]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d003      	beq.n	8006eaa <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	68ba      	ldr	r2, [r7, #8]
 8006ea6:	601a      	str	r2, [r3, #0]
          break;
 8006ea8:	e00a      	b.n	8006ec0 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	3301      	adds	r3, #1
 8006eae:	60bb      	str	r3, [r7, #8]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	68da      	ldr	r2, [r3, #12]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	4413      	add	r3, r2
 8006eba:	68ba      	ldr	r2, [r7, #8]
 8006ebc:	429a      	cmp	r2, r3
 8006ebe:	d3da      	bcc.n	8006e76 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8006ec0:	f000 f85e 	bl	8006f80 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006ec4:	4b03      	ldr	r3, [pc, #12]	; (8006ed4 <HAL_FLASHEx_Erase+0xd8>)
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	761a      	strb	r2, [r3, #24]

  return status;
 8006eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	3710      	adds	r7, #16
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bd80      	pop	{r7, pc}
 8006ed4:	2000113c 	.word	0x2000113c
 8006ed8:	40023c00 	.word	0x40023c00

08006edc <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b087      	sub	sp, #28
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
 8006ee4:	460b      	mov	r3, r1
 8006ee6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8006ee8:	2300      	movs	r3, #0
 8006eea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8006eec:	78fb      	ldrb	r3, [r7, #3]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d102      	bne.n	8006ef8 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	617b      	str	r3, [r7, #20]
 8006ef6:	e010      	b.n	8006f1a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8006ef8:	78fb      	ldrb	r3, [r7, #3]
 8006efa:	2b01      	cmp	r3, #1
 8006efc:	d103      	bne.n	8006f06 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8006efe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006f02:	617b      	str	r3, [r7, #20]
 8006f04:	e009      	b.n	8006f1a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8006f06:	78fb      	ldrb	r3, [r7, #3]
 8006f08:	2b02      	cmp	r3, #2
 8006f0a:	d103      	bne.n	8006f14 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8006f0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006f10:	617b      	str	r3, [r7, #20]
 8006f12:	e002      	b.n	8006f1a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8006f14:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006f18:	617b      	str	r3, [r7, #20]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006f1a:	4b18      	ldr	r3, [pc, #96]	; (8006f7c <FLASH_Erase_Sector+0xa0>)
 8006f1c:	691b      	ldr	r3, [r3, #16]
 8006f1e:	4a17      	ldr	r2, [pc, #92]	; (8006f7c <FLASH_Erase_Sector+0xa0>)
 8006f20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f24:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8006f26:	4b15      	ldr	r3, [pc, #84]	; (8006f7c <FLASH_Erase_Sector+0xa0>)
 8006f28:	691a      	ldr	r2, [r3, #16]
 8006f2a:	4914      	ldr	r1, [pc, #80]	; (8006f7c <FLASH_Erase_Sector+0xa0>)
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8006f32:	4b12      	ldr	r3, [pc, #72]	; (8006f7c <FLASH_Erase_Sector+0xa0>)
 8006f34:	691b      	ldr	r3, [r3, #16]
 8006f36:	4a11      	ldr	r2, [pc, #68]	; (8006f7c <FLASH_Erase_Sector+0xa0>)
 8006f38:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8006f3c:	6113      	str	r3, [r2, #16]
 8006f3e:	23f8      	movs	r3, #248	; 0xf8
 8006f40:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	fa93 f3a3 	rbit	r3, r3
 8006f48:	60fb      	str	r3, [r7, #12]
  return result;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
  FLASH->CR |= FLASH_CR_SER | (Sector << POSITION_VAL(FLASH_CR_SNB));
 8006f4c:	fab3 f383 	clz	r3, r3
 8006f50:	b2db      	uxtb	r3, r3
 8006f52:	461a      	mov	r2, r3
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	4093      	lsls	r3, r2
 8006f58:	f043 0202 	orr.w	r2, r3, #2
 8006f5c:	4b07      	ldr	r3, [pc, #28]	; (8006f7c <FLASH_Erase_Sector+0xa0>)
 8006f5e:	691b      	ldr	r3, [r3, #16]
 8006f60:	4906      	ldr	r1, [pc, #24]	; (8006f7c <FLASH_Erase_Sector+0xa0>)
 8006f62:	4313      	orrs	r3, r2
 8006f64:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8006f66:	4b05      	ldr	r3, [pc, #20]	; (8006f7c <FLASH_Erase_Sector+0xa0>)
 8006f68:	691b      	ldr	r3, [r3, #16]
 8006f6a:	4a04      	ldr	r2, [pc, #16]	; (8006f7c <FLASH_Erase_Sector+0xa0>)
 8006f6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f70:	6113      	str	r3, [r2, #16]
}
 8006f72:	bf00      	nop
 8006f74:	371c      	adds	r7, #28
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bc80      	pop	{r7}
 8006f7a:	4770      	bx	lr
 8006f7c:	40023c00 	.word	0x40023c00

08006f80 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8006f80:	b480      	push	{r7}
 8006f82:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8006f84:	4b1f      	ldr	r3, [pc, #124]	; (8007004 <FLASH_FlushCaches+0x84>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d017      	beq.n	8006fc0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8006f90:	4b1c      	ldr	r3, [pc, #112]	; (8007004 <FLASH_FlushCaches+0x84>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a1b      	ldr	r2, [pc, #108]	; (8007004 <FLASH_FlushCaches+0x84>)
 8006f96:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f9a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8006f9c:	4b19      	ldr	r3, [pc, #100]	; (8007004 <FLASH_FlushCaches+0x84>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a18      	ldr	r2, [pc, #96]	; (8007004 <FLASH_FlushCaches+0x84>)
 8006fa2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006fa6:	6013      	str	r3, [r2, #0]
 8006fa8:	4b16      	ldr	r3, [pc, #88]	; (8007004 <FLASH_FlushCaches+0x84>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a15      	ldr	r2, [pc, #84]	; (8007004 <FLASH_FlushCaches+0x84>)
 8006fae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006fb2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006fb4:	4b13      	ldr	r3, [pc, #76]	; (8007004 <FLASH_FlushCaches+0x84>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a12      	ldr	r2, [pc, #72]	; (8007004 <FLASH_FlushCaches+0x84>)
 8006fba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006fbe:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8006fc0:	4b10      	ldr	r3, [pc, #64]	; (8007004 <FLASH_FlushCaches+0x84>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d017      	beq.n	8006ffc <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8006fcc:	4b0d      	ldr	r3, [pc, #52]	; (8007004 <FLASH_FlushCaches+0x84>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a0c      	ldr	r2, [pc, #48]	; (8007004 <FLASH_FlushCaches+0x84>)
 8006fd2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006fd6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8006fd8:	4b0a      	ldr	r3, [pc, #40]	; (8007004 <FLASH_FlushCaches+0x84>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a09      	ldr	r2, [pc, #36]	; (8007004 <FLASH_FlushCaches+0x84>)
 8006fde:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006fe2:	6013      	str	r3, [r2, #0]
 8006fe4:	4b07      	ldr	r3, [pc, #28]	; (8007004 <FLASH_FlushCaches+0x84>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4a06      	ldr	r2, [pc, #24]	; (8007004 <FLASH_FlushCaches+0x84>)
 8006fea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006fee:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8006ff0:	4b04      	ldr	r3, [pc, #16]	; (8007004 <FLASH_FlushCaches+0x84>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a03      	ldr	r2, [pc, #12]	; (8007004 <FLASH_FlushCaches+0x84>)
 8006ff6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006ffa:	6013      	str	r3, [r2, #0]
  }
}
 8006ffc:	bf00      	nop
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bc80      	pop	{r7}
 8007002:	4770      	bx	lr
 8007004:	40023c00 	.word	0x40023c00

08007008 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{ 
 8007008:	b480      	push	{r7}
 800700a:	b083      	sub	sp, #12
 800700c:	af00      	add	r7, sp, #0
 800700e:	4603      	mov	r3, r0
 8007010:	6039      	str	r1, [r7, #0]
 8007012:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007014:	4b0c      	ldr	r3, [pc, #48]	; (8007048 <FLASH_MassErase+0x40>)
 8007016:	691b      	ldr	r3, [r3, #16]
 8007018:	4a0b      	ldr	r2, [pc, #44]	; (8007048 <FLASH_MassErase+0x40>)
 800701a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800701e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8007020:	4b09      	ldr	r3, [pc, #36]	; (8007048 <FLASH_MassErase+0x40>)
 8007022:	691b      	ldr	r3, [r3, #16]
 8007024:	4a08      	ldr	r2, [pc, #32]	; (8007048 <FLASH_MassErase+0x40>)
 8007026:	f043 0304 	orr.w	r3, r3, #4
 800702a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 800702c:	4b06      	ldr	r3, [pc, #24]	; (8007048 <FLASH_MassErase+0x40>)
 800702e:	691a      	ldr	r2, [r3, #16]
 8007030:	79fb      	ldrb	r3, [r7, #7]
 8007032:	021b      	lsls	r3, r3, #8
 8007034:	4313      	orrs	r3, r2
 8007036:	4a04      	ldr	r2, [pc, #16]	; (8007048 <FLASH_MassErase+0x40>)
 8007038:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800703c:	6113      	str	r3, [r2, #16]
}
 800703e:	bf00      	nop
 8007040:	370c      	adds	r7, #12
 8007042:	46bd      	mov	sp, r7
 8007044:	bc80      	pop	{r7}
 8007046:	4770      	bx	lr
 8007048:	40023c00 	.word	0x40023c00

0800704c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800704c:	b480      	push	{r7}
 800704e:	b087      	sub	sp, #28
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
 8007054:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007056:	2300      	movs	r3, #0
 8007058:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800705a:	e16f      	b.n	800733c <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	681a      	ldr	r2, [r3, #0]
 8007060:	2101      	movs	r1, #1
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	fa01 f303 	lsl.w	r3, r1, r3
 8007068:	4013      	ands	r3, r2
 800706a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	2b00      	cmp	r3, #0
 8007070:	f000 8161 	beq.w	8007336 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	2b01      	cmp	r3, #1
 800707a:	d00b      	beq.n	8007094 <HAL_GPIO_Init+0x48>
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	2b02      	cmp	r3, #2
 8007082:	d007      	beq.n	8007094 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007088:	2b11      	cmp	r3, #17
 800708a:	d003      	beq.n	8007094 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	2b12      	cmp	r3, #18
 8007092:	d130      	bne.n	80070f6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	005b      	lsls	r3, r3, #1
 800709e:	2203      	movs	r2, #3
 80070a0:	fa02 f303 	lsl.w	r3, r2, r3
 80070a4:	43db      	mvns	r3, r3
 80070a6:	693a      	ldr	r2, [r7, #16]
 80070a8:	4013      	ands	r3, r2
 80070aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	68da      	ldr	r2, [r3, #12]
 80070b0:	697b      	ldr	r3, [r7, #20]
 80070b2:	005b      	lsls	r3, r3, #1
 80070b4:	fa02 f303 	lsl.w	r3, r2, r3
 80070b8:	693a      	ldr	r2, [r7, #16]
 80070ba:	4313      	orrs	r3, r2
 80070bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	693a      	ldr	r2, [r7, #16]
 80070c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80070ca:	2201      	movs	r2, #1
 80070cc:	697b      	ldr	r3, [r7, #20]
 80070ce:	fa02 f303 	lsl.w	r3, r2, r3
 80070d2:	43db      	mvns	r3, r3
 80070d4:	693a      	ldr	r2, [r7, #16]
 80070d6:	4013      	ands	r3, r2
 80070d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	091b      	lsrs	r3, r3, #4
 80070e0:	f003 0201 	and.w	r2, r3, #1
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	fa02 f303 	lsl.w	r3, r2, r3
 80070ea:	693a      	ldr	r2, [r7, #16]
 80070ec:	4313      	orrs	r3, r2
 80070ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	693a      	ldr	r2, [r7, #16]
 80070f4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	68db      	ldr	r3, [r3, #12]
 80070fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	005b      	lsls	r3, r3, #1
 8007100:	2203      	movs	r2, #3
 8007102:	fa02 f303 	lsl.w	r3, r2, r3
 8007106:	43db      	mvns	r3, r3
 8007108:	693a      	ldr	r2, [r7, #16]
 800710a:	4013      	ands	r3, r2
 800710c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	689a      	ldr	r2, [r3, #8]
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	005b      	lsls	r3, r3, #1
 8007116:	fa02 f303 	lsl.w	r3, r2, r3
 800711a:	693a      	ldr	r2, [r7, #16]
 800711c:	4313      	orrs	r3, r2
 800711e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	693a      	ldr	r2, [r7, #16]
 8007124:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	2b02      	cmp	r3, #2
 800712c:	d003      	beq.n	8007136 <HAL_GPIO_Init+0xea>
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	685b      	ldr	r3, [r3, #4]
 8007132:	2b12      	cmp	r3, #18
 8007134:	d123      	bne.n	800717e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	08da      	lsrs	r2, r3, #3
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	3208      	adds	r2, #8
 800713e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007142:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	f003 0307 	and.w	r3, r3, #7
 800714a:	009b      	lsls	r3, r3, #2
 800714c:	220f      	movs	r2, #15
 800714e:	fa02 f303 	lsl.w	r3, r2, r3
 8007152:	43db      	mvns	r3, r3
 8007154:	693a      	ldr	r2, [r7, #16]
 8007156:	4013      	ands	r3, r2
 8007158:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	691a      	ldr	r2, [r3, #16]
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	f003 0307 	and.w	r3, r3, #7
 8007164:	009b      	lsls	r3, r3, #2
 8007166:	fa02 f303 	lsl.w	r3, r2, r3
 800716a:	693a      	ldr	r2, [r7, #16]
 800716c:	4313      	orrs	r3, r2
 800716e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007170:	697b      	ldr	r3, [r7, #20]
 8007172:	08da      	lsrs	r2, r3, #3
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	3208      	adds	r2, #8
 8007178:	6939      	ldr	r1, [r7, #16]
 800717a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007184:	697b      	ldr	r3, [r7, #20]
 8007186:	005b      	lsls	r3, r3, #1
 8007188:	2203      	movs	r2, #3
 800718a:	fa02 f303 	lsl.w	r3, r2, r3
 800718e:	43db      	mvns	r3, r3
 8007190:	693a      	ldr	r2, [r7, #16]
 8007192:	4013      	ands	r3, r2
 8007194:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	f003 0203 	and.w	r2, r3, #3
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	005b      	lsls	r3, r3, #1
 80071a2:	fa02 f303 	lsl.w	r3, r2, r3
 80071a6:	693a      	ldr	r2, [r7, #16]
 80071a8:	4313      	orrs	r3, r2
 80071aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	693a      	ldr	r2, [r7, #16]
 80071b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	685b      	ldr	r3, [r3, #4]
 80071b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	f000 80bb 	beq.w	8007336 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80071c0:	2300      	movs	r3, #0
 80071c2:	60bb      	str	r3, [r7, #8]
 80071c4:	4b64      	ldr	r3, [pc, #400]	; (8007358 <HAL_GPIO_Init+0x30c>)
 80071c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071c8:	4a63      	ldr	r2, [pc, #396]	; (8007358 <HAL_GPIO_Init+0x30c>)
 80071ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80071ce:	6453      	str	r3, [r2, #68]	; 0x44
 80071d0:	4b61      	ldr	r3, [pc, #388]	; (8007358 <HAL_GPIO_Init+0x30c>)
 80071d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80071d8:	60bb      	str	r3, [r7, #8]
 80071da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80071dc:	4a5f      	ldr	r2, [pc, #380]	; (800735c <HAL_GPIO_Init+0x310>)
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	089b      	lsrs	r3, r3, #2
 80071e2:	3302      	adds	r3, #2
 80071e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	f003 0303 	and.w	r3, r3, #3
 80071f0:	009b      	lsls	r3, r3, #2
 80071f2:	220f      	movs	r2, #15
 80071f4:	fa02 f303 	lsl.w	r3, r2, r3
 80071f8:	43db      	mvns	r3, r3
 80071fa:	693a      	ldr	r2, [r7, #16]
 80071fc:	4013      	ands	r3, r2
 80071fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	4a57      	ldr	r2, [pc, #348]	; (8007360 <HAL_GPIO_Init+0x314>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d031      	beq.n	800726c <HAL_GPIO_Init+0x220>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	4a56      	ldr	r2, [pc, #344]	; (8007364 <HAL_GPIO_Init+0x318>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d02b      	beq.n	8007268 <HAL_GPIO_Init+0x21c>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	4a55      	ldr	r2, [pc, #340]	; (8007368 <HAL_GPIO_Init+0x31c>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d025      	beq.n	8007264 <HAL_GPIO_Init+0x218>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	4a54      	ldr	r2, [pc, #336]	; (800736c <HAL_GPIO_Init+0x320>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d01f      	beq.n	8007260 <HAL_GPIO_Init+0x214>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4a53      	ldr	r2, [pc, #332]	; (8007370 <HAL_GPIO_Init+0x324>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d019      	beq.n	800725c <HAL_GPIO_Init+0x210>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	4a52      	ldr	r2, [pc, #328]	; (8007374 <HAL_GPIO_Init+0x328>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d013      	beq.n	8007258 <HAL_GPIO_Init+0x20c>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	4a51      	ldr	r2, [pc, #324]	; (8007378 <HAL_GPIO_Init+0x32c>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d00d      	beq.n	8007254 <HAL_GPIO_Init+0x208>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	4a50      	ldr	r2, [pc, #320]	; (800737c <HAL_GPIO_Init+0x330>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d007      	beq.n	8007250 <HAL_GPIO_Init+0x204>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	4a4f      	ldr	r2, [pc, #316]	; (8007380 <HAL_GPIO_Init+0x334>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d101      	bne.n	800724c <HAL_GPIO_Init+0x200>
 8007248:	2308      	movs	r3, #8
 800724a:	e010      	b.n	800726e <HAL_GPIO_Init+0x222>
 800724c:	2309      	movs	r3, #9
 800724e:	e00e      	b.n	800726e <HAL_GPIO_Init+0x222>
 8007250:	2307      	movs	r3, #7
 8007252:	e00c      	b.n	800726e <HAL_GPIO_Init+0x222>
 8007254:	2306      	movs	r3, #6
 8007256:	e00a      	b.n	800726e <HAL_GPIO_Init+0x222>
 8007258:	2305      	movs	r3, #5
 800725a:	e008      	b.n	800726e <HAL_GPIO_Init+0x222>
 800725c:	2304      	movs	r3, #4
 800725e:	e006      	b.n	800726e <HAL_GPIO_Init+0x222>
 8007260:	2303      	movs	r3, #3
 8007262:	e004      	b.n	800726e <HAL_GPIO_Init+0x222>
 8007264:	2302      	movs	r3, #2
 8007266:	e002      	b.n	800726e <HAL_GPIO_Init+0x222>
 8007268:	2301      	movs	r3, #1
 800726a:	e000      	b.n	800726e <HAL_GPIO_Init+0x222>
 800726c:	2300      	movs	r3, #0
 800726e:	697a      	ldr	r2, [r7, #20]
 8007270:	f002 0203 	and.w	r2, r2, #3
 8007274:	0092      	lsls	r2, r2, #2
 8007276:	4093      	lsls	r3, r2
 8007278:	461a      	mov	r2, r3
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	4313      	orrs	r3, r2
 800727e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8007280:	4936      	ldr	r1, [pc, #216]	; (800735c <HAL_GPIO_Init+0x310>)
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	089b      	lsrs	r3, r3, #2
 8007286:	3302      	adds	r3, #2
 8007288:	693a      	ldr	r2, [r7, #16]
 800728a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800728e:	4b3d      	ldr	r3, [pc, #244]	; (8007384 <HAL_GPIO_Init+0x338>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	43db      	mvns	r3, r3
 8007298:	693a      	ldr	r2, [r7, #16]
 800729a:	4013      	ands	r3, r2
 800729c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d003      	beq.n	80072b2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80072aa:	693a      	ldr	r2, [r7, #16]
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	4313      	orrs	r3, r2
 80072b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80072b2:	4a34      	ldr	r2, [pc, #208]	; (8007384 <HAL_GPIO_Init+0x338>)
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80072b8:	4b32      	ldr	r3, [pc, #200]	; (8007384 <HAL_GPIO_Init+0x338>)
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	43db      	mvns	r3, r3
 80072c2:	693a      	ldr	r2, [r7, #16]
 80072c4:	4013      	ands	r3, r2
 80072c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d003      	beq.n	80072dc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80072d4:	693a      	ldr	r2, [r7, #16]
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	4313      	orrs	r3, r2
 80072da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80072dc:	4a29      	ldr	r2, [pc, #164]	; (8007384 <HAL_GPIO_Init+0x338>)
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80072e2:	4b28      	ldr	r3, [pc, #160]	; (8007384 <HAL_GPIO_Init+0x338>)
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	43db      	mvns	r3, r3
 80072ec:	693a      	ldr	r2, [r7, #16]
 80072ee:	4013      	ands	r3, r2
 80072f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d003      	beq.n	8007306 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80072fe:	693a      	ldr	r2, [r7, #16]
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	4313      	orrs	r3, r2
 8007304:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8007306:	4a1f      	ldr	r2, [pc, #124]	; (8007384 <HAL_GPIO_Init+0x338>)
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800730c:	4b1d      	ldr	r3, [pc, #116]	; (8007384 <HAL_GPIO_Init+0x338>)
 800730e:	68db      	ldr	r3, [r3, #12]
 8007310:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	43db      	mvns	r3, r3
 8007316:	693a      	ldr	r2, [r7, #16]
 8007318:	4013      	ands	r3, r2
 800731a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007324:	2b00      	cmp	r3, #0
 8007326:	d003      	beq.n	8007330 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8007328:	693a      	ldr	r2, [r7, #16]
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	4313      	orrs	r3, r2
 800732e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8007330:	4a14      	ldr	r2, [pc, #80]	; (8007384 <HAL_GPIO_Init+0x338>)
 8007332:	693b      	ldr	r3, [r7, #16]
 8007334:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	3301      	adds	r3, #1
 800733a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	681a      	ldr	r2, [r3, #0]
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	fa22 f303 	lsr.w	r3, r2, r3
 8007346:	2b00      	cmp	r3, #0
 8007348:	f47f ae88 	bne.w	800705c <HAL_GPIO_Init+0x10>
  }
}
 800734c:	bf00      	nop
 800734e:	371c      	adds	r7, #28
 8007350:	46bd      	mov	sp, r7
 8007352:	bc80      	pop	{r7}
 8007354:	4770      	bx	lr
 8007356:	bf00      	nop
 8007358:	40023800 	.word	0x40023800
 800735c:	40013800 	.word	0x40013800
 8007360:	40020000 	.word	0x40020000
 8007364:	40020400 	.word	0x40020400
 8007368:	40020800 	.word	0x40020800
 800736c:	40020c00 	.word	0x40020c00
 8007370:	40021000 	.word	0x40021000
 8007374:	40021400 	.word	0x40021400
 8007378:	40021800 	.word	0x40021800
 800737c:	40021c00 	.word	0x40021c00
 8007380:	40022000 	.word	0x40022000
 8007384:	40013c00 	.word	0x40013c00

08007388 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007388:	b480      	push	{r7}
 800738a:	b085      	sub	sp, #20
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
 8007390:	460b      	mov	r3, r1
 8007392:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	691a      	ldr	r2, [r3, #16]
 8007398:	887b      	ldrh	r3, [r7, #2]
 800739a:	4013      	ands	r3, r2
 800739c:	2b00      	cmp	r3, #0
 800739e:	d002      	beq.n	80073a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80073a0:	2301      	movs	r3, #1
 80073a2:	73fb      	strb	r3, [r7, #15]
 80073a4:	e001      	b.n	80073aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80073a6:	2300      	movs	r3, #0
 80073a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80073aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3714      	adds	r7, #20
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bc80      	pop	{r7}
 80073b4:	4770      	bx	lr

080073b6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80073b6:	b480      	push	{r7}
 80073b8:	b083      	sub	sp, #12
 80073ba:	af00      	add	r7, sp, #0
 80073bc:	6078      	str	r0, [r7, #4]
 80073be:	460b      	mov	r3, r1
 80073c0:	807b      	strh	r3, [r7, #2]
 80073c2:	4613      	mov	r3, r2
 80073c4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80073c6:	787b      	ldrb	r3, [r7, #1]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d003      	beq.n	80073d4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80073cc:	887a      	ldrh	r2, [r7, #2]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80073d2:	e003      	b.n	80073dc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80073d4:	887b      	ldrh	r3, [r7, #2]
 80073d6:	041a      	lsls	r2, r3, #16
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	619a      	str	r2, [r3, #24]
}
 80073dc:	bf00      	nop
 80073de:	370c      	adds	r7, #12
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bc80      	pop	{r7}
 80073e4:	4770      	bx	lr

080073e6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80073e6:	b480      	push	{r7}
 80073e8:	b083      	sub	sp, #12
 80073ea:	af00      	add	r7, sp, #0
 80073ec:	6078      	str	r0, [r7, #4]
 80073ee:	460b      	mov	r3, r1
 80073f0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	695a      	ldr	r2, [r3, #20]
 80073f6:	887b      	ldrh	r3, [r7, #2]
 80073f8:	4013      	ands	r3, r2
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d004      	beq.n	8007408 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80073fe:	887b      	ldrh	r3, [r7, #2]
 8007400:	041a      	lsls	r2, r3, #16
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8007406:	e002      	b.n	800740e <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007408:	887a      	ldrh	r2, [r7, #2]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	619a      	str	r2, [r3, #24]
}
 800740e:	bf00      	nop
 8007410:	370c      	adds	r7, #12
 8007412:	46bd      	mov	sp, r7
 8007414:	bc80      	pop	{r7}
 8007416:	4770      	bx	lr

08007418 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b082      	sub	sp, #8
 800741c:	af00      	add	r7, sp, #0
 800741e:	4603      	mov	r3, r0
 8007420:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007422:	4b08      	ldr	r3, [pc, #32]	; (8007444 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007424:	695a      	ldr	r2, [r3, #20]
 8007426:	88fb      	ldrh	r3, [r7, #6]
 8007428:	4013      	ands	r3, r2
 800742a:	2b00      	cmp	r3, #0
 800742c:	d006      	beq.n	800743c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800742e:	4a05      	ldr	r2, [pc, #20]	; (8007444 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007430:	88fb      	ldrh	r3, [r7, #6]
 8007432:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007434:	88fb      	ldrh	r3, [r7, #6]
 8007436:	4618      	mov	r0, r3
 8007438:	f7fa f8aa 	bl	8001590 <HAL_GPIO_EXTI_Callback>
  }
}
 800743c:	bf00      	nop
 800743e:	3708      	adds	r7, #8
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}
 8007444:	40013c00 	.word	0x40013c00

08007448 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800744a:	b08f      	sub	sp, #60	; 0x3c
 800744c:	af0a      	add	r7, sp, #40	; 0x28
 800744e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d101      	bne.n	800745a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	e10f      	b.n	800767a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8007466:	b2db      	uxtb	r3, r3
 8007468:	2b00      	cmp	r3, #0
 800746a:	d106      	bne.n	800747a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2200      	movs	r2, #0
 8007470:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f00d fbe5 	bl	8014c44 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2203      	movs	r2, #3
 800747e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007486:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800748a:	2b00      	cmp	r3, #0
 800748c:	d102      	bne.n	8007494 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2200      	movs	r2, #0
 8007492:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4618      	mov	r0, r3
 800749a:	f005 f8f3 	bl	800c684 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	603b      	str	r3, [r7, #0]
 80074a4:	687e      	ldr	r6, [r7, #4]
 80074a6:	466d      	mov	r5, sp
 80074a8:	f106 0410 	add.w	r4, r6, #16
 80074ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80074ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80074b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80074b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80074b4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80074b8:	e885 0003 	stmia.w	r5, {r0, r1}
 80074bc:	1d33      	adds	r3, r6, #4
 80074be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80074c0:	6838      	ldr	r0, [r7, #0]
 80074c2:	f004 ffd5 	bl	800c470 <USB_CoreInit>
 80074c6:	4603      	mov	r3, r0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d005      	beq.n	80074d8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2202      	movs	r2, #2
 80074d0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	e0d0      	b.n	800767a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	2100      	movs	r1, #0
 80074de:	4618      	mov	r0, r3
 80074e0:	f005 f8e0 	bl	800c6a4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80074e4:	2300      	movs	r3, #0
 80074e6:	73fb      	strb	r3, [r7, #15]
 80074e8:	e04a      	b.n	8007580 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80074ea:	7bfa      	ldrb	r2, [r7, #15]
 80074ec:	6879      	ldr	r1, [r7, #4]
 80074ee:	4613      	mov	r3, r2
 80074f0:	00db      	lsls	r3, r3, #3
 80074f2:	1a9b      	subs	r3, r3, r2
 80074f4:	009b      	lsls	r3, r3, #2
 80074f6:	440b      	add	r3, r1
 80074f8:	333d      	adds	r3, #61	; 0x3d
 80074fa:	2201      	movs	r2, #1
 80074fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80074fe:	7bfa      	ldrb	r2, [r7, #15]
 8007500:	6879      	ldr	r1, [r7, #4]
 8007502:	4613      	mov	r3, r2
 8007504:	00db      	lsls	r3, r3, #3
 8007506:	1a9b      	subs	r3, r3, r2
 8007508:	009b      	lsls	r3, r3, #2
 800750a:	440b      	add	r3, r1
 800750c:	333c      	adds	r3, #60	; 0x3c
 800750e:	7bfa      	ldrb	r2, [r7, #15]
 8007510:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007512:	7bfa      	ldrb	r2, [r7, #15]
 8007514:	7bfb      	ldrb	r3, [r7, #15]
 8007516:	b298      	uxth	r0, r3
 8007518:	6879      	ldr	r1, [r7, #4]
 800751a:	4613      	mov	r3, r2
 800751c:	00db      	lsls	r3, r3, #3
 800751e:	1a9b      	subs	r3, r3, r2
 8007520:	009b      	lsls	r3, r3, #2
 8007522:	440b      	add	r3, r1
 8007524:	3342      	adds	r3, #66	; 0x42
 8007526:	4602      	mov	r2, r0
 8007528:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800752a:	7bfa      	ldrb	r2, [r7, #15]
 800752c:	6879      	ldr	r1, [r7, #4]
 800752e:	4613      	mov	r3, r2
 8007530:	00db      	lsls	r3, r3, #3
 8007532:	1a9b      	subs	r3, r3, r2
 8007534:	009b      	lsls	r3, r3, #2
 8007536:	440b      	add	r3, r1
 8007538:	333f      	adds	r3, #63	; 0x3f
 800753a:	2200      	movs	r2, #0
 800753c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800753e:	7bfa      	ldrb	r2, [r7, #15]
 8007540:	6879      	ldr	r1, [r7, #4]
 8007542:	4613      	mov	r3, r2
 8007544:	00db      	lsls	r3, r3, #3
 8007546:	1a9b      	subs	r3, r3, r2
 8007548:	009b      	lsls	r3, r3, #2
 800754a:	440b      	add	r3, r1
 800754c:	3344      	adds	r3, #68	; 0x44
 800754e:	2200      	movs	r2, #0
 8007550:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007552:	7bfa      	ldrb	r2, [r7, #15]
 8007554:	6879      	ldr	r1, [r7, #4]
 8007556:	4613      	mov	r3, r2
 8007558:	00db      	lsls	r3, r3, #3
 800755a:	1a9b      	subs	r3, r3, r2
 800755c:	009b      	lsls	r3, r3, #2
 800755e:	440b      	add	r3, r1
 8007560:	3348      	adds	r3, #72	; 0x48
 8007562:	2200      	movs	r2, #0
 8007564:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007566:	7bfa      	ldrb	r2, [r7, #15]
 8007568:	6879      	ldr	r1, [r7, #4]
 800756a:	4613      	mov	r3, r2
 800756c:	00db      	lsls	r3, r3, #3
 800756e:	1a9b      	subs	r3, r3, r2
 8007570:	009b      	lsls	r3, r3, #2
 8007572:	440b      	add	r3, r1
 8007574:	3350      	adds	r3, #80	; 0x50
 8007576:	2200      	movs	r2, #0
 8007578:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800757a:	7bfb      	ldrb	r3, [r7, #15]
 800757c:	3301      	adds	r3, #1
 800757e:	73fb      	strb	r3, [r7, #15]
 8007580:	7bfa      	ldrb	r2, [r7, #15]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	429a      	cmp	r2, r3
 8007588:	d3af      	bcc.n	80074ea <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800758a:	2300      	movs	r3, #0
 800758c:	73fb      	strb	r3, [r7, #15]
 800758e:	e044      	b.n	800761a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007590:	7bfa      	ldrb	r2, [r7, #15]
 8007592:	6879      	ldr	r1, [r7, #4]
 8007594:	4613      	mov	r3, r2
 8007596:	00db      	lsls	r3, r3, #3
 8007598:	1a9b      	subs	r3, r3, r2
 800759a:	009b      	lsls	r3, r3, #2
 800759c:	440b      	add	r3, r1
 800759e:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80075a2:	2200      	movs	r2, #0
 80075a4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80075a6:	7bfa      	ldrb	r2, [r7, #15]
 80075a8:	6879      	ldr	r1, [r7, #4]
 80075aa:	4613      	mov	r3, r2
 80075ac:	00db      	lsls	r3, r3, #3
 80075ae:	1a9b      	subs	r3, r3, r2
 80075b0:	009b      	lsls	r3, r3, #2
 80075b2:	440b      	add	r3, r1
 80075b4:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80075b8:	7bfa      	ldrb	r2, [r7, #15]
 80075ba:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80075bc:	7bfa      	ldrb	r2, [r7, #15]
 80075be:	6879      	ldr	r1, [r7, #4]
 80075c0:	4613      	mov	r3, r2
 80075c2:	00db      	lsls	r3, r3, #3
 80075c4:	1a9b      	subs	r3, r3, r2
 80075c6:	009b      	lsls	r3, r3, #2
 80075c8:	440b      	add	r3, r1
 80075ca:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80075ce:	2200      	movs	r2, #0
 80075d0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80075d2:	7bfa      	ldrb	r2, [r7, #15]
 80075d4:	6879      	ldr	r1, [r7, #4]
 80075d6:	4613      	mov	r3, r2
 80075d8:	00db      	lsls	r3, r3, #3
 80075da:	1a9b      	subs	r3, r3, r2
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	440b      	add	r3, r1
 80075e0:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80075e4:	2200      	movs	r2, #0
 80075e6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80075e8:	7bfa      	ldrb	r2, [r7, #15]
 80075ea:	6879      	ldr	r1, [r7, #4]
 80075ec:	4613      	mov	r3, r2
 80075ee:	00db      	lsls	r3, r3, #3
 80075f0:	1a9b      	subs	r3, r3, r2
 80075f2:	009b      	lsls	r3, r3, #2
 80075f4:	440b      	add	r3, r1
 80075f6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80075fa:	2200      	movs	r2, #0
 80075fc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80075fe:	7bfa      	ldrb	r2, [r7, #15]
 8007600:	6879      	ldr	r1, [r7, #4]
 8007602:	4613      	mov	r3, r2
 8007604:	00db      	lsls	r3, r3, #3
 8007606:	1a9b      	subs	r3, r3, r2
 8007608:	009b      	lsls	r3, r3, #2
 800760a:	440b      	add	r3, r1
 800760c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8007610:	2200      	movs	r2, #0
 8007612:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007614:	7bfb      	ldrb	r3, [r7, #15]
 8007616:	3301      	adds	r3, #1
 8007618:	73fb      	strb	r3, [r7, #15]
 800761a:	7bfa      	ldrb	r2, [r7, #15]
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	429a      	cmp	r2, r3
 8007622:	d3b5      	bcc.n	8007590 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	603b      	str	r3, [r7, #0]
 800762a:	687e      	ldr	r6, [r7, #4]
 800762c:	466d      	mov	r5, sp
 800762e:	f106 0410 	add.w	r4, r6, #16
 8007632:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007634:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007636:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007638:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800763a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800763e:	e885 0003 	stmia.w	r5, {r0, r1}
 8007642:	1d33      	adds	r3, r6, #4
 8007644:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007646:	6838      	ldr	r0, [r7, #0]
 8007648:	f005 f856 	bl	800c6f8 <USB_DevInit>
 800764c:	4603      	mov	r3, r0
 800764e:	2b00      	cmp	r3, #0
 8007650:	d005      	beq.n	800765e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2202      	movs	r2, #2
 8007656:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800765a:	2301      	movs	r3, #1
 800765c:	e00d      	b.n	800767a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2200      	movs	r2, #0
 8007662:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2201      	movs	r2, #1
 800766a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4618      	mov	r0, r3
 8007674:	f006 f83d 	bl	800d6f2 <USB_DevDisconnect>

  return HAL_OK;
 8007678:	2300      	movs	r3, #0
}
 800767a:	4618      	mov	r0, r3
 800767c:	3714      	adds	r7, #20
 800767e:	46bd      	mov	sp, r7
 8007680:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007682 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007682:	b580      	push	{r7, lr}
 8007684:	b082      	sub	sp, #8
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007690:	2b01      	cmp	r3, #1
 8007692:	d101      	bne.n	8007698 <HAL_PCD_Start+0x16>
 8007694:	2302      	movs	r3, #2
 8007696:	e012      	b.n	80076be <HAL_PCD_Start+0x3c>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2201      	movs	r2, #1
 800769c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DevConnect(hpcd->Instance);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4618      	mov	r0, r3
 80076a6:	f006 f80c 	bl	800d6c2 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4618      	mov	r0, r3
 80076b0:	f004 ffd8 	bl	800c664 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2200      	movs	r2, #0
 80076b8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80076bc:	2300      	movs	r3, #0
}
 80076be:	4618      	mov	r0, r3
 80076c0:	3708      	adds	r7, #8
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}

080076c6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80076c6:	b590      	push	{r4, r7, lr}
 80076c8:	b08d      	sub	sp, #52	; 0x34
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076d4:	6a3b      	ldr	r3, [r7, #32]
 80076d6:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4618      	mov	r0, r3
 80076de:	f006 f8ae 	bl	800d83e <USB_GetMode>
 80076e2:	4603      	mov	r3, r0
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	f040 8380 	bne.w	8007dea <HAL_PCD_IRQHandler+0x724>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4618      	mov	r0, r3
 80076f0:	f006 f817 	bl	800d722 <USB_ReadInterrupts>
 80076f4:	4603      	mov	r3, r0
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	f000 8376 	beq.w	8007de8 <HAL_PCD_IRQHandler+0x722>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4618      	mov	r0, r3
 8007702:	f006 f80e 	bl	800d722 <USB_ReadInterrupts>
 8007706:	4603      	mov	r3, r0
 8007708:	f003 0302 	and.w	r3, r3, #2
 800770c:	2b02      	cmp	r3, #2
 800770e:	d107      	bne.n	8007720 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	695a      	ldr	r2, [r3, #20]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f002 0202 	and.w	r2, r2, #2
 800771e:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	4618      	mov	r0, r3
 8007726:	f005 fffc 	bl	800d722 <USB_ReadInterrupts>
 800772a:	4603      	mov	r3, r0
 800772c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007730:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007734:	d17b      	bne.n	800782e <HAL_PCD_IRQHandler+0x168>
    {
      epnum = 0U;
 8007736:	2300      	movs	r3, #0
 8007738:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4618      	mov	r0, r3
 8007740:	f006 f801 	bl	800d746 <USB_ReadDevAllOutEpInterrupt>
 8007744:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8007746:	e06f      	b.n	8007828 <HAL_PCD_IRQHandler+0x162>
      {
        if ((ep_intr & 0x1U) != 0U)
 8007748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800774a:	f003 0301 	and.w	r3, r3, #1
 800774e:	2b00      	cmp	r3, #0
 8007750:	d064      	beq.n	800781c <HAL_PCD_IRQHandler+0x156>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007758:	b2d2      	uxtb	r2, r2
 800775a:	4611      	mov	r1, r2
 800775c:	4618      	mov	r0, r3
 800775e:	f006 f824 	bl	800d7aa <USB_ReadDevOutEPInterrupt>
 8007762:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8007764:	69bb      	ldr	r3, [r7, #24]
 8007766:	f003 0301 	and.w	r3, r3, #1
 800776a:	2b00      	cmp	r3, #0
 800776c:	d00c      	beq.n	8007788 <HAL_PCD_IRQHandler+0xc2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800776e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007770:	015a      	lsls	r2, r3, #5
 8007772:	69fb      	ldr	r3, [r7, #28]
 8007774:	4413      	add	r3, r2
 8007776:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800777a:	461a      	mov	r2, r3
 800777c:	2301      	movs	r3, #1
 800777e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8007780:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f000 fdfe 	bl	8008384 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8007788:	69bb      	ldr	r3, [r7, #24]
 800778a:	f003 0308 	and.w	r3, r3, #8
 800778e:	2b00      	cmp	r3, #0
 8007790:	d00c      	beq.n	80077ac <HAL_PCD_IRQHandler+0xe6>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8007792:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f000 fefd 	bl	8008594 <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800779a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800779c:	015a      	lsls	r2, r3, #5
 800779e:	69fb      	ldr	r3, [r7, #28]
 80077a0:	4413      	add	r3, r2
 80077a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077a6:	461a      	mov	r2, r3
 80077a8:	2308      	movs	r3, #8
 80077aa:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80077ac:	69bb      	ldr	r3, [r7, #24]
 80077ae:	f003 0310 	and.w	r3, r3, #16
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d008      	beq.n	80077c8 <HAL_PCD_IRQHandler+0x102>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80077b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077b8:	015a      	lsls	r2, r3, #5
 80077ba:	69fb      	ldr	r3, [r7, #28]
 80077bc:	4413      	add	r3, r2
 80077be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077c2:	461a      	mov	r2, r3
 80077c4:	2310      	movs	r3, #16
 80077c6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80077c8:	69bb      	ldr	r3, [r7, #24]
 80077ca:	f003 0320 	and.w	r3, r3, #32
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d015      	beq.n	80077fe <HAL_PCD_IRQHandler+0x138>
          {
            if (hpcd->Init.dma_enable == 1U)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	691b      	ldr	r3, [r3, #16]
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d108      	bne.n	80077ec <HAL_PCD_IRQHandler+0x126>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6818      	ldr	r0, [r3, #0]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80077e4:	461a      	mov	r2, r3
 80077e6:	2101      	movs	r1, #1
 80077e8:	f006 f86a 	bl	800d8c0 <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80077ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ee:	015a      	lsls	r2, r3, #5
 80077f0:	69fb      	ldr	r3, [r7, #28]
 80077f2:	4413      	add	r3, r2
 80077f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077f8:	461a      	mov	r2, r3
 80077fa:	2320      	movs	r3, #32
 80077fc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007804:	2b00      	cmp	r3, #0
 8007806:	d009      	beq.n	800781c <HAL_PCD_IRQHandler+0x156>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8007808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800780a:	015a      	lsls	r2, r3, #5
 800780c:	69fb      	ldr	r3, [r7, #28]
 800780e:	4413      	add	r3, r2
 8007810:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007814:	461a      	mov	r2, r3
 8007816:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800781a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800781c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800781e:	3301      	adds	r3, #1
 8007820:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8007822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007824:	085b      	lsrs	r3, r3, #1
 8007826:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8007828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800782a:	2b00      	cmp	r3, #0
 800782c:	d18c      	bne.n	8007748 <HAL_PCD_IRQHandler+0x82>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4618      	mov	r0, r3
 8007834:	f005 ff75 	bl	800d722 <USB_ReadInterrupts>
 8007838:	4603      	mov	r3, r0
 800783a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800783e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007842:	f040 80c4 	bne.w	80079ce <HAL_PCD_IRQHandler+0x308>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4618      	mov	r0, r3
 800784c:	f005 ff94 	bl	800d778 <USB_ReadDevAllInEpInterrupt>
 8007850:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8007852:	2300      	movs	r3, #0
 8007854:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8007856:	e0b6      	b.n	80079c6 <HAL_PCD_IRQHandler+0x300>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8007858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800785a:	f003 0301 	and.w	r3, r3, #1
 800785e:	2b00      	cmp	r3, #0
 8007860:	f000 80ab 	beq.w	80079ba <HAL_PCD_IRQHandler+0x2f4>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800786a:	b2d2      	uxtb	r2, r2
 800786c:	4611      	mov	r1, r2
 800786e:	4618      	mov	r0, r3
 8007870:	f005 ffb8 	bl	800d7e4 <USB_ReadDevInEPInterrupt>
 8007874:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8007876:	69bb      	ldr	r3, [r7, #24]
 8007878:	f003 0301 	and.w	r3, r3, #1
 800787c:	2b00      	cmp	r3, #0
 800787e:	d05b      	beq.n	8007938 <HAL_PCD_IRQHandler+0x272>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007882:	f003 030f 	and.w	r3, r3, #15
 8007886:	2201      	movs	r2, #1
 8007888:	fa02 f303 	lsl.w	r3, r2, r3
 800788c:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800788e:	69fb      	ldr	r3, [r7, #28]
 8007890:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007894:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007896:	697b      	ldr	r3, [r7, #20]
 8007898:	43db      	mvns	r3, r3
 800789a:	69f9      	ldr	r1, [r7, #28]
 800789c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80078a0:	4013      	ands	r3, r2
 80078a2:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80078a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a6:	015a      	lsls	r2, r3, #5
 80078a8:	69fb      	ldr	r3, [r7, #28]
 80078aa:	4413      	add	r3, r2
 80078ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078b0:	461a      	mov	r2, r3
 80078b2:	2301      	movs	r3, #1
 80078b4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	691b      	ldr	r3, [r3, #16]
 80078ba:	2b01      	cmp	r3, #1
 80078bc:	d11b      	bne.n	80078f6 <HAL_PCD_IRQHandler+0x230>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80078be:	6879      	ldr	r1, [r7, #4]
 80078c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078c2:	4613      	mov	r3, r2
 80078c4:	00db      	lsls	r3, r3, #3
 80078c6:	1a9b      	subs	r3, r3, r2
 80078c8:	009b      	lsls	r3, r3, #2
 80078ca:	440b      	add	r3, r1
 80078cc:	3348      	adds	r3, #72	; 0x48
 80078ce:	6819      	ldr	r1, [r3, #0]
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078d4:	4613      	mov	r3, r2
 80078d6:	00db      	lsls	r3, r3, #3
 80078d8:	1a9b      	subs	r3, r3, r2
 80078da:	009b      	lsls	r3, r3, #2
 80078dc:	4403      	add	r3, r0
 80078de:	3344      	adds	r3, #68	; 0x44
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	4419      	add	r1, r3
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078e8:	4613      	mov	r3, r2
 80078ea:	00db      	lsls	r3, r3, #3
 80078ec:	1a9b      	subs	r3, r3, r2
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	4403      	add	r3, r0
 80078f2:	3348      	adds	r3, #72	; 0x48
 80078f4:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80078f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078f8:	b2db      	uxtb	r3, r3
 80078fa:	4619      	mov	r1, r3
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f00d fa30 	bl	8014d62 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	691b      	ldr	r3, [r3, #16]
 8007906:	2b01      	cmp	r3, #1
 8007908:	d116      	bne.n	8007938 <HAL_PCD_IRQHandler+0x272>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800790a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800790c:	2b00      	cmp	r3, #0
 800790e:	d113      	bne.n	8007938 <HAL_PCD_IRQHandler+0x272>
 8007910:	6879      	ldr	r1, [r7, #4]
 8007912:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007914:	4613      	mov	r3, r2
 8007916:	00db      	lsls	r3, r3, #3
 8007918:	1a9b      	subs	r3, r3, r2
 800791a:	009b      	lsls	r3, r3, #2
 800791c:	440b      	add	r3, r1
 800791e:	3350      	adds	r3, #80	; 0x50
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d108      	bne.n	8007938 <HAL_PCD_IRQHandler+0x272>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6818      	ldr	r0, [r3, #0]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007930:	461a      	mov	r2, r3
 8007932:	2101      	movs	r1, #1
 8007934:	f005 ffc4 	bl	800d8c0 <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8007938:	69bb      	ldr	r3, [r7, #24]
 800793a:	f003 0308 	and.w	r3, r3, #8
 800793e:	2b00      	cmp	r3, #0
 8007940:	d008      	beq.n	8007954 <HAL_PCD_IRQHandler+0x28e>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8007942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007944:	015a      	lsls	r2, r3, #5
 8007946:	69fb      	ldr	r3, [r7, #28]
 8007948:	4413      	add	r3, r2
 800794a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800794e:	461a      	mov	r2, r3
 8007950:	2308      	movs	r3, #8
 8007952:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8007954:	69bb      	ldr	r3, [r7, #24]
 8007956:	f003 0310 	and.w	r3, r3, #16
 800795a:	2b00      	cmp	r3, #0
 800795c:	d008      	beq.n	8007970 <HAL_PCD_IRQHandler+0x2aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800795e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007960:	015a      	lsls	r2, r3, #5
 8007962:	69fb      	ldr	r3, [r7, #28]
 8007964:	4413      	add	r3, r2
 8007966:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800796a:	461a      	mov	r2, r3
 800796c:	2310      	movs	r3, #16
 800796e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8007970:	69bb      	ldr	r3, [r7, #24]
 8007972:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007976:	2b00      	cmp	r3, #0
 8007978:	d008      	beq.n	800798c <HAL_PCD_IRQHandler+0x2c6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800797a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800797c:	015a      	lsls	r2, r3, #5
 800797e:	69fb      	ldr	r3, [r7, #28]
 8007980:	4413      	add	r3, r2
 8007982:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007986:	461a      	mov	r2, r3
 8007988:	2340      	movs	r3, #64	; 0x40
 800798a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800798c:	69bb      	ldr	r3, [r7, #24]
 800798e:	f003 0302 	and.w	r3, r3, #2
 8007992:	2b00      	cmp	r3, #0
 8007994:	d008      	beq.n	80079a8 <HAL_PCD_IRQHandler+0x2e2>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8007996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007998:	015a      	lsls	r2, r3, #5
 800799a:	69fb      	ldr	r3, [r7, #28]
 800799c:	4413      	add	r3, r2
 800799e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079a2:	461a      	mov	r2, r3
 80079a4:	2302      	movs	r3, #2
 80079a6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80079a8:	69bb      	ldr	r3, [r7, #24]
 80079aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d003      	beq.n	80079ba <HAL_PCD_IRQHandler+0x2f4>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80079b2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f000 fc58 	bl	800826a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80079ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079bc:	3301      	adds	r3, #1
 80079be:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80079c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079c2:	085b      	lsrs	r3, r3, #1
 80079c4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80079c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	f47f af45 	bne.w	8007858 <HAL_PCD_IRQHandler+0x192>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	4618      	mov	r0, r3
 80079d4:	f005 fea5 	bl	800d722 <USB_ReadInterrupts>
 80079d8:	4603      	mov	r3, r0
 80079da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80079de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80079e2:	d114      	bne.n	8007a0e <HAL_PCD_IRQHandler+0x348>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80079e4:	69fb      	ldr	r3, [r7, #28]
 80079e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079ea:	685b      	ldr	r3, [r3, #4]
 80079ec:	69fa      	ldr	r2, [r7, #28]
 80079ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80079f2:	f023 0301 	bic.w	r3, r3, #1
 80079f6:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	f00d fa29 	bl	8014e50 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	695a      	ldr	r2, [r3, #20]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8007a0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4618      	mov	r0, r3
 8007a14:	f005 fe85 	bl	800d722 <USB_ReadInterrupts>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007a1e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a22:	d112      	bne.n	8007a4a <HAL_PCD_IRQHandler+0x384>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8007a24:	69fb      	ldr	r3, [r7, #28]
 8007a26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	f003 0301 	and.w	r3, r3, #1
 8007a30:	2b01      	cmp	r3, #1
 8007a32:	d102      	bne.n	8007a3a <HAL_PCD_IRQHandler+0x374>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	f00d f9e5 	bl	8014e04 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	695a      	ldr	r2, [r3, #20]
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8007a48:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f005 fe67 	bl	800d722 <USB_ReadInterrupts>
 8007a54:	4603      	mov	r3, r0
 8007a56:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007a5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a5e:	f040 80a7 	bne.w	8007bb0 <HAL_PCD_IRQHandler+0x4ea>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007a62:	69fb      	ldr	r3, [r7, #28]
 8007a64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	69fa      	ldr	r2, [r7, #28]
 8007a6c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a70:	f023 0301 	bic.w	r3, r3, #1
 8007a74:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	2110      	movs	r1, #16
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	f004 ffad 	bl	800c9dc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007a82:	2300      	movs	r3, #0
 8007a84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007a86:	e036      	b.n	8007af6 <HAL_PCD_IRQHandler+0x430>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8007a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a8a:	015a      	lsls	r2, r3, #5
 8007a8c:	69fb      	ldr	r3, [r7, #28]
 8007a8e:	4413      	add	r3, r2
 8007a90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a94:	461a      	mov	r2, r3
 8007a96:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007a9a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a9e:	015a      	lsls	r2, r3, #5
 8007aa0:	69fb      	ldr	r3, [r7, #28]
 8007aa2:	4413      	add	r3, r2
 8007aa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007aac:	0151      	lsls	r1, r2, #5
 8007aae:	69fa      	ldr	r2, [r7, #28]
 8007ab0:	440a      	add	r2, r1
 8007ab2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ab6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007aba:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007abc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007abe:	015a      	lsls	r2, r3, #5
 8007ac0:	69fb      	ldr	r3, [r7, #28]
 8007ac2:	4413      	add	r3, r2
 8007ac4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ac8:	461a      	mov	r2, r3
 8007aca:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007ace:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ad2:	015a      	lsls	r2, r3, #5
 8007ad4:	69fb      	ldr	r3, [r7, #28]
 8007ad6:	4413      	add	r3, r2
 8007ad8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ae0:	0151      	lsls	r1, r2, #5
 8007ae2:	69fa      	ldr	r2, [r7, #28]
 8007ae4:	440a      	add	r2, r1
 8007ae6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007aea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007aee:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007af2:	3301      	adds	r3, #1
 8007af4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	685b      	ldr	r3, [r3, #4]
 8007afa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007afc:	429a      	cmp	r2, r3
 8007afe:	d3c3      	bcc.n	8007a88 <HAL_PCD_IRQHandler+0x3c2>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8007b00:	69fb      	ldr	r3, [r7, #28]
 8007b02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b06:	69db      	ldr	r3, [r3, #28]
 8007b08:	69fa      	ldr	r2, [r7, #28]
 8007b0a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007b0e:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8007b12:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d016      	beq.n	8007b4a <HAL_PCD_IRQHandler+0x484>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007b1c:	69fb      	ldr	r3, [r7, #28]
 8007b1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b26:	69fa      	ldr	r2, [r7, #28]
 8007b28:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007b2c:	f043 030b 	orr.w	r3, r3, #11
 8007b30:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8007b34:	69fb      	ldr	r3, [r7, #28]
 8007b36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b3c:	69fa      	ldr	r2, [r7, #28]
 8007b3e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007b42:	f043 030b 	orr.w	r3, r3, #11
 8007b46:	6453      	str	r3, [r2, #68]	; 0x44
 8007b48:	e015      	b.n	8007b76 <HAL_PCD_IRQHandler+0x4b0>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8007b4a:	69fb      	ldr	r3, [r7, #28]
 8007b4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b50:	695b      	ldr	r3, [r3, #20]
 8007b52:	69fa      	ldr	r2, [r7, #28]
 8007b54:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007b58:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007b5c:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8007b60:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8007b62:	69fb      	ldr	r3, [r7, #28]
 8007b64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b68:	691b      	ldr	r3, [r3, #16]
 8007b6a:	69fa      	ldr	r2, [r7, #28]
 8007b6c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007b70:	f043 030b 	orr.w	r3, r3, #11
 8007b74:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8007b76:	69fb      	ldr	r3, [r7, #28]
 8007b78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	69fa      	ldr	r2, [r7, #28]
 8007b80:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007b84:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007b88:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6818      	ldr	r0, [r3, #0]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	691b      	ldr	r3, [r3, #16]
 8007b92:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007b9a:	461a      	mov	r2, r3
 8007b9c:	f005 fe90 	bl	800d8c0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	695a      	ldr	r2, [r3, #20]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8007bae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	f005 fdb4 	bl	800d722 <USB_ReadInterrupts>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007bc0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007bc4:	d124      	bne.n	8007c10 <HAL_PCD_IRQHandler+0x54a>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4618      	mov	r0, r3
 8007bcc:	f005 fe44 	bl	800d858 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	f004 ff5d 	bl	800ca94 <USB_GetDevSpeed>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	461a      	mov	r2, r3
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681c      	ldr	r4, [r3, #0]
 8007be6:	f001 f9b9 	bl	8008f5c <HAL_RCC_GetHCLKFreq>
 8007bea:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007bf0:	b2db      	uxtb	r3, r3
 8007bf2:	461a      	mov	r2, r3
 8007bf4:	4620      	mov	r0, r4
 8007bf6:	f004 fc93 	bl	800c520 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f00d f8d9 	bl	8014db2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	695a      	ldr	r2, [r3, #20]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8007c0e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4618      	mov	r0, r3
 8007c16:	f005 fd84 	bl	800d722 <USB_ReadInterrupts>
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	f003 0310 	and.w	r3, r3, #16
 8007c20:	2b10      	cmp	r3, #16
 8007c22:	d161      	bne.n	8007ce8 <HAL_PCD_IRQHandler+0x622>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	699a      	ldr	r2, [r3, #24]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f022 0210 	bic.w	r2, r2, #16
 8007c32:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8007c34:	6a3b      	ldr	r3, [r7, #32]
 8007c36:	6a1b      	ldr	r3, [r3, #32]
 8007c38:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	f003 020f 	and.w	r2, r3, #15
 8007c40:	4613      	mov	r3, r2
 8007c42:	00db      	lsls	r3, r3, #3
 8007c44:	1a9b      	subs	r3, r3, r2
 8007c46:	009b      	lsls	r3, r3, #2
 8007c48:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007c4c:	687a      	ldr	r2, [r7, #4]
 8007c4e:	4413      	add	r3, r2
 8007c50:	3304      	adds	r3, #4
 8007c52:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007c54:	693b      	ldr	r3, [r7, #16]
 8007c56:	0c5b      	lsrs	r3, r3, #17
 8007c58:	f003 030f 	and.w	r3, r3, #15
 8007c5c:	2b02      	cmp	r3, #2
 8007c5e:	d124      	bne.n	8007caa <HAL_PCD_IRQHandler+0x5e4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007c60:	693a      	ldr	r2, [r7, #16]
 8007c62:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8007c66:	4013      	ands	r3, r2
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d035      	beq.n	8007cd8 <HAL_PCD_IRQHandler+0x612>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8007c70:	693b      	ldr	r3, [r7, #16]
 8007c72:	091b      	lsrs	r3, r3, #4
 8007c74:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007c76:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007c7a:	b29b      	uxth	r3, r3
 8007c7c:	461a      	mov	r2, r3
 8007c7e:	6a38      	ldr	r0, [r7, #32]
 8007c80:	f005 fc00 	bl	800d484 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	68da      	ldr	r2, [r3, #12]
 8007c88:	693b      	ldr	r3, [r7, #16]
 8007c8a:	091b      	lsrs	r3, r3, #4
 8007c8c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007c90:	441a      	add	r2, r3
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	699a      	ldr	r2, [r3, #24]
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	091b      	lsrs	r3, r3, #4
 8007c9e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007ca2:	441a      	add	r2, r3
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	619a      	str	r2, [r3, #24]
 8007ca8:	e016      	b.n	8007cd8 <HAL_PCD_IRQHandler+0x612>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8007caa:	693b      	ldr	r3, [r7, #16]
 8007cac:	0c5b      	lsrs	r3, r3, #17
 8007cae:	f003 030f 	and.w	r3, r3, #15
 8007cb2:	2b06      	cmp	r3, #6
 8007cb4:	d110      	bne.n	8007cd8 <HAL_PCD_IRQHandler+0x612>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007cbc:	2208      	movs	r2, #8
 8007cbe:	4619      	mov	r1, r3
 8007cc0:	6a38      	ldr	r0, [r7, #32]
 8007cc2:	f005 fbdf 	bl	800d484 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	699a      	ldr	r2, [r3, #24]
 8007cca:	693b      	ldr	r3, [r7, #16]
 8007ccc:	091b      	lsrs	r3, r3, #4
 8007cce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007cd2:	441a      	add	r2, r3
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	699a      	ldr	r2, [r3, #24]
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f042 0210 	orr.w	r2, r2, #16
 8007ce6:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4618      	mov	r0, r3
 8007cee:	f005 fd18 	bl	800d722 <USB_ReadInterrupts>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	f003 0308 	and.w	r3, r3, #8
 8007cf8:	2b08      	cmp	r3, #8
 8007cfa:	d10a      	bne.n	8007d12 <HAL_PCD_IRQHandler+0x64c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f00d f84a 	bl	8014d96 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	695a      	ldr	r2, [r3, #20]
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f002 0208 	and.w	r2, r2, #8
 8007d10:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4618      	mov	r0, r3
 8007d18:	f005 fd03 	bl	800d722 <USB_ReadInterrupts>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007d22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d26:	d10f      	bne.n	8007d48 <HAL_PCD_IRQHandler+0x682>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8007d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	4619      	mov	r1, r3
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f00d f8ac 	bl	8014e90 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	695a      	ldr	r2, [r3, #20]
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8007d46:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	f005 fce8 	bl	800d722 <USB_ReadInterrupts>
 8007d52:	4603      	mov	r3, r0
 8007d54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007d58:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007d5c:	d10f      	bne.n	8007d7e <HAL_PCD_IRQHandler+0x6b8>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8007d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	4619      	mov	r1, r3
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f00d f87f 	bl	8014e6c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	695a      	ldr	r2, [r3, #20]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8007d7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4618      	mov	r0, r3
 8007d84:	f005 fccd 	bl	800d722 <USB_ReadInterrupts>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d92:	d10a      	bne.n	8007daa <HAL_PCD_IRQHandler+0x6e4>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007d94:	6878      	ldr	r0, [r7, #4]
 8007d96:	f00d f88d 	bl	8014eb4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	695a      	ldr	r2, [r3, #20]
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8007da8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	4618      	mov	r0, r3
 8007db0:	f005 fcb7 	bl	800d722 <USB_ReadInterrupts>
 8007db4:	4603      	mov	r3, r0
 8007db6:	f003 0304 	and.w	r3, r3, #4
 8007dba:	2b04      	cmp	r3, #4
 8007dbc:	d115      	bne.n	8007dea <HAL_PCD_IRQHandler+0x724>
    {
      temp = hpcd->Instance->GOTGINT;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007dc6:	693b      	ldr	r3, [r7, #16]
 8007dc8:	f003 0304 	and.w	r3, r3, #4
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d002      	beq.n	8007dd6 <HAL_PCD_IRQHandler+0x710>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007dd0:	6878      	ldr	r0, [r7, #4]
 8007dd2:	f00d f87d 	bl	8014ed0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	6859      	ldr	r1, [r3, #4]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	693a      	ldr	r2, [r7, #16]
 8007de2:	430a      	orrs	r2, r1
 8007de4:	605a      	str	r2, [r3, #4]
 8007de6:	e000      	b.n	8007dea <HAL_PCD_IRQHandler+0x724>
      return;
 8007de8:	bf00      	nop
    }
  }
}
 8007dea:	3734      	adds	r7, #52	; 0x34
 8007dec:	46bd      	mov	sp, r7
 8007dee:	bd90      	pop	{r4, r7, pc}

08007df0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b082      	sub	sp, #8
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	460b      	mov	r3, r1
 8007dfa:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007e02:	2b01      	cmp	r3, #1
 8007e04:	d101      	bne.n	8007e0a <HAL_PCD_SetAddress+0x1a>
 8007e06:	2302      	movs	r3, #2
 8007e08:	e013      	b.n	8007e32 <HAL_PCD_SetAddress+0x42>
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2201      	movs	r2, #1
 8007e0e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	78fa      	ldrb	r2, [r7, #3]
 8007e16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	78fa      	ldrb	r2, [r7, #3]
 8007e20:	4611      	mov	r1, r2
 8007e22:	4618      	mov	r0, r3
 8007e24:	f005 fc28 	bl	800d678 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8007e30:	2300      	movs	r3, #0
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	3708      	adds	r7, #8
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}

08007e3a <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8007e3a:	b580      	push	{r7, lr}
 8007e3c:	b084      	sub	sp, #16
 8007e3e:	af00      	add	r7, sp, #0
 8007e40:	6078      	str	r0, [r7, #4]
 8007e42:	4608      	mov	r0, r1
 8007e44:	4611      	mov	r1, r2
 8007e46:	461a      	mov	r2, r3
 8007e48:	4603      	mov	r3, r0
 8007e4a:	70fb      	strb	r3, [r7, #3]
 8007e4c:	460b      	mov	r3, r1
 8007e4e:	803b      	strh	r3, [r7, #0]
 8007e50:	4613      	mov	r3, r2
 8007e52:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8007e54:	2300      	movs	r3, #0
 8007e56:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007e58:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	da0f      	bge.n	8007e80 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007e60:	78fb      	ldrb	r3, [r7, #3]
 8007e62:	f003 020f 	and.w	r2, r3, #15
 8007e66:	4613      	mov	r3, r2
 8007e68:	00db      	lsls	r3, r3, #3
 8007e6a:	1a9b      	subs	r3, r3, r2
 8007e6c:	009b      	lsls	r3, r3, #2
 8007e6e:	3338      	adds	r3, #56	; 0x38
 8007e70:	687a      	ldr	r2, [r7, #4]
 8007e72:	4413      	add	r3, r2
 8007e74:	3304      	adds	r3, #4
 8007e76:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	705a      	strb	r2, [r3, #1]
 8007e7e:	e00f      	b.n	8007ea0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007e80:	78fb      	ldrb	r3, [r7, #3]
 8007e82:	f003 020f 	and.w	r2, r3, #15
 8007e86:	4613      	mov	r3, r2
 8007e88:	00db      	lsls	r3, r3, #3
 8007e8a:	1a9b      	subs	r3, r3, r2
 8007e8c:	009b      	lsls	r3, r3, #2
 8007e8e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007e92:	687a      	ldr	r2, [r7, #4]
 8007e94:	4413      	add	r3, r2
 8007e96:	3304      	adds	r3, #4
 8007e98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007ea0:	78fb      	ldrb	r3, [r7, #3]
 8007ea2:	f003 030f 	and.w	r3, r3, #15
 8007ea6:	b2da      	uxtb	r2, r3
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8007eac:	883a      	ldrh	r2, [r7, #0]
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	78ba      	ldrb	r2, [r7, #2]
 8007eb6:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	785b      	ldrb	r3, [r3, #1]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d004      	beq.n	8007eca <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	781b      	ldrb	r3, [r3, #0]
 8007ec4:	b29a      	uxth	r2, r3
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007eca:	78bb      	ldrb	r3, [r7, #2]
 8007ecc:	2b02      	cmp	r3, #2
 8007ece:	d102      	bne.n	8007ed6 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007edc:	2b01      	cmp	r3, #1
 8007ede:	d101      	bne.n	8007ee4 <HAL_PCD_EP_Open+0xaa>
 8007ee0:	2302      	movs	r3, #2
 8007ee2:	e00e      	b.n	8007f02 <HAL_PCD_EP_Open+0xc8>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	68f9      	ldr	r1, [r7, #12]
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f004 fdf2 	bl	800cadc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2200      	movs	r2, #0
 8007efc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8007f00:	7afb      	ldrb	r3, [r7, #11]
}
 8007f02:	4618      	mov	r0, r3
 8007f04:	3710      	adds	r7, #16
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bd80      	pop	{r7, pc}

08007f0a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007f0a:	b580      	push	{r7, lr}
 8007f0c:	b084      	sub	sp, #16
 8007f0e:	af00      	add	r7, sp, #0
 8007f10:	6078      	str	r0, [r7, #4]
 8007f12:	460b      	mov	r3, r1
 8007f14:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007f16:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	da0f      	bge.n	8007f3e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007f1e:	78fb      	ldrb	r3, [r7, #3]
 8007f20:	f003 020f 	and.w	r2, r3, #15
 8007f24:	4613      	mov	r3, r2
 8007f26:	00db      	lsls	r3, r3, #3
 8007f28:	1a9b      	subs	r3, r3, r2
 8007f2a:	009b      	lsls	r3, r3, #2
 8007f2c:	3338      	adds	r3, #56	; 0x38
 8007f2e:	687a      	ldr	r2, [r7, #4]
 8007f30:	4413      	add	r3, r2
 8007f32:	3304      	adds	r3, #4
 8007f34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2201      	movs	r2, #1
 8007f3a:	705a      	strb	r2, [r3, #1]
 8007f3c:	e00f      	b.n	8007f5e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007f3e:	78fb      	ldrb	r3, [r7, #3]
 8007f40:	f003 020f 	and.w	r2, r3, #15
 8007f44:	4613      	mov	r3, r2
 8007f46:	00db      	lsls	r3, r3, #3
 8007f48:	1a9b      	subs	r3, r3, r2
 8007f4a:	009b      	lsls	r3, r3, #2
 8007f4c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007f50:	687a      	ldr	r2, [r7, #4]
 8007f52:	4413      	add	r3, r2
 8007f54:	3304      	adds	r3, #4
 8007f56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8007f5e:	78fb      	ldrb	r3, [r7, #3]
 8007f60:	f003 030f 	and.w	r3, r3, #15
 8007f64:	b2da      	uxtb	r2, r3
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	d101      	bne.n	8007f78 <HAL_PCD_EP_Close+0x6e>
 8007f74:	2302      	movs	r3, #2
 8007f76:	e00e      	b.n	8007f96 <HAL_PCD_EP_Close+0x8c>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	68f9      	ldr	r1, [r7, #12]
 8007f86:	4618      	mov	r0, r3
 8007f88:	f004 fe2e 	bl	800cbe8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8007f94:	2300      	movs	r3, #0
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	3710      	adds	r7, #16
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	bd80      	pop	{r7, pc}

08007f9e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007f9e:	b580      	push	{r7, lr}
 8007fa0:	b086      	sub	sp, #24
 8007fa2:	af00      	add	r7, sp, #0
 8007fa4:	60f8      	str	r0, [r7, #12]
 8007fa6:	607a      	str	r2, [r7, #4]
 8007fa8:	603b      	str	r3, [r7, #0]
 8007faa:	460b      	mov	r3, r1
 8007fac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007fae:	7afb      	ldrb	r3, [r7, #11]
 8007fb0:	f003 020f 	and.w	r2, r3, #15
 8007fb4:	4613      	mov	r3, r2
 8007fb6:	00db      	lsls	r3, r3, #3
 8007fb8:	1a9b      	subs	r3, r3, r2
 8007fba:	009b      	lsls	r3, r3, #2
 8007fbc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007fc0:	68fa      	ldr	r2, [r7, #12]
 8007fc2:	4413      	add	r3, r2
 8007fc4:	3304      	adds	r3, #4
 8007fc6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	687a      	ldr	r2, [r7, #4]
 8007fcc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	683a      	ldr	r2, [r7, #0]
 8007fd2:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007fe0:	7afb      	ldrb	r3, [r7, #11]
 8007fe2:	f003 030f 	and.w	r3, r3, #15
 8007fe6:	b2da      	uxtb	r2, r3
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	691b      	ldr	r3, [r3, #16]
 8007ff0:	2b01      	cmp	r3, #1
 8007ff2:	d102      	bne.n	8007ffa <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007ff4:	687a      	ldr	r2, [r7, #4]
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007ffa:	7afb      	ldrb	r3, [r7, #11]
 8007ffc:	f003 030f 	and.w	r3, r3, #15
 8008000:	2b00      	cmp	r3, #0
 8008002:	d109      	bne.n	8008018 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	6818      	ldr	r0, [r3, #0]
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	691b      	ldr	r3, [r3, #16]
 800800c:	b2db      	uxtb	r3, r3
 800800e:	461a      	mov	r2, r3
 8008010:	6979      	ldr	r1, [r7, #20]
 8008012:	f005 f8b1 	bl	800d178 <USB_EP0StartXfer>
 8008016:	e008      	b.n	800802a <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	6818      	ldr	r0, [r3, #0]
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	691b      	ldr	r3, [r3, #16]
 8008020:	b2db      	uxtb	r3, r3
 8008022:	461a      	mov	r2, r3
 8008024:	6979      	ldr	r1, [r7, #20]
 8008026:	f004 fe63 	bl	800ccf0 <USB_EPStartXfer>
  }

  return HAL_OK;
 800802a:	2300      	movs	r3, #0
}
 800802c:	4618      	mov	r0, r3
 800802e:	3718      	adds	r7, #24
 8008030:	46bd      	mov	sp, r7
 8008032:	bd80      	pop	{r7, pc}

08008034 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008034:	b480      	push	{r7}
 8008036:	b083      	sub	sp, #12
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
 800803c:	460b      	mov	r3, r1
 800803e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008040:	78fb      	ldrb	r3, [r7, #3]
 8008042:	f003 020f 	and.w	r2, r3, #15
 8008046:	6879      	ldr	r1, [r7, #4]
 8008048:	4613      	mov	r3, r2
 800804a:	00db      	lsls	r3, r3, #3
 800804c:	1a9b      	subs	r3, r3, r2
 800804e:	009b      	lsls	r3, r3, #2
 8008050:	440b      	add	r3, r1
 8008052:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8008056:	681b      	ldr	r3, [r3, #0]
}
 8008058:	4618      	mov	r0, r3
 800805a:	370c      	adds	r7, #12
 800805c:	46bd      	mov	sp, r7
 800805e:	bc80      	pop	{r7}
 8008060:	4770      	bx	lr

08008062 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008062:	b580      	push	{r7, lr}
 8008064:	b086      	sub	sp, #24
 8008066:	af00      	add	r7, sp, #0
 8008068:	60f8      	str	r0, [r7, #12]
 800806a:	607a      	str	r2, [r7, #4]
 800806c:	603b      	str	r3, [r7, #0]
 800806e:	460b      	mov	r3, r1
 8008070:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008072:	7afb      	ldrb	r3, [r7, #11]
 8008074:	f003 020f 	and.w	r2, r3, #15
 8008078:	4613      	mov	r3, r2
 800807a:	00db      	lsls	r3, r3, #3
 800807c:	1a9b      	subs	r3, r3, r2
 800807e:	009b      	lsls	r3, r3, #2
 8008080:	3338      	adds	r3, #56	; 0x38
 8008082:	68fa      	ldr	r2, [r7, #12]
 8008084:	4413      	add	r3, r2
 8008086:	3304      	adds	r3, #4
 8008088:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	687a      	ldr	r2, [r7, #4]
 800808e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008090:	697b      	ldr	r3, [r7, #20]
 8008092:	683a      	ldr	r2, [r7, #0]
 8008094:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	2200      	movs	r2, #0
 800809a:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800809c:	697b      	ldr	r3, [r7, #20]
 800809e:	2201      	movs	r2, #1
 80080a0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80080a2:	7afb      	ldrb	r3, [r7, #11]
 80080a4:	f003 030f 	and.w	r3, r3, #15
 80080a8:	b2da      	uxtb	r2, r3
 80080aa:	697b      	ldr	r3, [r7, #20]
 80080ac:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	691b      	ldr	r3, [r3, #16]
 80080b2:	2b01      	cmp	r3, #1
 80080b4:	d102      	bne.n	80080bc <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80080b6:	687a      	ldr	r2, [r7, #4]
 80080b8:	697b      	ldr	r3, [r7, #20]
 80080ba:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80080bc:	7afb      	ldrb	r3, [r7, #11]
 80080be:	f003 030f 	and.w	r3, r3, #15
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d109      	bne.n	80080da <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	6818      	ldr	r0, [r3, #0]
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	691b      	ldr	r3, [r3, #16]
 80080ce:	b2db      	uxtb	r3, r3
 80080d0:	461a      	mov	r2, r3
 80080d2:	6979      	ldr	r1, [r7, #20]
 80080d4:	f005 f850 	bl	800d178 <USB_EP0StartXfer>
 80080d8:	e008      	b.n	80080ec <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	6818      	ldr	r0, [r3, #0]
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	691b      	ldr	r3, [r3, #16]
 80080e2:	b2db      	uxtb	r3, r3
 80080e4:	461a      	mov	r2, r3
 80080e6:	6979      	ldr	r1, [r7, #20]
 80080e8:	f004 fe02 	bl	800ccf0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80080ec:	2300      	movs	r3, #0
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	3718      	adds	r7, #24
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}

080080f6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80080f6:	b580      	push	{r7, lr}
 80080f8:	b084      	sub	sp, #16
 80080fa:	af00      	add	r7, sp, #0
 80080fc:	6078      	str	r0, [r7, #4]
 80080fe:	460b      	mov	r3, r1
 8008100:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008102:	78fb      	ldrb	r3, [r7, #3]
 8008104:	f003 020f 	and.w	r2, r3, #15
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	685b      	ldr	r3, [r3, #4]
 800810c:	429a      	cmp	r2, r3
 800810e:	d901      	bls.n	8008114 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008110:	2301      	movs	r3, #1
 8008112:	e050      	b.n	80081b6 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008114:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008118:	2b00      	cmp	r3, #0
 800811a:	da0f      	bge.n	800813c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800811c:	78fb      	ldrb	r3, [r7, #3]
 800811e:	f003 020f 	and.w	r2, r3, #15
 8008122:	4613      	mov	r3, r2
 8008124:	00db      	lsls	r3, r3, #3
 8008126:	1a9b      	subs	r3, r3, r2
 8008128:	009b      	lsls	r3, r3, #2
 800812a:	3338      	adds	r3, #56	; 0x38
 800812c:	687a      	ldr	r2, [r7, #4]
 800812e:	4413      	add	r3, r2
 8008130:	3304      	adds	r3, #4
 8008132:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	2201      	movs	r2, #1
 8008138:	705a      	strb	r2, [r3, #1]
 800813a:	e00d      	b.n	8008158 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800813c:	78fa      	ldrb	r2, [r7, #3]
 800813e:	4613      	mov	r3, r2
 8008140:	00db      	lsls	r3, r3, #3
 8008142:	1a9b      	subs	r3, r3, r2
 8008144:	009b      	lsls	r3, r3, #2
 8008146:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800814a:	687a      	ldr	r2, [r7, #4]
 800814c:	4413      	add	r3, r2
 800814e:	3304      	adds	r3, #4
 8008150:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2200      	movs	r2, #0
 8008156:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	2201      	movs	r2, #1
 800815c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800815e:	78fb      	ldrb	r3, [r7, #3]
 8008160:	f003 030f 	and.w	r3, r3, #15
 8008164:	b2da      	uxtb	r2, r3
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008170:	2b01      	cmp	r3, #1
 8008172:	d101      	bne.n	8008178 <HAL_PCD_EP_SetStall+0x82>
 8008174:	2302      	movs	r3, #2
 8008176:	e01e      	b.n	80081b6 <HAL_PCD_EP_SetStall+0xc0>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2201      	movs	r2, #1
 800817c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	68f9      	ldr	r1, [r7, #12]
 8008186:	4618      	mov	r0, r3
 8008188:	f005 f9a4 	bl	800d4d4 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800818c:	78fb      	ldrb	r3, [r7, #3]
 800818e:	f003 030f 	and.w	r3, r3, #15
 8008192:	2b00      	cmp	r3, #0
 8008194:	d10a      	bne.n	80081ac <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6818      	ldr	r0, [r3, #0]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	691b      	ldr	r3, [r3, #16]
 800819e:	b2d9      	uxtb	r1, r3
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80081a6:	461a      	mov	r2, r3
 80081a8:	f005 fb8a 	bl	800d8c0 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2200      	movs	r2, #0
 80081b0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80081b4:	2300      	movs	r3, #0
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	3710      	adds	r7, #16
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}

080081be <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80081be:	b580      	push	{r7, lr}
 80081c0:	b084      	sub	sp, #16
 80081c2:	af00      	add	r7, sp, #0
 80081c4:	6078      	str	r0, [r7, #4]
 80081c6:	460b      	mov	r3, r1
 80081c8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80081ca:	78fb      	ldrb	r3, [r7, #3]
 80081cc:	f003 020f 	and.w	r2, r3, #15
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	685b      	ldr	r3, [r3, #4]
 80081d4:	429a      	cmp	r2, r3
 80081d6:	d901      	bls.n	80081dc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80081d8:	2301      	movs	r3, #1
 80081da:	e042      	b.n	8008262 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80081dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	da0f      	bge.n	8008204 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80081e4:	78fb      	ldrb	r3, [r7, #3]
 80081e6:	f003 020f 	and.w	r2, r3, #15
 80081ea:	4613      	mov	r3, r2
 80081ec:	00db      	lsls	r3, r3, #3
 80081ee:	1a9b      	subs	r3, r3, r2
 80081f0:	009b      	lsls	r3, r3, #2
 80081f2:	3338      	adds	r3, #56	; 0x38
 80081f4:	687a      	ldr	r2, [r7, #4]
 80081f6:	4413      	add	r3, r2
 80081f8:	3304      	adds	r3, #4
 80081fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	2201      	movs	r2, #1
 8008200:	705a      	strb	r2, [r3, #1]
 8008202:	e00f      	b.n	8008224 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008204:	78fb      	ldrb	r3, [r7, #3]
 8008206:	f003 020f 	and.w	r2, r3, #15
 800820a:	4613      	mov	r3, r2
 800820c:	00db      	lsls	r3, r3, #3
 800820e:	1a9b      	subs	r3, r3, r2
 8008210:	009b      	lsls	r3, r3, #2
 8008212:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008216:	687a      	ldr	r2, [r7, #4]
 8008218:	4413      	add	r3, r2
 800821a:	3304      	adds	r3, #4
 800821c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	2200      	movs	r2, #0
 8008222:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	2200      	movs	r2, #0
 8008228:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800822a:	78fb      	ldrb	r3, [r7, #3]
 800822c:	f003 030f 	and.w	r3, r3, #15
 8008230:	b2da      	uxtb	r2, r3
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800823c:	2b01      	cmp	r3, #1
 800823e:	d101      	bne.n	8008244 <HAL_PCD_EP_ClrStall+0x86>
 8008240:	2302      	movs	r3, #2
 8008242:	e00e      	b.n	8008262 <HAL_PCD_EP_ClrStall+0xa4>
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2201      	movs	r2, #1
 8008248:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	68f9      	ldr	r1, [r7, #12]
 8008252:	4618      	mov	r0, r3
 8008254:	f005 f9ab 	bl	800d5ae <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2200      	movs	r2, #0
 800825c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008260:	2300      	movs	r3, #0
}
 8008262:	4618      	mov	r0, r3
 8008264:	3710      	adds	r7, #16
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}

0800826a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800826a:	b580      	push	{r7, lr}
 800826c:	b08a      	sub	sp, #40	; 0x28
 800826e:	af02      	add	r7, sp, #8
 8008270:	6078      	str	r0, [r7, #4]
 8008272:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800827e:	683a      	ldr	r2, [r7, #0]
 8008280:	4613      	mov	r3, r2
 8008282:	00db      	lsls	r3, r3, #3
 8008284:	1a9b      	subs	r3, r3, r2
 8008286:	009b      	lsls	r3, r3, #2
 8008288:	3338      	adds	r3, #56	; 0x38
 800828a:	687a      	ldr	r2, [r7, #4]
 800828c:	4413      	add	r3, r2
 800828e:	3304      	adds	r3, #4
 8008290:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	699a      	ldr	r2, [r3, #24]
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	695b      	ldr	r3, [r3, #20]
 800829a:	429a      	cmp	r2, r3
 800829c:	d901      	bls.n	80082a2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800829e:	2301      	movs	r3, #1
 80082a0:	e06c      	b.n	800837c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	695a      	ldr	r2, [r3, #20]
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	699b      	ldr	r3, [r3, #24]
 80082aa:	1ad3      	subs	r3, r2, r3
 80082ac:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	689b      	ldr	r3, [r3, #8]
 80082b2:	69fa      	ldr	r2, [r7, #28]
 80082b4:	429a      	cmp	r2, r3
 80082b6:	d902      	bls.n	80082be <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	689b      	ldr	r3, [r3, #8]
 80082bc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80082be:	69fb      	ldr	r3, [r7, #28]
 80082c0:	3303      	adds	r3, #3
 80082c2:	089b      	lsrs	r3, r3, #2
 80082c4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80082c6:	e02b      	b.n	8008320 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	695a      	ldr	r2, [r3, #20]
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	699b      	ldr	r3, [r3, #24]
 80082d0:	1ad3      	subs	r3, r2, r3
 80082d2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	689b      	ldr	r3, [r3, #8]
 80082d8:	69fa      	ldr	r2, [r7, #28]
 80082da:	429a      	cmp	r2, r3
 80082dc:	d902      	bls.n	80082e4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80082e4:	69fb      	ldr	r3, [r7, #28]
 80082e6:	3303      	adds	r3, #3
 80082e8:	089b      	lsrs	r3, r3, #2
 80082ea:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	68d9      	ldr	r1, [r3, #12]
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	b2da      	uxtb	r2, r3
 80082f4:	69fb      	ldr	r3, [r7, #28]
 80082f6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80082fc:	b2db      	uxtb	r3, r3
 80082fe:	9300      	str	r3, [sp, #0]
 8008300:	4603      	mov	r3, r0
 8008302:	6978      	ldr	r0, [r7, #20]
 8008304:	f005 f88a 	bl	800d41c <USB_WritePacket>

    ep->xfer_buff  += len;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	68da      	ldr	r2, [r3, #12]
 800830c:	69fb      	ldr	r3, [r7, #28]
 800830e:	441a      	add	r2, r3
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	699a      	ldr	r2, [r3, #24]
 8008318:	69fb      	ldr	r3, [r7, #28]
 800831a:	441a      	add	r2, r3
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	015a      	lsls	r2, r3, #5
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	4413      	add	r3, r2
 8008328:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800832c:	699b      	ldr	r3, [r3, #24]
 800832e:	b29b      	uxth	r3, r3
 8008330:	69ba      	ldr	r2, [r7, #24]
 8008332:	429a      	cmp	r2, r3
 8008334:	d809      	bhi.n	800834a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	699a      	ldr	r2, [r3, #24]
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800833e:	429a      	cmp	r2, r3
 8008340:	d203      	bcs.n	800834a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	695b      	ldr	r3, [r3, #20]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d1be      	bne.n	80082c8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	695a      	ldr	r2, [r3, #20]
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	699b      	ldr	r3, [r3, #24]
 8008352:	429a      	cmp	r2, r3
 8008354:	d811      	bhi.n	800837a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	f003 030f 	and.w	r3, r3, #15
 800835c:	2201      	movs	r2, #1
 800835e:	fa02 f303 	lsl.w	r3, r2, r3
 8008362:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800836a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800836c:	68bb      	ldr	r3, [r7, #8]
 800836e:	43db      	mvns	r3, r3
 8008370:	6939      	ldr	r1, [r7, #16]
 8008372:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008376:	4013      	ands	r3, r2
 8008378:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800837a:	2300      	movs	r3, #0
}
 800837c:	4618      	mov	r0, r3
 800837e:	3720      	adds	r7, #32
 8008380:	46bd      	mov	sp, r7
 8008382:	bd80      	pop	{r7, pc}

08008384 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b086      	sub	sp, #24
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
 800838c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008394:	697b      	ldr	r3, [r7, #20]
 8008396:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008398:	697b      	ldr	r3, [r7, #20]
 800839a:	333c      	adds	r3, #60	; 0x3c
 800839c:	3304      	adds	r3, #4
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	015a      	lsls	r2, r3, #5
 80083a6:	693b      	ldr	r3, [r7, #16]
 80083a8:	4413      	add	r3, r2
 80083aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083ae:	689b      	ldr	r3, [r3, #8]
 80083b0:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	691b      	ldr	r3, [r3, #16]
 80083b6:	2b01      	cmp	r3, #1
 80083b8:	f040 80b3 	bne.w	8008522 <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	f003 0308 	and.w	r3, r3, #8
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d028      	beq.n	8008418 <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	4a70      	ldr	r2, [pc, #448]	; (800858c <PCD_EP_OutXfrComplete_int+0x208>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d90e      	bls.n	80083ec <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d009      	beq.n	80083ec <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	015a      	lsls	r2, r3, #5
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	4413      	add	r3, r2
 80083e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083e4:	461a      	mov	r2, r3
 80083e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80083ea:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	f00c fc8b 	bl	8014d08 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6818      	ldr	r0, [r3, #0]
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80083fc:	461a      	mov	r2, r3
 80083fe:	2101      	movs	r1, #1
 8008400:	f005 fa5e 	bl	800d8c0 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	015a      	lsls	r2, r3, #5
 8008408:	693b      	ldr	r3, [r7, #16]
 800840a:	4413      	add	r3, r2
 800840c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008410:	461a      	mov	r2, r3
 8008412:	2308      	movs	r3, #8
 8008414:	6093      	str	r3, [r2, #8]
 8008416:	e0b3      	b.n	8008580 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	f003 0320 	and.w	r3, r3, #32
 800841e:	2b00      	cmp	r3, #0
 8008420:	d009      	beq.n	8008436 <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	015a      	lsls	r2, r3, #5
 8008426:	693b      	ldr	r3, [r7, #16]
 8008428:	4413      	add	r3, r2
 800842a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800842e:	461a      	mov	r2, r3
 8008430:	2320      	movs	r3, #32
 8008432:	6093      	str	r3, [r2, #8]
 8008434:	e0a4      	b.n	8008580 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8008436:	68bb      	ldr	r3, [r7, #8]
 8008438:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800843c:	2b00      	cmp	r3, #0
 800843e:	f040 809f 	bne.w	8008580 <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	4a51      	ldr	r2, [pc, #324]	; (800858c <PCD_EP_OutXfrComplete_int+0x208>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d90f      	bls.n	800846a <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008450:	2b00      	cmp	r3, #0
 8008452:	d00a      	beq.n	800846a <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	015a      	lsls	r2, r3, #5
 8008458:	693b      	ldr	r3, [r7, #16]
 800845a:	4413      	add	r3, r2
 800845c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008460:	461a      	mov	r2, r3
 8008462:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008466:	6093      	str	r3, [r2, #8]
 8008468:	e08a      	b.n	8008580 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800846a:	6879      	ldr	r1, [r7, #4]
 800846c:	683a      	ldr	r2, [r7, #0]
 800846e:	4613      	mov	r3, r2
 8008470:	00db      	lsls	r3, r3, #3
 8008472:	1a9b      	subs	r3, r3, r2
 8008474:	009b      	lsls	r3, r3, #2
 8008476:	440b      	add	r3, r1
 8008478:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800847c:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	0159      	lsls	r1, r3, #5
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	440b      	add	r3, r1
 8008486:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800848a:	691b      	ldr	r3, [r3, #16]
 800848c:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8008490:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	683a      	ldr	r2, [r7, #0]
 8008496:	4613      	mov	r3, r2
 8008498:	00db      	lsls	r3, r3, #3
 800849a:	1a9b      	subs	r3, r3, r2
 800849c:	009b      	lsls	r3, r3, #2
 800849e:	4403      	add	r3, r0
 80084a0:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80084a4:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80084a6:	6879      	ldr	r1, [r7, #4]
 80084a8:	683a      	ldr	r2, [r7, #0]
 80084aa:	4613      	mov	r3, r2
 80084ac:	00db      	lsls	r3, r3, #3
 80084ae:	1a9b      	subs	r3, r3, r2
 80084b0:	009b      	lsls	r3, r3, #2
 80084b2:	440b      	add	r3, r1
 80084b4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80084b8:	6819      	ldr	r1, [r3, #0]
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	683a      	ldr	r2, [r7, #0]
 80084be:	4613      	mov	r3, r2
 80084c0:	00db      	lsls	r3, r3, #3
 80084c2:	1a9b      	subs	r3, r3, r2
 80084c4:	009b      	lsls	r3, r3, #2
 80084c6:	4403      	add	r3, r0
 80084c8:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4419      	add	r1, r3
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	683a      	ldr	r2, [r7, #0]
 80084d4:	4613      	mov	r3, r2
 80084d6:	00db      	lsls	r3, r3, #3
 80084d8:	1a9b      	subs	r3, r3, r2
 80084da:	009b      	lsls	r3, r3, #2
 80084dc:	4403      	add	r3, r0
 80084de:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80084e2:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	b2db      	uxtb	r3, r3
 80084e8:	4619      	mov	r1, r3
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f00c fc1e 	bl	8014d2c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d144      	bne.n	8008580 <PCD_EP_OutXfrComplete_int+0x1fc>
 80084f6:	6879      	ldr	r1, [r7, #4]
 80084f8:	683a      	ldr	r2, [r7, #0]
 80084fa:	4613      	mov	r3, r2
 80084fc:	00db      	lsls	r3, r3, #3
 80084fe:	1a9b      	subs	r3, r3, r2
 8008500:	009b      	lsls	r3, r3, #2
 8008502:	440b      	add	r3, r1
 8008504:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d138      	bne.n	8008580 <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6818      	ldr	r0, [r3, #0]
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008518:	461a      	mov	r2, r3
 800851a:	2101      	movs	r1, #1
 800851c:	f005 f9d0 	bl	800d8c0 <USB_EP0_OutStart>
 8008520:	e02e      	b.n	8008580 <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	4a1a      	ldr	r2, [pc, #104]	; (8008590 <PCD_EP_OutXfrComplete_int+0x20c>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d124      	bne.n	8008574 <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800852a:	68bb      	ldr	r3, [r7, #8]
 800852c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008530:	2b00      	cmp	r3, #0
 8008532:	d00a      	beq.n	800854a <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	015a      	lsls	r2, r3, #5
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	4413      	add	r3, r2
 800853c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008540:	461a      	mov	r2, r3
 8008542:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008546:	6093      	str	r3, [r2, #8]
 8008548:	e01a      	b.n	8008580 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	f003 0320 	and.w	r3, r3, #32
 8008550:	2b00      	cmp	r3, #0
 8008552:	d008      	beq.n	8008566 <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	015a      	lsls	r2, r3, #5
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	4413      	add	r3, r2
 800855c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008560:	461a      	mov	r2, r3
 8008562:	2320      	movs	r3, #32
 8008564:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	b2db      	uxtb	r3, r3
 800856a:	4619      	mov	r1, r3
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f00c fbdd 	bl	8014d2c <HAL_PCD_DataOutStageCallback>
 8008572:	e005      	b.n	8008580 <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	b2db      	uxtb	r3, r3
 8008578:	4619      	mov	r1, r3
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f00c fbd6 	bl	8014d2c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8008580:	2300      	movs	r3, #0
}
 8008582:	4618      	mov	r0, r3
 8008584:	3718      	adds	r7, #24
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}
 800858a:	bf00      	nop
 800858c:	4f54300a 	.word	0x4f54300a
 8008590:	4f54310a 	.word	0x4f54310a

08008594 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b086      	sub	sp, #24
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
 800859c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085a4:	697b      	ldr	r3, [r7, #20]
 80085a6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	333c      	adds	r3, #60	; 0x3c
 80085ac:	3304      	adds	r3, #4
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	015a      	lsls	r2, r3, #5
 80085b6:	693b      	ldr	r3, [r7, #16]
 80085b8:	4413      	add	r3, r2
 80085ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085be:	689b      	ldr	r3, [r3, #8]
 80085c0:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	691b      	ldr	r3, [r3, #16]
 80085c6:	2b01      	cmp	r3, #1
 80085c8:	d113      	bne.n	80085f2 <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	4a1f      	ldr	r2, [pc, #124]	; (800864c <PCD_EP_OutSetupPacket_int+0xb8>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d922      	bls.n	8008618 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d01d      	beq.n	8008618 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	015a      	lsls	r2, r3, #5
 80085e0:	693b      	ldr	r3, [r7, #16]
 80085e2:	4413      	add	r3, r2
 80085e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085e8:	461a      	mov	r2, r3
 80085ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80085ee:	6093      	str	r3, [r2, #8]
 80085f0:	e012      	b.n	8008618 <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	4a16      	ldr	r2, [pc, #88]	; (8008650 <PCD_EP_OutSetupPacket_int+0xbc>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d10e      	bne.n	8008618 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 8008600:	2b00      	cmp	r3, #0
 8008602:	d009      	beq.n	8008618 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	015a      	lsls	r2, r3, #5
 8008608:	693b      	ldr	r3, [r7, #16]
 800860a:	4413      	add	r3, r2
 800860c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008610:	461a      	mov	r2, r3
 8008612:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008616:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f00c fb75 	bl	8014d08 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	4a0a      	ldr	r2, [pc, #40]	; (800864c <PCD_EP_OutSetupPacket_int+0xb8>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d90c      	bls.n	8008640 <PCD_EP_OutSetupPacket_int+0xac>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	691b      	ldr	r3, [r3, #16]
 800862a:	2b01      	cmp	r3, #1
 800862c:	d108      	bne.n	8008640 <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6818      	ldr	r0, [r3, #0]
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008638:	461a      	mov	r2, r3
 800863a:	2101      	movs	r1, #1
 800863c:	f005 f940 	bl	800d8c0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8008640:	2300      	movs	r3, #0
}
 8008642:	4618      	mov	r0, r3
 8008644:	3718      	adds	r7, #24
 8008646:	46bd      	mov	sp, r7
 8008648:	bd80      	pop	{r7, pc}
 800864a:	bf00      	nop
 800864c:	4f54300a 	.word	0x4f54300a
 8008650:	4f54310a 	.word	0x4f54310a

08008654 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8008654:	b480      	push	{r7}
 8008656:	b085      	sub	sp, #20
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
 800865c:	460b      	mov	r3, r1
 800865e:	70fb      	strb	r3, [r7, #3]
 8008660:	4613      	mov	r3, r2
 8008662:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800866a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800866c:	78fb      	ldrb	r3, [r7, #3]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d107      	bne.n	8008682 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8008672:	883b      	ldrh	r3, [r7, #0]
 8008674:	0419      	lsls	r1, r3, #16
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	68ba      	ldr	r2, [r7, #8]
 800867c:	430a      	orrs	r2, r1
 800867e:	629a      	str	r2, [r3, #40]	; 0x28
 8008680:	e028      	b.n	80086d4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008688:	0c1b      	lsrs	r3, r3, #16
 800868a:	68ba      	ldr	r2, [r7, #8]
 800868c:	4413      	add	r3, r2
 800868e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008690:	2300      	movs	r3, #0
 8008692:	73fb      	strb	r3, [r7, #15]
 8008694:	e00d      	b.n	80086b2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681a      	ldr	r2, [r3, #0]
 800869a:	7bfb      	ldrb	r3, [r7, #15]
 800869c:	3340      	adds	r3, #64	; 0x40
 800869e:	009b      	lsls	r3, r3, #2
 80086a0:	4413      	add	r3, r2
 80086a2:	685b      	ldr	r3, [r3, #4]
 80086a4:	0c1b      	lsrs	r3, r3, #16
 80086a6:	68ba      	ldr	r2, [r7, #8]
 80086a8:	4413      	add	r3, r2
 80086aa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80086ac:	7bfb      	ldrb	r3, [r7, #15]
 80086ae:	3301      	adds	r3, #1
 80086b0:	73fb      	strb	r3, [r7, #15]
 80086b2:	7bfa      	ldrb	r2, [r7, #15]
 80086b4:	78fb      	ldrb	r3, [r7, #3]
 80086b6:	3b01      	subs	r3, #1
 80086b8:	429a      	cmp	r2, r3
 80086ba:	d3ec      	bcc.n	8008696 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80086bc:	883b      	ldrh	r3, [r7, #0]
 80086be:	0418      	lsls	r0, r3, #16
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6819      	ldr	r1, [r3, #0]
 80086c4:	78fb      	ldrb	r3, [r7, #3]
 80086c6:	3b01      	subs	r3, #1
 80086c8:	68ba      	ldr	r2, [r7, #8]
 80086ca:	4302      	orrs	r2, r0
 80086cc:	3340      	adds	r3, #64	; 0x40
 80086ce:	009b      	lsls	r3, r3, #2
 80086d0:	440b      	add	r3, r1
 80086d2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80086d4:	2300      	movs	r3, #0
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3714      	adds	r7, #20
 80086da:	46bd      	mov	sp, r7
 80086dc:	bc80      	pop	{r7}
 80086de:	4770      	bx	lr

080086e0 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80086e0:	b480      	push	{r7}
 80086e2:	b083      	sub	sp, #12
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
 80086e8:	460b      	mov	r3, r1
 80086ea:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	887a      	ldrh	r2, [r7, #2]
 80086f2:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80086f4:	2300      	movs	r3, #0
}
 80086f6:	4618      	mov	r0, r3
 80086f8:	370c      	adds	r7, #12
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bc80      	pop	{r7}
 80086fe:	4770      	bx	lr

08008700 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b090      	sub	sp, #64	; 0x40
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d101      	bne.n	8008712 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800870e:	2301      	movs	r3, #1
 8008710:	e253      	b.n	8008bba <HAL_RCC_OscConfig+0x4ba>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f003 0301 	and.w	r3, r3, #1
 800871a:	2b00      	cmp	r3, #0
 800871c:	d050      	beq.n	80087c0 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800871e:	4ba3      	ldr	r3, [pc, #652]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 8008720:	689b      	ldr	r3, [r3, #8]
 8008722:	f003 030c 	and.w	r3, r3, #12
 8008726:	2b04      	cmp	r3, #4
 8008728:	d00c      	beq.n	8008744 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800872a:	4ba0      	ldr	r3, [pc, #640]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 800872c:	689b      	ldr	r3, [r3, #8]
 800872e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008732:	2b08      	cmp	r3, #8
 8008734:	d112      	bne.n	800875c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008736:	4b9d      	ldr	r3, [pc, #628]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 8008738:	685b      	ldr	r3, [r3, #4]
 800873a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800873e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008742:	d10b      	bne.n	800875c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008744:	4b99      	ldr	r3, [pc, #612]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800874c:	2b00      	cmp	r3, #0
 800874e:	d036      	beq.n	80087be <HAL_RCC_OscConfig+0xbe>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	685b      	ldr	r3, [r3, #4]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d132      	bne.n	80087be <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8008758:	2301      	movs	r3, #1
 800875a:	e22e      	b.n	8008bba <HAL_RCC_OscConfig+0x4ba>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	685a      	ldr	r2, [r3, #4]
 8008760:	4b93      	ldr	r3, [pc, #588]	; (80089b0 <HAL_RCC_OscConfig+0x2b0>)
 8008762:	b2d2      	uxtb	r2, r2
 8008764:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	685b      	ldr	r3, [r3, #4]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d013      	beq.n	8008796 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800876e:	f7fa fdf1 	bl	8003354 <HAL_GetTick>
 8008772:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008774:	e008      	b.n	8008788 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008776:	f7fa fded 	bl	8003354 <HAL_GetTick>
 800877a:	4602      	mov	r2, r0
 800877c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800877e:	1ad3      	subs	r3, r2, r3
 8008780:	2b64      	cmp	r3, #100	; 0x64
 8008782:	d901      	bls.n	8008788 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8008784:	2303      	movs	r3, #3
 8008786:	e218      	b.n	8008bba <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008788:	4b88      	ldr	r3, [pc, #544]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008790:	2b00      	cmp	r3, #0
 8008792:	d0f0      	beq.n	8008776 <HAL_RCC_OscConfig+0x76>
 8008794:	e014      	b.n	80087c0 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008796:	f7fa fddd 	bl	8003354 <HAL_GetTick>
 800879a:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800879c:	e008      	b.n	80087b0 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800879e:	f7fa fdd9 	bl	8003354 <HAL_GetTick>
 80087a2:	4602      	mov	r2, r0
 80087a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087a6:	1ad3      	subs	r3, r2, r3
 80087a8:	2b64      	cmp	r3, #100	; 0x64
 80087aa:	d901      	bls.n	80087b0 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 80087ac:	2303      	movs	r3, #3
 80087ae:	e204      	b.n	8008bba <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80087b0:	4b7e      	ldr	r3, [pc, #504]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d1f0      	bne.n	800879e <HAL_RCC_OscConfig+0x9e>
 80087bc:	e000      	b.n	80087c0 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80087be:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f003 0302 	and.w	r3, r3, #2
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d077      	beq.n	80088bc <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80087cc:	4b77      	ldr	r3, [pc, #476]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 80087ce:	689b      	ldr	r3, [r3, #8]
 80087d0:	f003 030c 	and.w	r3, r3, #12
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d00b      	beq.n	80087f0 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80087d8:	4b74      	ldr	r3, [pc, #464]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 80087da:	689b      	ldr	r3, [r3, #8]
 80087dc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80087e0:	2b08      	cmp	r3, #8
 80087e2:	d126      	bne.n	8008832 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80087e4:	4b71      	ldr	r3, [pc, #452]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 80087e6:	685b      	ldr	r3, [r3, #4]
 80087e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d120      	bne.n	8008832 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80087f0:	4b6e      	ldr	r3, [pc, #440]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f003 0302 	and.w	r3, r3, #2
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d005      	beq.n	8008808 <HAL_RCC_OscConfig+0x108>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	68db      	ldr	r3, [r3, #12]
 8008800:	2b01      	cmp	r3, #1
 8008802:	d001      	beq.n	8008808 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008804:	2301      	movs	r3, #1
 8008806:	e1d8      	b.n	8008bba <HAL_RCC_OscConfig+0x4ba>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008808:	4b68      	ldr	r3, [pc, #416]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	691b      	ldr	r3, [r3, #16]
 8008814:	21f8      	movs	r1, #248	; 0xf8
 8008816:	6339      	str	r1, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008818:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800881a:	fa91 f1a1 	rbit	r1, r1
 800881e:	62f9      	str	r1, [r7, #44]	; 0x2c
  return result;
 8008820:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008822:	fab1 f181 	clz	r1, r1
 8008826:	b2c9      	uxtb	r1, r1
 8008828:	408b      	lsls	r3, r1
 800882a:	4960      	ldr	r1, [pc, #384]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 800882c:	4313      	orrs	r3, r2
 800882e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008830:	e044      	b.n	80088bc <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	68db      	ldr	r3, [r3, #12]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d02a      	beq.n	8008890 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800883a:	4b5e      	ldr	r3, [pc, #376]	; (80089b4 <HAL_RCC_OscConfig+0x2b4>)
 800883c:	2201      	movs	r2, #1
 800883e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008840:	f7fa fd88 	bl	8003354 <HAL_GetTick>
 8008844:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008846:	e008      	b.n	800885a <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008848:	f7fa fd84 	bl	8003354 <HAL_GetTick>
 800884c:	4602      	mov	r2, r0
 800884e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008850:	1ad3      	subs	r3, r2, r3
 8008852:	2b02      	cmp	r3, #2
 8008854:	d901      	bls.n	800885a <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8008856:	2303      	movs	r3, #3
 8008858:	e1af      	b.n	8008bba <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800885a:	4b54      	ldr	r3, [pc, #336]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f003 0302 	and.w	r3, r3, #2
 8008862:	2b00      	cmp	r3, #0
 8008864:	d0f0      	beq.n	8008848 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008866:	4b51      	ldr	r3, [pc, #324]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	691b      	ldr	r3, [r3, #16]
 8008872:	21f8      	movs	r1, #248	; 0xf8
 8008874:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008876:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008878:	fa91 f1a1 	rbit	r1, r1
 800887c:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 800887e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008880:	fab1 f181 	clz	r1, r1
 8008884:	b2c9      	uxtb	r1, r1
 8008886:	408b      	lsls	r3, r1
 8008888:	4948      	ldr	r1, [pc, #288]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 800888a:	4313      	orrs	r3, r2
 800888c:	600b      	str	r3, [r1, #0]
 800888e:	e015      	b.n	80088bc <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008890:	4b48      	ldr	r3, [pc, #288]	; (80089b4 <HAL_RCC_OscConfig+0x2b4>)
 8008892:	2200      	movs	r2, #0
 8008894:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008896:	f7fa fd5d 	bl	8003354 <HAL_GetTick>
 800889a:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800889c:	e008      	b.n	80088b0 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800889e:	f7fa fd59 	bl	8003354 <HAL_GetTick>
 80088a2:	4602      	mov	r2, r0
 80088a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088a6:	1ad3      	subs	r3, r2, r3
 80088a8:	2b02      	cmp	r3, #2
 80088aa:	d901      	bls.n	80088b0 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80088ac:	2303      	movs	r3, #3
 80088ae:	e184      	b.n	8008bba <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80088b0:	4b3e      	ldr	r3, [pc, #248]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f003 0302 	and.w	r3, r3, #2
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d1f0      	bne.n	800889e <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	f003 0308 	and.w	r3, r3, #8
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d030      	beq.n	800892a <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	695b      	ldr	r3, [r3, #20]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d016      	beq.n	80088fe <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80088d0:	4b39      	ldr	r3, [pc, #228]	; (80089b8 <HAL_RCC_OscConfig+0x2b8>)
 80088d2:	2201      	movs	r2, #1
 80088d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80088d6:	f7fa fd3d 	bl	8003354 <HAL_GetTick>
 80088da:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80088dc:	e008      	b.n	80088f0 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80088de:	f7fa fd39 	bl	8003354 <HAL_GetTick>
 80088e2:	4602      	mov	r2, r0
 80088e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088e6:	1ad3      	subs	r3, r2, r3
 80088e8:	2b02      	cmp	r3, #2
 80088ea:	d901      	bls.n	80088f0 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80088ec:	2303      	movs	r3, #3
 80088ee:	e164      	b.n	8008bba <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80088f0:	4b2e      	ldr	r3, [pc, #184]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 80088f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80088f4:	f003 0302 	and.w	r3, r3, #2
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d0f0      	beq.n	80088de <HAL_RCC_OscConfig+0x1de>
 80088fc:	e015      	b.n	800892a <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80088fe:	4b2e      	ldr	r3, [pc, #184]	; (80089b8 <HAL_RCC_OscConfig+0x2b8>)
 8008900:	2200      	movs	r2, #0
 8008902:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008904:	f7fa fd26 	bl	8003354 <HAL_GetTick>
 8008908:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800890a:	e008      	b.n	800891e <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800890c:	f7fa fd22 	bl	8003354 <HAL_GetTick>
 8008910:	4602      	mov	r2, r0
 8008912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008914:	1ad3      	subs	r3, r2, r3
 8008916:	2b02      	cmp	r3, #2
 8008918:	d901      	bls.n	800891e <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 800891a:	2303      	movs	r3, #3
 800891c:	e14d      	b.n	8008bba <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800891e:	4b23      	ldr	r3, [pc, #140]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 8008920:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008922:	f003 0302 	and.w	r3, r3, #2
 8008926:	2b00      	cmp	r3, #0
 8008928:	d1f0      	bne.n	800890c <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f003 0304 	and.w	r3, r3, #4
 8008932:	2b00      	cmp	r3, #0
 8008934:	f000 8088 	beq.w	8008a48 <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008938:	2300      	movs	r3, #0
 800893a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800893e:	4b1b      	ldr	r3, [pc, #108]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 8008940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008946:	2b00      	cmp	r3, #0
 8008948:	d110      	bne.n	800896c <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800894a:	2300      	movs	r3, #0
 800894c:	60bb      	str	r3, [r7, #8]
 800894e:	4b17      	ldr	r3, [pc, #92]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 8008950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008952:	4a16      	ldr	r2, [pc, #88]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 8008954:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008958:	6413      	str	r3, [r2, #64]	; 0x40
 800895a:	4b14      	ldr	r3, [pc, #80]	; (80089ac <HAL_RCC_OscConfig+0x2ac>)
 800895c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800895e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008962:	60bb      	str	r3, [r7, #8]
 8008964:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008966:	2301      	movs	r3, #1
 8008968:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800896c:	4b13      	ldr	r3, [pc, #76]	; (80089bc <HAL_RCC_OscConfig+0x2bc>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4a12      	ldr	r2, [pc, #72]	; (80089bc <HAL_RCC_OscConfig+0x2bc>)
 8008972:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008976:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008978:	4b10      	ldr	r3, [pc, #64]	; (80089bc <HAL_RCC_OscConfig+0x2bc>)
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008980:	2b00      	cmp	r3, #0
 8008982:	d123      	bne.n	80089cc <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008984:	4b0d      	ldr	r3, [pc, #52]	; (80089bc <HAL_RCC_OscConfig+0x2bc>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	4a0c      	ldr	r2, [pc, #48]	; (80089bc <HAL_RCC_OscConfig+0x2bc>)
 800898a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800898e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008990:	f7fa fce0 	bl	8003354 <HAL_GetTick>
 8008994:	63b8      	str	r0, [r7, #56]	; 0x38

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008996:	e013      	b.n	80089c0 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008998:	f7fa fcdc 	bl	8003354 <HAL_GetTick>
 800899c:	4602      	mov	r2, r0
 800899e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089a0:	1ad3      	subs	r3, r2, r3
 80089a2:	2b02      	cmp	r3, #2
 80089a4:	d90c      	bls.n	80089c0 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 80089a6:	2303      	movs	r3, #3
 80089a8:	e107      	b.n	8008bba <HAL_RCC_OscConfig+0x4ba>
 80089aa:	bf00      	nop
 80089ac:	40023800 	.word	0x40023800
 80089b0:	40023802 	.word	0x40023802
 80089b4:	42470000 	.word	0x42470000
 80089b8:	42470e80 	.word	0x42470e80
 80089bc:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80089c0:	4b80      	ldr	r3, [pc, #512]	; (8008bc4 <HAL_RCC_OscConfig+0x4c4>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d0e5      	beq.n	8008998 <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	689a      	ldr	r2, [r3, #8]
 80089d0:	4b7d      	ldr	r3, [pc, #500]	; (8008bc8 <HAL_RCC_OscConfig+0x4c8>)
 80089d2:	b2d2      	uxtb	r2, r2
 80089d4:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	689b      	ldr	r3, [r3, #8]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d015      	beq.n	8008a0a <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80089de:	f7fa fcb9 	bl	8003354 <HAL_GetTick>
 80089e2:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80089e4:	e00a      	b.n	80089fc <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80089e6:	f7fa fcb5 	bl	8003354 <HAL_GetTick>
 80089ea:	4602      	mov	r2, r0
 80089ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089ee:	1ad3      	subs	r3, r2, r3
 80089f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d901      	bls.n	80089fc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80089f8:	2303      	movs	r3, #3
 80089fa:	e0de      	b.n	8008bba <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80089fc:	4b73      	ldr	r3, [pc, #460]	; (8008bcc <HAL_RCC_OscConfig+0x4cc>)
 80089fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a00:	f003 0302 	and.w	r3, r3, #2
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d0ee      	beq.n	80089e6 <HAL_RCC_OscConfig+0x2e6>
 8008a08:	e014      	b.n	8008a34 <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008a0a:	f7fa fca3 	bl	8003354 <HAL_GetTick>
 8008a0e:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008a10:	e00a      	b.n	8008a28 <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008a12:	f7fa fc9f 	bl	8003354 <HAL_GetTick>
 8008a16:	4602      	mov	r2, r0
 8008a18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a1a:	1ad3      	subs	r3, r2, r3
 8008a1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a20:	4293      	cmp	r3, r2
 8008a22:	d901      	bls.n	8008a28 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8008a24:	2303      	movs	r3, #3
 8008a26:	e0c8      	b.n	8008bba <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008a28:	4b68      	ldr	r3, [pc, #416]	; (8008bcc <HAL_RCC_OscConfig+0x4cc>)
 8008a2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a2c:	f003 0302 	and.w	r3, r3, #2
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d1ee      	bne.n	8008a12 <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008a34:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008a38:	2b01      	cmp	r3, #1
 8008a3a:	d105      	bne.n	8008a48 <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008a3c:	4b63      	ldr	r3, [pc, #396]	; (8008bcc <HAL_RCC_OscConfig+0x4cc>)
 8008a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a40:	4a62      	ldr	r2, [pc, #392]	; (8008bcc <HAL_RCC_OscConfig+0x4cc>)
 8008a42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008a46:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	699b      	ldr	r3, [r3, #24]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	f000 80b3 	beq.w	8008bb8 <HAL_RCC_OscConfig+0x4b8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008a52:	4b5e      	ldr	r3, [pc, #376]	; (8008bcc <HAL_RCC_OscConfig+0x4cc>)
 8008a54:	689b      	ldr	r3, [r3, #8]
 8008a56:	f003 030c 	and.w	r3, r3, #12
 8008a5a:	2b08      	cmp	r3, #8
 8008a5c:	d07d      	beq.n	8008b5a <HAL_RCC_OscConfig+0x45a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	699b      	ldr	r3, [r3, #24]
 8008a62:	2b02      	cmp	r3, #2
 8008a64:	d162      	bne.n	8008b2c <HAL_RCC_OscConfig+0x42c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008a66:	4b5a      	ldr	r3, [pc, #360]	; (8008bd0 <HAL_RCC_OscConfig+0x4d0>)
 8008a68:	2200      	movs	r2, #0
 8008a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008a6c:	f7fa fc72 	bl	8003354 <HAL_GetTick>
 8008a70:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008a72:	e008      	b.n	8008a86 <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008a74:	f7fa fc6e 	bl	8003354 <HAL_GetTick>
 8008a78:	4602      	mov	r2, r0
 8008a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a7c:	1ad3      	subs	r3, r2, r3
 8008a7e:	2b64      	cmp	r3, #100	; 0x64
 8008a80:	d901      	bls.n	8008a86 <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 8008a82:	2303      	movs	r3, #3
 8008a84:	e099      	b.n	8008bba <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008a86:	4b51      	ldr	r3, [pc, #324]	; (8008bcc <HAL_RCC_OscConfig+0x4cc>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d1f0      	bne.n	8008a74 <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                              | \
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	69da      	ldr	r2, [r3, #28]
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6a1b      	ldr	r3, [r3, #32]
 8008a9a:	431a      	orrs	r2, r3
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008aa0:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8008aa4:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008aa6:	6939      	ldr	r1, [r7, #16]
 8008aa8:	fa91 f1a1 	rbit	r1, r1
 8008aac:	60f9      	str	r1, [r7, #12]
  return result;
 8008aae:	68f9      	ldr	r1, [r7, #12]
 8008ab0:	fab1 f181 	clz	r1, r1
 8008ab4:	b2c9      	uxtb	r1, r1
 8008ab6:	408b      	lsls	r3, r1
 8008ab8:	431a      	orrs	r2, r3
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008abe:	085b      	lsrs	r3, r3, #1
 8008ac0:	3b01      	subs	r3, #1
 8008ac2:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 8008ac6:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ac8:	69b9      	ldr	r1, [r7, #24]
 8008aca:	fa91 f1a1 	rbit	r1, r1
 8008ace:	6179      	str	r1, [r7, #20]
  return result;
 8008ad0:	6979      	ldr	r1, [r7, #20]
 8008ad2:	fab1 f181 	clz	r1, r1
 8008ad6:	b2c9      	uxtb	r1, r1
 8008ad8:	408b      	lsls	r3, r1
 8008ada:	431a      	orrs	r2, r3
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ae0:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8008ae4:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ae6:	6a39      	ldr	r1, [r7, #32]
 8008ae8:	fa91 f1a1 	rbit	r1, r1
 8008aec:	61f9      	str	r1, [r7, #28]
  return result;
 8008aee:	69f9      	ldr	r1, [r7, #28]
 8008af0:	fab1 f181 	clz	r1, r1
 8008af4:	b2c9      	uxtb	r1, r1
 8008af6:	408b      	lsls	r3, r1
 8008af8:	4934      	ldr	r1, [pc, #208]	; (8008bcc <HAL_RCC_OscConfig+0x4cc>)
 8008afa:	4313      	orrs	r3, r2
 8008afc:	604b      	str	r3, [r1, #4]
                                RCC_OscInitStruct->PLL.PLLM                                                    | \
                                (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))                | \
                                (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008afe:	4b34      	ldr	r3, [pc, #208]	; (8008bd0 <HAL_RCC_OscConfig+0x4d0>)
 8008b00:	2201      	movs	r2, #1
 8008b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b04:	f7fa fc26 	bl	8003354 <HAL_GetTick>
 8008b08:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008b0a:	e008      	b.n	8008b1e <HAL_RCC_OscConfig+0x41e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008b0c:	f7fa fc22 	bl	8003354 <HAL_GetTick>
 8008b10:	4602      	mov	r2, r0
 8008b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b14:	1ad3      	subs	r3, r2, r3
 8008b16:	2b64      	cmp	r3, #100	; 0x64
 8008b18:	d901      	bls.n	8008b1e <HAL_RCC_OscConfig+0x41e>
          {
            return HAL_TIMEOUT;
 8008b1a:	2303      	movs	r3, #3
 8008b1c:	e04d      	b.n	8008bba <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008b1e:	4b2b      	ldr	r3, [pc, #172]	; (8008bcc <HAL_RCC_OscConfig+0x4cc>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d0f0      	beq.n	8008b0c <HAL_RCC_OscConfig+0x40c>
 8008b2a:	e045      	b.n	8008bb8 <HAL_RCC_OscConfig+0x4b8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008b2c:	4b28      	ldr	r3, [pc, #160]	; (8008bd0 <HAL_RCC_OscConfig+0x4d0>)
 8008b2e:	2200      	movs	r2, #0
 8008b30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b32:	f7fa fc0f 	bl	8003354 <HAL_GetTick>
 8008b36:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008b38:	e008      	b.n	8008b4c <HAL_RCC_OscConfig+0x44c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008b3a:	f7fa fc0b 	bl	8003354 <HAL_GetTick>
 8008b3e:	4602      	mov	r2, r0
 8008b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b42:	1ad3      	subs	r3, r2, r3
 8008b44:	2b64      	cmp	r3, #100	; 0x64
 8008b46:	d901      	bls.n	8008b4c <HAL_RCC_OscConfig+0x44c>
          {
            return HAL_TIMEOUT;
 8008b48:	2303      	movs	r3, #3
 8008b4a:	e036      	b.n	8008bba <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008b4c:	4b1f      	ldr	r3, [pc, #124]	; (8008bcc <HAL_RCC_OscConfig+0x4cc>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d1f0      	bne.n	8008b3a <HAL_RCC_OscConfig+0x43a>
 8008b58:	e02e      	b.n	8008bb8 <HAL_RCC_OscConfig+0x4b8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	699b      	ldr	r3, [r3, #24]
 8008b5e:	2b01      	cmp	r3, #1
 8008b60:	d101      	bne.n	8008b66 <HAL_RCC_OscConfig+0x466>
      {
        return HAL_ERROR;
 8008b62:	2301      	movs	r3, #1
 8008b64:	e029      	b.n	8008bba <HAL_RCC_OscConfig+0x4ba>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8008b66:	4b19      	ldr	r3, [pc, #100]	; (8008bcc <HAL_RCC_OscConfig+0x4cc>)
 8008b68:	685b      	ldr	r3, [r3, #4]
 8008b6a:	637b      	str	r3, [r7, #52]	; 0x34
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b6e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	69db      	ldr	r3, [r3, #28]
 8008b76:	429a      	cmp	r2, r3
 8008b78:	d11c      	bne.n	8008bb4 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008b7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b7c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b84:	429a      	cmp	r2, r3
 8008b86:	d115      	bne.n	8008bb4 <HAL_RCC_OscConfig+0x4b4>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8008b88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b8a:	099b      	lsrs	r3, r3, #6
 8008b8c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008b94:	429a      	cmp	r2, r3
 8008b96:	d10d      	bne.n	8008bb4 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008b98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b9a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8008ba2:	429a      	cmp	r2, r3
 8008ba4:	d106      	bne.n	8008bb4 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8008ba6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ba8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008bb0:	429a      	cmp	r2, r3
 8008bb2:	d001      	beq.n	8008bb8 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_ERROR;
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	e000      	b.n	8008bba <HAL_RCC_OscConfig+0x4ba>
        }
      }
    }
  }
  return HAL_OK;
 8008bb8:	2300      	movs	r3, #0
}
 8008bba:	4618      	mov	r0, r3
 8008bbc:	3740      	adds	r7, #64	; 0x40
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bd80      	pop	{r7, pc}
 8008bc2:	bf00      	nop
 8008bc4:	40007000 	.word	0x40007000
 8008bc8:	40023870 	.word	0x40023870
 8008bcc:	40023800 	.word	0x40023800
 8008bd0:	42470060 	.word	0x42470060

08008bd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b086      	sub	sp, #24
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
 8008bdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d101      	bne.n	8008be8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008be4:	2301      	movs	r3, #1
 8008be6:	e0d2      	b.n	8008d8e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008be8:	4b6b      	ldr	r3, [pc, #428]	; (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	f003 030f 	and.w	r3, r3, #15
 8008bf0:	683a      	ldr	r2, [r7, #0]
 8008bf2:	429a      	cmp	r2, r3
 8008bf4:	d90c      	bls.n	8008c10 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008bf6:	4b68      	ldr	r3, [pc, #416]	; (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008bf8:	683a      	ldr	r2, [r7, #0]
 8008bfa:	b2d2      	uxtb	r2, r2
 8008bfc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008bfe:	4b66      	ldr	r3, [pc, #408]	; (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f003 030f 	and.w	r3, r3, #15
 8008c06:	683a      	ldr	r2, [r7, #0]
 8008c08:	429a      	cmp	r2, r3
 8008c0a:	d001      	beq.n	8008c10 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	e0be      	b.n	8008d8e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f003 0302 	and.w	r3, r3, #2
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d020      	beq.n	8008c5e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f003 0304 	and.w	r3, r3, #4
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d005      	beq.n	8008c34 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008c28:	4b5c      	ldr	r3, [pc, #368]	; (8008d9c <HAL_RCC_ClockConfig+0x1c8>)
 8008c2a:	689b      	ldr	r3, [r3, #8]
 8008c2c:	4a5b      	ldr	r2, [pc, #364]	; (8008d9c <HAL_RCC_ClockConfig+0x1c8>)
 8008c2e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008c32:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f003 0308 	and.w	r3, r3, #8
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d005      	beq.n	8008c4c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8008c40:	4b56      	ldr	r3, [pc, #344]	; (8008d9c <HAL_RCC_ClockConfig+0x1c8>)
 8008c42:	689b      	ldr	r3, [r3, #8]
 8008c44:	4a55      	ldr	r2, [pc, #340]	; (8008d9c <HAL_RCC_ClockConfig+0x1c8>)
 8008c46:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008c4a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008c4c:	4b53      	ldr	r3, [pc, #332]	; (8008d9c <HAL_RCC_ClockConfig+0x1c8>)
 8008c4e:	689b      	ldr	r3, [r3, #8]
 8008c50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	689b      	ldr	r3, [r3, #8]
 8008c58:	4950      	ldr	r1, [pc, #320]	; (8008d9c <HAL_RCC_ClockConfig+0x1c8>)
 8008c5a:	4313      	orrs	r3, r2
 8008c5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f003 0301 	and.w	r3, r3, #1
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d040      	beq.n	8008cec <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	685b      	ldr	r3, [r3, #4]
 8008c6e:	2b01      	cmp	r3, #1
 8008c70:	d107      	bne.n	8008c82 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008c72:	4b4a      	ldr	r3, [pc, #296]	; (8008d9c <HAL_RCC_ClockConfig+0x1c8>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d115      	bne.n	8008caa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8008c7e:	2301      	movs	r3, #1
 8008c80:	e085      	b.n	8008d8e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	685b      	ldr	r3, [r3, #4]
 8008c86:	2b02      	cmp	r3, #2
 8008c88:	d107      	bne.n	8008c9a <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008c8a:	4b44      	ldr	r3, [pc, #272]	; (8008d9c <HAL_RCC_ClockConfig+0x1c8>)
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d109      	bne.n	8008caa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8008c96:	2301      	movs	r3, #1
 8008c98:	e079      	b.n	8008d8e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008c9a:	4b40      	ldr	r3, [pc, #256]	; (8008d9c <HAL_RCC_ClockConfig+0x1c8>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f003 0302 	and.w	r3, r3, #2
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d101      	bne.n	8008caa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8008ca6:	2301      	movs	r3, #1
 8008ca8:	e071      	b.n	8008d8e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008caa:	4b3c      	ldr	r3, [pc, #240]	; (8008d9c <HAL_RCC_ClockConfig+0x1c8>)
 8008cac:	689b      	ldr	r3, [r3, #8]
 8008cae:	f023 0203 	bic.w	r2, r3, #3
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	685b      	ldr	r3, [r3, #4]
 8008cb6:	4939      	ldr	r1, [pc, #228]	; (8008d9c <HAL_RCC_ClockConfig+0x1c8>)
 8008cb8:	4313      	orrs	r3, r2
 8008cba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008cbc:	f7fa fb4a 	bl	8003354 <HAL_GetTick>
 8008cc0:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008cc2:	e00a      	b.n	8008cda <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008cc4:	f7fa fb46 	bl	8003354 <HAL_GetTick>
 8008cc8:	4602      	mov	r2, r0
 8008cca:	697b      	ldr	r3, [r7, #20]
 8008ccc:	1ad3      	subs	r3, r2, r3
 8008cce:	f241 3288 	movw	r2, #5000	; 0x1388
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d901      	bls.n	8008cda <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8008cd6:	2303      	movs	r3, #3
 8008cd8:	e059      	b.n	8008d8e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008cda:	4b30      	ldr	r3, [pc, #192]	; (8008d9c <HAL_RCC_ClockConfig+0x1c8>)
 8008cdc:	689b      	ldr	r3, [r3, #8]
 8008cde:	f003 020c 	and.w	r2, r3, #12
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	685b      	ldr	r3, [r3, #4]
 8008ce6:	009b      	lsls	r3, r3, #2
 8008ce8:	429a      	cmp	r2, r3
 8008cea:	d1eb      	bne.n	8008cc4 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008cec:	4b2a      	ldr	r3, [pc, #168]	; (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f003 030f 	and.w	r3, r3, #15
 8008cf4:	683a      	ldr	r2, [r7, #0]
 8008cf6:	429a      	cmp	r2, r3
 8008cf8:	d20c      	bcs.n	8008d14 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008cfa:	4b27      	ldr	r3, [pc, #156]	; (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008cfc:	683a      	ldr	r2, [r7, #0]
 8008cfe:	b2d2      	uxtb	r2, r2
 8008d00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d02:	4b25      	ldr	r3, [pc, #148]	; (8008d98 <HAL_RCC_ClockConfig+0x1c4>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f003 030f 	and.w	r3, r3, #15
 8008d0a:	683a      	ldr	r2, [r7, #0]
 8008d0c:	429a      	cmp	r2, r3
 8008d0e:	d001      	beq.n	8008d14 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8008d10:	2301      	movs	r3, #1
 8008d12:	e03c      	b.n	8008d8e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f003 0304 	and.w	r3, r3, #4
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d008      	beq.n	8008d32 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008d20:	4b1e      	ldr	r3, [pc, #120]	; (8008d9c <HAL_RCC_ClockConfig+0x1c8>)
 8008d22:	689b      	ldr	r3, [r3, #8]
 8008d24:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	68db      	ldr	r3, [r3, #12]
 8008d2c:	491b      	ldr	r1, [pc, #108]	; (8008d9c <HAL_RCC_ClockConfig+0x1c8>)
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f003 0308 	and.w	r3, r3, #8
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d009      	beq.n	8008d52 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008d3e:	4b17      	ldr	r3, [pc, #92]	; (8008d9c <HAL_RCC_ClockConfig+0x1c8>)
 8008d40:	689b      	ldr	r3, [r3, #8]
 8008d42:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	691b      	ldr	r3, [r3, #16]
 8008d4a:	00db      	lsls	r3, r3, #3
 8008d4c:	4913      	ldr	r1, [pc, #76]	; (8008d9c <HAL_RCC_ClockConfig+0x1c8>)
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8008d52:	f000 f82b 	bl	8008dac <HAL_RCC_GetSysClockFreq>
 8008d56:	4601      	mov	r1, r0
 8008d58:	4b10      	ldr	r3, [pc, #64]	; (8008d9c <HAL_RCC_ClockConfig+0x1c8>)
 8008d5a:	689b      	ldr	r3, [r3, #8]
 8008d5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008d60:	22f0      	movs	r2, #240	; 0xf0
 8008d62:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d64:	693a      	ldr	r2, [r7, #16]
 8008d66:	fa92 f2a2 	rbit	r2, r2
 8008d6a:	60fa      	str	r2, [r7, #12]
  return result;
 8008d6c:	68fa      	ldr	r2, [r7, #12]
 8008d6e:	fab2 f282 	clz	r2, r2
 8008d72:	b2d2      	uxtb	r2, r2
 8008d74:	40d3      	lsrs	r3, r2
 8008d76:	4a0a      	ldr	r2, [pc, #40]	; (8008da0 <HAL_RCC_ClockConfig+0x1cc>)
 8008d78:	5cd3      	ldrb	r3, [r2, r3]
 8008d7a:	fa21 f303 	lsr.w	r3, r1, r3
 8008d7e:	4a09      	ldr	r2, [pc, #36]	; (8008da4 <HAL_RCC_ClockConfig+0x1d0>)
 8008d80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008d82:	4b09      	ldr	r3, [pc, #36]	; (8008da8 <HAL_RCC_ClockConfig+0x1d4>)
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	4618      	mov	r0, r3
 8008d88:	f7fa faa2 	bl	80032d0 <HAL_InitTick>

  return HAL_OK;
 8008d8c:	2300      	movs	r3, #0
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3718      	adds	r7, #24
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}
 8008d96:	bf00      	nop
 8008d98:	40023c00 	.word	0x40023c00
 8008d9c:	40023800 	.word	0x40023800
 8008da0:	08019128 	.word	0x08019128
 8008da4:	20000008 	.word	0x20000008
 8008da8:	2000000c 	.word	0x2000000c

08008dac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008dac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008dae:	b085      	sub	sp, #20
 8008db0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008db2:	2300      	movs	r3, #0
 8008db4:	607b      	str	r3, [r7, #4]
 8008db6:	2300      	movs	r3, #0
 8008db8:	60fb      	str	r3, [r7, #12]
 8008dba:	2300      	movs	r3, #0
 8008dbc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008dc2:	4b63      	ldr	r3, [pc, #396]	; (8008f50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008dc4:	689b      	ldr	r3, [r3, #8]
 8008dc6:	f003 030c 	and.w	r3, r3, #12
 8008dca:	2b04      	cmp	r3, #4
 8008dcc:	d007      	beq.n	8008dde <HAL_RCC_GetSysClockFreq+0x32>
 8008dce:	2b08      	cmp	r3, #8
 8008dd0:	d008      	beq.n	8008de4 <HAL_RCC_GetSysClockFreq+0x38>
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	f040 80b4 	bne.w	8008f40 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008dd8:	4b5e      	ldr	r3, [pc, #376]	; (8008f54 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8008dda:	60bb      	str	r3, [r7, #8]
       break;
 8008ddc:	e0b3      	b.n	8008f46 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008dde:	4b5e      	ldr	r3, [pc, #376]	; (8008f58 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8008de0:	60bb      	str	r3, [r7, #8]
      break;
 8008de2:	e0b0      	b.n	8008f46 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008de4:	4b5a      	ldr	r3, [pc, #360]	; (8008f50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008de6:	685b      	ldr	r3, [r3, #4]
 8008de8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008dec:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008dee:	4b58      	ldr	r3, [pc, #352]	; (8008f50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008df0:	685b      	ldr	r3, [r3, #4]
 8008df2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d04a      	beq.n	8008e90 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008dfa:	4b55      	ldr	r3, [pc, #340]	; (8008f50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008dfc:	685b      	ldr	r3, [r3, #4]
 8008dfe:	099b      	lsrs	r3, r3, #6
 8008e00:	f04f 0400 	mov.w	r4, #0
 8008e04:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008e08:	f04f 0200 	mov.w	r2, #0
 8008e0c:	ea03 0501 	and.w	r5, r3, r1
 8008e10:	ea04 0602 	and.w	r6, r4, r2
 8008e14:	4629      	mov	r1, r5
 8008e16:	4632      	mov	r2, r6
 8008e18:	f04f 0300 	mov.w	r3, #0
 8008e1c:	f04f 0400 	mov.w	r4, #0
 8008e20:	0154      	lsls	r4, r2, #5
 8008e22:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008e26:	014b      	lsls	r3, r1, #5
 8008e28:	4619      	mov	r1, r3
 8008e2a:	4622      	mov	r2, r4
 8008e2c:	1b49      	subs	r1, r1, r5
 8008e2e:	eb62 0206 	sbc.w	r2, r2, r6
 8008e32:	f04f 0300 	mov.w	r3, #0
 8008e36:	f04f 0400 	mov.w	r4, #0
 8008e3a:	0194      	lsls	r4, r2, #6
 8008e3c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008e40:	018b      	lsls	r3, r1, #6
 8008e42:	1a5b      	subs	r3, r3, r1
 8008e44:	eb64 0402 	sbc.w	r4, r4, r2
 8008e48:	f04f 0100 	mov.w	r1, #0
 8008e4c:	f04f 0200 	mov.w	r2, #0
 8008e50:	00e2      	lsls	r2, r4, #3
 8008e52:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008e56:	00d9      	lsls	r1, r3, #3
 8008e58:	460b      	mov	r3, r1
 8008e5a:	4614      	mov	r4, r2
 8008e5c:	195b      	adds	r3, r3, r5
 8008e5e:	eb44 0406 	adc.w	r4, r4, r6
 8008e62:	f04f 0100 	mov.w	r1, #0
 8008e66:	f04f 0200 	mov.w	r2, #0
 8008e6a:	0262      	lsls	r2, r4, #9
 8008e6c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8008e70:	0259      	lsls	r1, r3, #9
 8008e72:	460b      	mov	r3, r1
 8008e74:	4614      	mov	r4, r2
 8008e76:	4618      	mov	r0, r3
 8008e78:	4621      	mov	r1, r4
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f04f 0400 	mov.w	r4, #0
 8008e80:	461a      	mov	r2, r3
 8008e82:	4623      	mov	r3, r4
 8008e84:	f7f8 f910 	bl	80010a8 <__aeabi_uldivmod>
 8008e88:	4603      	mov	r3, r0
 8008e8a:	460c      	mov	r4, r1
 8008e8c:	60fb      	str	r3, [r7, #12]
 8008e8e:	e049      	b.n	8008f24 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008e90:	4b2f      	ldr	r3, [pc, #188]	; (8008f50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008e92:	685b      	ldr	r3, [r3, #4]
 8008e94:	099b      	lsrs	r3, r3, #6
 8008e96:	f04f 0400 	mov.w	r4, #0
 8008e9a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008e9e:	f04f 0200 	mov.w	r2, #0
 8008ea2:	ea03 0501 	and.w	r5, r3, r1
 8008ea6:	ea04 0602 	and.w	r6, r4, r2
 8008eaa:	4629      	mov	r1, r5
 8008eac:	4632      	mov	r2, r6
 8008eae:	f04f 0300 	mov.w	r3, #0
 8008eb2:	f04f 0400 	mov.w	r4, #0
 8008eb6:	0154      	lsls	r4, r2, #5
 8008eb8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008ebc:	014b      	lsls	r3, r1, #5
 8008ebe:	4619      	mov	r1, r3
 8008ec0:	4622      	mov	r2, r4
 8008ec2:	1b49      	subs	r1, r1, r5
 8008ec4:	eb62 0206 	sbc.w	r2, r2, r6
 8008ec8:	f04f 0300 	mov.w	r3, #0
 8008ecc:	f04f 0400 	mov.w	r4, #0
 8008ed0:	0194      	lsls	r4, r2, #6
 8008ed2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008ed6:	018b      	lsls	r3, r1, #6
 8008ed8:	1a5b      	subs	r3, r3, r1
 8008eda:	eb64 0402 	sbc.w	r4, r4, r2
 8008ede:	f04f 0100 	mov.w	r1, #0
 8008ee2:	f04f 0200 	mov.w	r2, #0
 8008ee6:	00e2      	lsls	r2, r4, #3
 8008ee8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008eec:	00d9      	lsls	r1, r3, #3
 8008eee:	460b      	mov	r3, r1
 8008ef0:	4614      	mov	r4, r2
 8008ef2:	195b      	adds	r3, r3, r5
 8008ef4:	eb44 0406 	adc.w	r4, r4, r6
 8008ef8:	f04f 0100 	mov.w	r1, #0
 8008efc:	f04f 0200 	mov.w	r2, #0
 8008f00:	02a2      	lsls	r2, r4, #10
 8008f02:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8008f06:	0299      	lsls	r1, r3, #10
 8008f08:	460b      	mov	r3, r1
 8008f0a:	4614      	mov	r4, r2
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	4621      	mov	r1, r4
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	f04f 0400 	mov.w	r4, #0
 8008f16:	461a      	mov	r2, r3
 8008f18:	4623      	mov	r3, r4
 8008f1a:	f7f8 f8c5 	bl	80010a8 <__aeabi_uldivmod>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	460c      	mov	r4, r1
 8008f22:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008f24:	4b0a      	ldr	r3, [pc, #40]	; (8008f50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008f26:	685b      	ldr	r3, [r3, #4]
 8008f28:	0c1b      	lsrs	r3, r3, #16
 8008f2a:	f003 0303 	and.w	r3, r3, #3
 8008f2e:	3301      	adds	r3, #1
 8008f30:	005b      	lsls	r3, r3, #1
 8008f32:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8008f34:	68fa      	ldr	r2, [r7, #12]
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f3c:	60bb      	str	r3, [r7, #8]
      break;
 8008f3e:	e002      	b.n	8008f46 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008f40:	4b04      	ldr	r3, [pc, #16]	; (8008f54 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8008f42:	60bb      	str	r3, [r7, #8]
      break;
 8008f44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008f46:	68bb      	ldr	r3, [r7, #8]
}
 8008f48:	4618      	mov	r0, r3
 8008f4a:	3714      	adds	r7, #20
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f50:	40023800 	.word	0x40023800
 8008f54:	00f42400 	.word	0x00f42400
 8008f58:	007a1200 	.word	0x007a1200

08008f5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008f60:	4b02      	ldr	r3, [pc, #8]	; (8008f6c <HAL_RCC_GetHCLKFreq+0x10>)
 8008f62:	681b      	ldr	r3, [r3, #0]
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	46bd      	mov	sp, r7
 8008f68:	bc80      	pop	{r7}
 8008f6a:	4770      	bx	lr
 8008f6c:	20000008 	.word	0x20000008

08008f70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b082      	sub	sp, #8
 8008f74:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8008f76:	f7ff fff1 	bl	8008f5c <HAL_RCC_GetHCLKFreq>
 8008f7a:	4601      	mov	r1, r0
 8008f7c:	4b0b      	ldr	r3, [pc, #44]	; (8008fac <HAL_RCC_GetPCLK1Freq+0x3c>)
 8008f7e:	689b      	ldr	r3, [r3, #8]
 8008f80:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8008f84:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8008f88:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008f8a:	687a      	ldr	r2, [r7, #4]
 8008f8c:	fa92 f2a2 	rbit	r2, r2
 8008f90:	603a      	str	r2, [r7, #0]
  return result;
 8008f92:	683a      	ldr	r2, [r7, #0]
 8008f94:	fab2 f282 	clz	r2, r2
 8008f98:	b2d2      	uxtb	r2, r2
 8008f9a:	40d3      	lsrs	r3, r2
 8008f9c:	4a04      	ldr	r2, [pc, #16]	; (8008fb0 <HAL_RCC_GetPCLK1Freq+0x40>)
 8008f9e:	5cd3      	ldrb	r3, [r2, r3]
 8008fa0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	3708      	adds	r7, #8
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	bd80      	pop	{r7, pc}
 8008fac:	40023800 	.word	0x40023800
 8008fb0:	08019138 	.word	0x08019138

08008fb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b082      	sub	sp, #8
 8008fb8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8008fba:	f7ff ffcf 	bl	8008f5c <HAL_RCC_GetHCLKFreq>
 8008fbe:	4601      	mov	r1, r0
 8008fc0:	4b0b      	ldr	r3, [pc, #44]	; (8008ff0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8008fc2:	689b      	ldr	r3, [r3, #8]
 8008fc4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008fc8:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8008fcc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008fce:	687a      	ldr	r2, [r7, #4]
 8008fd0:	fa92 f2a2 	rbit	r2, r2
 8008fd4:	603a      	str	r2, [r7, #0]
  return result;
 8008fd6:	683a      	ldr	r2, [r7, #0]
 8008fd8:	fab2 f282 	clz	r2, r2
 8008fdc:	b2d2      	uxtb	r2, r2
 8008fde:	40d3      	lsrs	r3, r2
 8008fe0:	4a04      	ldr	r2, [pc, #16]	; (8008ff4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8008fe2:	5cd3      	ldrb	r3, [r2, r3]
 8008fe4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008fe8:	4618      	mov	r0, r3
 8008fea:	3708      	adds	r7, #8
 8008fec:	46bd      	mov	sp, r7
 8008fee:	bd80      	pop	{r7, pc}
 8008ff0:	40023800 	.word	0x40023800
 8008ff4:	08019138 	.word	0x08019138

08008ff8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b082      	sub	sp, #8
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d101      	bne.n	800900a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	e022      	b.n	8009050 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009010:	b2db      	uxtb	r3, r3
 8009012:	2b00      	cmp	r3, #0
 8009014:	d105      	bne.n	8009022 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2200      	movs	r2, #0
 800901a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800901c:	6878      	ldr	r0, [r7, #4]
 800901e:	f7f9 fbb5 	bl	800278c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2203      	movs	r2, #3
 8009026:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f000 f814 	bl	8009058 <HAL_SD_InitCard>
 8009030:	4603      	mov	r3, r0
 8009032:	2b00      	cmp	r3, #0
 8009034:	d001      	beq.n	800903a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8009036:	2301      	movs	r3, #1
 8009038:	e00a      	b.n	8009050 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2200      	movs	r2, #0
 800903e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2200      	movs	r2, #0
 8009044:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2201      	movs	r2, #1
 800904a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800904e:	2300      	movs	r3, #0
}
 8009050:	4618      	mov	r0, r3
 8009052:	3708      	adds	r7, #8
 8009054:	46bd      	mov	sp, r7
 8009056:	bd80      	pop	{r7, pc}

08009058 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009058:	b5b0      	push	{r4, r5, r7, lr}
 800905a:	b08e      	sub	sp, #56	; 0x38
 800905c:	af04      	add	r7, sp, #16
 800905e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8009060:	2300      	movs	r3, #0
 8009062:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8009064:	2300      	movs	r3, #0
 8009066:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8009068:	2300      	movs	r3, #0
 800906a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800906c:	2300      	movs	r3, #0
 800906e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8009070:	2300      	movs	r3, #0
 8009072:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8009074:	2376      	movs	r3, #118	; 0x76
 8009076:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681d      	ldr	r5, [r3, #0]
 800907c:	466c      	mov	r4, sp
 800907e:	f107 0314 	add.w	r3, r7, #20
 8009082:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009086:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800908a:	f107 0308 	add.w	r3, r7, #8
 800908e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009090:	4628      	mov	r0, r5
 8009092:	f002 fbc1 	bl	800b818 <SDIO_Init>
 8009096:	4603      	mov	r3, r0
 8009098:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800909c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d001      	beq.n	80090a8 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80090a4:	2301      	movs	r3, #1
 80090a6:	e031      	b.n	800910c <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80090a8:	4b1a      	ldr	r3, [pc, #104]	; (8009114 <HAL_SD_InitCard+0xbc>)
 80090aa:	2200      	movs	r2, #0
 80090ac:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4618      	mov	r0, r3
 80090b4:	f002 fbf6 	bl	800b8a4 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80090b8:	4b16      	ldr	r3, [pc, #88]	; (8009114 <HAL_SD_InitCard+0xbc>)
 80090ba:	2201      	movs	r2, #1
 80090bc:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	f000 ffc6 	bl	800a050 <SD_PowerON>
 80090c4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80090c6:	6a3b      	ldr	r3, [r7, #32]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d00b      	beq.n	80090e4 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2201      	movs	r2, #1
 80090d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80090d8:	6a3b      	ldr	r3, [r7, #32]
 80090da:	431a      	orrs	r2, r3
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80090e0:	2301      	movs	r3, #1
 80090e2:	e013      	b.n	800910c <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80090e4:	6878      	ldr	r0, [r7, #4]
 80090e6:	f000 fee5 	bl	8009eb4 <SD_InitCard>
 80090ea:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80090ec:	6a3b      	ldr	r3, [r7, #32]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d00b      	beq.n	800910a <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2201      	movs	r2, #1
 80090f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80090fe:	6a3b      	ldr	r3, [r7, #32]
 8009100:	431a      	orrs	r2, r3
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8009106:	2301      	movs	r3, #1
 8009108:	e000      	b.n	800910c <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800910a:	2300      	movs	r3, #0
}
 800910c:	4618      	mov	r0, r3
 800910e:	3728      	adds	r7, #40	; 0x28
 8009110:	46bd      	mov	sp, r7
 8009112:	bdb0      	pop	{r4, r5, r7, pc}
 8009114:	422580a0 	.word	0x422580a0

08009118 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b08c      	sub	sp, #48	; 0x30
 800911c:	af00      	add	r7, sp, #0
 800911e:	60f8      	str	r0, [r7, #12]
 8009120:	60b9      	str	r1, [r7, #8]
 8009122:	607a      	str	r2, [r7, #4]
 8009124:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800912a:	68bb      	ldr	r3, [r7, #8]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d107      	bne.n	8009140 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009134:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800913c:	2301      	movs	r3, #1
 800913e:	e0c7      	b.n	80092d0 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009146:	b2db      	uxtb	r3, r3
 8009148:	2b01      	cmp	r3, #1
 800914a:	f040 80c0 	bne.w	80092ce <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	2200      	movs	r2, #0
 8009152:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009154:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	441a      	add	r2, r3
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800915e:	429a      	cmp	r2, r3
 8009160:	d907      	bls.n	8009172 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009166:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800916e:	2301      	movs	r3, #1
 8009170:	e0ae      	b.n	80092d0 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	2203      	movs	r2, #3
 8009176:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	2200      	movs	r2, #0
 8009180:	62da      	str	r2, [r3, #44]	; 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8009190:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009196:	4a50      	ldr	r2, [pc, #320]	; (80092d8 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8009198:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800919e:	4a4f      	ldr	r2, [pc, #316]	; (80092dc <HAL_SD_ReadBlocks_DMA+0x1c4>)
 80091a0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091a6:	2200      	movs	r2, #0
 80091a8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	3380      	adds	r3, #128	; 0x80
 80091b4:	4619      	mov	r1, r3
 80091b6:	68ba      	ldr	r2, [r7, #8]
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	025b      	lsls	r3, r3, #9
 80091bc:	089b      	lsrs	r3, r3, #2
 80091be:	f7fb fea5 	bl	8004f0c <HAL_DMA_Start_IT>
 80091c2:	4603      	mov	r3, r0
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d017      	beq.n	80091f8 <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 80091d6:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	4a40      	ldr	r2, [pc, #256]	; (80092e0 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 80091de:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091e4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	2201      	movs	r2, #1
 80091f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80091f4:	2301      	movs	r3, #1
 80091f6:	e06b      	b.n	80092d0 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 80091f8:	4b3a      	ldr	r3, [pc, #232]	; (80092e4 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 80091fa:	2201      	movs	r2, #1
 80091fc:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009202:	2b01      	cmp	r3, #1
 8009204:	d002      	beq.n	800920c <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 8009206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009208:	025b      	lsls	r3, r3, #9
 800920a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009214:	4618      	mov	r0, r3
 8009216:	f002 fbd3 	bl	800b9c0 <SDMMC_CmdBlockLength>
 800921a:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800921c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800921e:	2b00      	cmp	r3, #0
 8009220:	d00f      	beq.n	8009242 <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	4a2e      	ldr	r2, [pc, #184]	; (80092e0 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 8009228:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800922e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009230:	431a      	orrs	r2, r3
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	2201      	movs	r2, #1
 800923a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800923e:	2301      	movs	r3, #1
 8009240:	e046      	b.n	80092d0 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009242:	f04f 33ff 	mov.w	r3, #4294967295
 8009246:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	025b      	lsls	r3, r3, #9
 800924c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800924e:	2390      	movs	r3, #144	; 0x90
 8009250:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8009252:	2302      	movs	r3, #2
 8009254:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009256:	2300      	movs	r3, #0
 8009258:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800925a:	2301      	movs	r3, #1
 800925c:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	f107 0210 	add.w	r2, r7, #16
 8009266:	4611      	mov	r1, r2
 8009268:	4618      	mov	r0, r3
 800926a:	f002 fb7e 	bl	800b96a <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	2b01      	cmp	r3, #1
 8009272:	d90a      	bls.n	800928a <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	2282      	movs	r2, #130	; 0x82
 8009278:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009280:	4618      	mov	r0, r3
 8009282:	f002 fbe1 	bl	800ba48 <SDMMC_CmdReadMultiBlock>
 8009286:	62f8      	str	r0, [r7, #44]	; 0x2c
 8009288:	e009      	b.n	800929e <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	2281      	movs	r2, #129	; 0x81
 800928e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009296:	4618      	mov	r0, r3
 8009298:	f002 fbb4 	bl	800ba04 <SDMMC_CmdReadSingleBlock>
 800929c:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800929e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d012      	beq.n	80092ca <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4a0d      	ldr	r2, [pc, #52]	; (80092e0 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 80092aa:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80092b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092b2:	431a      	orrs	r2, r3
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	2201      	movs	r2, #1
 80092bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	2200      	movs	r2, #0
 80092c4:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80092c6:	2301      	movs	r3, #1
 80092c8:	e002      	b.n	80092d0 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 80092ca:	2300      	movs	r3, #0
 80092cc:	e000      	b.n	80092d0 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 80092ce:	2302      	movs	r3, #2
  }
}
 80092d0:	4618      	mov	r0, r3
 80092d2:	3730      	adds	r7, #48	; 0x30
 80092d4:	46bd      	mov	sp, r7
 80092d6:	bd80      	pop	{r7, pc}
 80092d8:	08009cc5 	.word	0x08009cc5
 80092dc:	08009d35 	.word	0x08009d35
 80092e0:	004005ff 	.word	0x004005ff
 80092e4:	4225858c 	.word	0x4225858c

080092e8 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b08c      	sub	sp, #48	; 0x30
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	60f8      	str	r0, [r7, #12]
 80092f0:	60b9      	str	r1, [r7, #8]
 80092f2:	607a      	str	r2, [r7, #4]
 80092f4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80092fa:	68bb      	ldr	r3, [r7, #8]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d107      	bne.n	8009310 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009304:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800930c:	2301      	movs	r3, #1
 800930e:	e0ca      	b.n	80094a6 <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009316:	b2db      	uxtb	r3, r3
 8009318:	2b01      	cmp	r3, #1
 800931a:	f040 80c3 	bne.w	80094a4 <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	2200      	movs	r2, #0
 8009322:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009324:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	441a      	add	r2, r3
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800932e:	429a      	cmp	r2, r3
 8009330:	d907      	bls.n	8009342 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009336:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800933e:	2301      	movs	r3, #1
 8009340:	e0b1      	b.n	80094a6 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	2203      	movs	r2, #3
 8009346:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	2200      	movs	r2, #0
 8009350:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f042 021a 	orr.w	r2, r2, #26
 8009360:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009366:	4a52      	ldr	r2, [pc, #328]	; (80094b0 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8009368:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800936e:	4a51      	ldr	r2, [pc, #324]	; (80094b4 <HAL_SD_WriteBlocks_DMA+0x1cc>)
 8009370:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009376:	2200      	movs	r2, #0
 8009378:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800937e:	2b01      	cmp	r3, #1
 8009380:	d002      	beq.n	8009388 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 8009382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009384:	025b      	lsls	r3, r3, #9
 8009386:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009390:	4618      	mov	r0, r3
 8009392:	f002 fb15 	bl	800b9c0 <SDMMC_CmdBlockLength>
 8009396:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800939a:	2b00      	cmp	r3, #0
 800939c:	d00f      	beq.n	80093be <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	4a45      	ldr	r2, [pc, #276]	; (80094b8 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 80093a4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80093aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093ac:	431a      	orrs	r2, r3
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	2201      	movs	r2, #1
 80093b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80093ba:	2301      	movs	r3, #1
 80093bc:	e073      	b.n	80094a6 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	2b01      	cmp	r3, #1
 80093c2:	d90a      	bls.n	80093da <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	22a0      	movs	r2, #160	; 0xa0
 80093c8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80093d0:	4618      	mov	r0, r3
 80093d2:	f002 fb7d 	bl	800bad0 <SDMMC_CmdWriteMultiBlock>
 80093d6:	62f8      	str	r0, [r7, #44]	; 0x2c
 80093d8:	e009      	b.n	80093ee <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	2290      	movs	r2, #144	; 0x90
 80093de:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80093e6:	4618      	mov	r0, r3
 80093e8:	f002 fb50 	bl	800ba8c <SDMMC_CmdWriteSingleBlock>
 80093ec:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80093ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d012      	beq.n	800941a <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	4a2f      	ldr	r2, [pc, #188]	; (80094b8 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 80093fa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009402:	431a      	orrs	r2, r3
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2201      	movs	r2, #1
 800940c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	2200      	movs	r2, #0
 8009414:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8009416:	2301      	movs	r3, #1
 8009418:	e045      	b.n	80094a6 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800941a:	4b28      	ldr	r3, [pc, #160]	; (80094bc <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800941c:	2201      	movs	r2, #1
 800941e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8009424:	68b9      	ldr	r1, [r7, #8]
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	3380      	adds	r3, #128	; 0x80
 800942c:	461a      	mov	r2, r3
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	025b      	lsls	r3, r3, #9
 8009432:	089b      	lsrs	r3, r3, #2
 8009434:	f7fb fd6a 	bl	8004f0c <HAL_DMA_Start_IT>
 8009438:	4603      	mov	r3, r0
 800943a:	2b00      	cmp	r3, #0
 800943c:	d01a      	beq.n	8009474 <HAL_SD_WriteBlocks_DMA+0x18c>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f022 021a 	bic.w	r2, r2, #26
 800944c:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	4a19      	ldr	r2, [pc, #100]	; (80094b8 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 8009454:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800945a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	2201      	movs	r2, #1
 8009466:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	2200      	movs	r2, #0
 800946e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8009470:	2301      	movs	r3, #1
 8009472:	e018      	b.n	80094a6 <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009474:	f04f 33ff 	mov.w	r3, #4294967295
 8009478:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	025b      	lsls	r3, r3, #9
 800947e:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8009480:	2390      	movs	r3, #144	; 0x90
 8009482:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8009484:	2300      	movs	r3, #0
 8009486:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009488:	2300      	movs	r3, #0
 800948a:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800948c:	2301      	movs	r3, #1
 800948e:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f107 0210 	add.w	r2, r7, #16
 8009498:	4611      	mov	r1, r2
 800949a:	4618      	mov	r0, r3
 800949c:	f002 fa65 	bl	800b96a <SDIO_ConfigData>

      return HAL_OK;
 80094a0:	2300      	movs	r3, #0
 80094a2:	e000      	b.n	80094a6 <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 80094a4:	2302      	movs	r3, #2
  }
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	3730      	adds	r7, #48	; 0x30
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}
 80094ae:	bf00      	nop
 80094b0:	08009c9d 	.word	0x08009c9d
 80094b4:	08009d35 	.word	0x08009d35
 80094b8:	004005ff 	.word	0x004005ff
 80094bc:	4225858c 	.word	0x4225858c

080094c0 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b084      	sub	sp, #16
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094cc:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d008      	beq.n	80094ee <HAL_SD_IRQHandler+0x2e>
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	f003 0308 	and.w	r3, r3, #8
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d003      	beq.n	80094ee <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80094e6:	6878      	ldr	r0, [r7, #4]
 80094e8:	f000 ffc8 	bl	800a47c <SD_Read_IT>
 80094ec:	e157      	b.n	800979e <HAL_SD_IRQHandler+0x2de>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	f000 808f 	beq.w	800961c <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009506:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800950e:	687a      	ldr	r2, [r7, #4]
 8009510:	6812      	ldr	r2, [r2, #0]
 8009512:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8009516:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800951a:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f022 0201 	bic.w	r2, r2, #1
 800952a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	f003 0308 	and.w	r3, r3, #8
 8009532:	2b00      	cmp	r3, #0
 8009534:	d039      	beq.n	80095aa <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	f003 0302 	and.w	r3, r3, #2
 800953c:	2b00      	cmp	r3, #0
 800953e:	d104      	bne.n	800954a <HAL_SD_IRQHandler+0x8a>
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	f003 0320 	and.w	r3, r3, #32
 8009546:	2b00      	cmp	r3, #0
 8009548:	d011      	beq.n	800956e <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	4618      	mov	r0, r3
 8009550:	f002 fae0 	bl	800bb14 <SDMMC_CmdStopTransfer>
 8009554:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d008      	beq.n	800956e <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	431a      	orrs	r2, r3
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8009568:	6878      	ldr	r0, [r7, #4]
 800956a:	f000 f921 	bl	80097b0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f240 523a 	movw	r2, #1338	; 0x53a
 8009576:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2201      	movs	r2, #1
 800957c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	2200      	movs	r2, #0
 8009584:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	f003 0301 	and.w	r3, r3, #1
 800958c:	2b00      	cmp	r3, #0
 800958e:	d104      	bne.n	800959a <HAL_SD_IRQHandler+0xda>
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	f003 0302 	and.w	r3, r3, #2
 8009596:	2b00      	cmp	r3, #0
 8009598:	d003      	beq.n	80095a2 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800959a:	6878      	ldr	r0, [r7, #4]
 800959c:	f004 fabc 	bl	800db18 <HAL_SD_RxCpltCallback>
 80095a0:	e0fd      	b.n	800979e <HAL_SD_IRQHandler+0x2de>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80095a2:	6878      	ldr	r0, [r7, #4]
 80095a4:	f004 faae 	bl	800db04 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80095a8:	e0f9      	b.n	800979e <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	f000 80f4 	beq.w	800979e <HAL_SD_IRQHandler+0x2de>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	f003 0320 	and.w	r3, r3, #32
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d011      	beq.n	80095e4 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	4618      	mov	r0, r3
 80095c6:	f002 faa5 	bl	800bb14 <SDMMC_CmdStopTransfer>
 80095ca:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d008      	beq.n	80095e4 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	431a      	orrs	r2, r3
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80095de:	6878      	ldr	r0, [r7, #4]
 80095e0:	f000 f8e6 	bl	80097b0 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	f003 0301 	and.w	r3, r3, #1
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	f040 80d7 	bne.w	800979e <HAL_SD_IRQHandler+0x2de>
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	f003 0302 	and.w	r3, r3, #2
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	f040 80d1 	bne.w	800979e <HAL_SD_IRQHandler+0x2de>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f022 0208 	bic.w	r2, r2, #8
 800960a:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2201      	movs	r2, #1
 8009610:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8009614:	6878      	ldr	r0, [r7, #4]
 8009616:	f004 fa75 	bl	800db04 <HAL_SD_TxCpltCallback>
}
 800961a:	e0c0      	b.n	800979e <HAL_SD_IRQHandler+0x2de>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009622:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009626:	2b00      	cmp	r3, #0
 8009628:	d008      	beq.n	800963c <HAL_SD_IRQHandler+0x17c>
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	f003 0308 	and.w	r3, r3, #8
 8009630:	2b00      	cmp	r3, #0
 8009632:	d003      	beq.n	800963c <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8009634:	6878      	ldr	r0, [r7, #4]
 8009636:	f000 ff72 	bl	800a51e <SD_Write_IT>
 800963a:	e0b0      	b.n	800979e <HAL_SD_IRQHandler+0x2de>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009642:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8009646:	2b00      	cmp	r3, #0
 8009648:	f000 80a9 	beq.w	800979e <HAL_SD_IRQHandler+0x2de>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009652:	f003 0302 	and.w	r3, r3, #2
 8009656:	2b00      	cmp	r3, #0
 8009658:	d005      	beq.n	8009666 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800965e:	f043 0202 	orr.w	r2, r3, #2
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800966c:	f003 0308 	and.w	r3, r3, #8
 8009670:	2b00      	cmp	r3, #0
 8009672:	d005      	beq.n	8009680 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009678:	f043 0208 	orr.w	r2, r3, #8
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009686:	f003 0320 	and.w	r3, r3, #32
 800968a:	2b00      	cmp	r3, #0
 800968c:	d005      	beq.n	800969a <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009692:	f043 0220 	orr.w	r2, r3, #32
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096a0:	f003 0310 	and.w	r3, r3, #16
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d005      	beq.n	80096b4 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096ac:	f043 0210 	orr.w	r2, r3, #16
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f240 723a 	movw	r2, #1850	; 0x73a
 80096bc:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096c4:	687a      	ldr	r2, [r7, #4]
 80096c6:	6812      	ldr	r2, [r2, #0]
 80096c8:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 80096cc:	f023 0302 	bic.w	r3, r3, #2
 80096d0:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	4618      	mov	r0, r3
 80096d8:	f002 fa1c 	bl	800bb14 <SDMMC_CmdStopTransfer>
 80096dc:	4602      	mov	r2, r0
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096e2:	431a      	orrs	r2, r3
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	f003 0308 	and.w	r3, r3, #8
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d00a      	beq.n	8009708 <HAL_SD_IRQHandler+0x248>
      hsd->State = HAL_SD_STATE_READY;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2201      	movs	r2, #1
 80096f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2200      	movs	r2, #0
 80096fe:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8009700:	6878      	ldr	r0, [r7, #4]
 8009702:	f000 f855 	bl	80097b0 <HAL_SD_ErrorCallback>
}
 8009706:	e04a      	b.n	800979e <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800970e:	2b00      	cmp	r3, #0
 8009710:	d045      	beq.n	800979e <HAL_SD_IRQHandler+0x2de>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	f003 0310 	and.w	r3, r3, #16
 8009718:	2b00      	cmp	r3, #0
 800971a:	d104      	bne.n	8009726 <HAL_SD_IRQHandler+0x266>
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	f003 0320 	and.w	r3, r3, #32
 8009722:	2b00      	cmp	r3, #0
 8009724:	d011      	beq.n	800974a <HAL_SD_IRQHandler+0x28a>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800972a:	4a1f      	ldr	r2, [pc, #124]	; (80097a8 <HAL_SD_IRQHandler+0x2e8>)
 800972c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009732:	4618      	mov	r0, r3
 8009734:	f7fb fcb2 	bl	800509c <HAL_DMA_Abort_IT>
 8009738:	4603      	mov	r3, r0
 800973a:	2b00      	cmp	r3, #0
 800973c:	d02f      	beq.n	800979e <HAL_SD_IRQHandler+0x2de>
          SD_DMATxAbort(hsd->hdmatx);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009742:	4618      	mov	r0, r3
 8009744:	f000 fb48 	bl	8009dd8 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8009748:	e029      	b.n	800979e <HAL_SD_IRQHandler+0x2de>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	f003 0301 	and.w	r3, r3, #1
 8009750:	2b00      	cmp	r3, #0
 8009752:	d104      	bne.n	800975e <HAL_SD_IRQHandler+0x29e>
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	f003 0302 	and.w	r3, r3, #2
 800975a:	2b00      	cmp	r3, #0
 800975c:	d011      	beq.n	8009782 <HAL_SD_IRQHandler+0x2c2>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009762:	4a12      	ldr	r2, [pc, #72]	; (80097ac <HAL_SD_IRQHandler+0x2ec>)
 8009764:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800976a:	4618      	mov	r0, r3
 800976c:	f7fb fc96 	bl	800509c <HAL_DMA_Abort_IT>
 8009770:	4603      	mov	r3, r0
 8009772:	2b00      	cmp	r3, #0
 8009774:	d013      	beq.n	800979e <HAL_SD_IRQHandler+0x2de>
          SD_DMARxAbort(hsd->hdmarx);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800977a:	4618      	mov	r0, r3
 800977c:	f000 fb63 	bl	8009e46 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009780:	e00d      	b.n	800979e <HAL_SD_IRQHandler+0x2de>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2200      	movs	r2, #0
 8009786:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2201      	movs	r2, #1
 800978c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2200      	movs	r2, #0
 8009794:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f004 f9aa 	bl	800daf0 <HAL_SD_AbortCallback>
}
 800979c:	e7ff      	b.n	800979e <HAL_SD_IRQHandler+0x2de>
 800979e:	bf00      	nop
 80097a0:	3710      	adds	r7, #16
 80097a2:	46bd      	mov	sp, r7
 80097a4:	bd80      	pop	{r7, pc}
 80097a6:	bf00      	nop
 80097a8:	08009dd9 	.word	0x08009dd9
 80097ac:	08009e47 	.word	0x08009e47

080097b0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80097b0:	b480      	push	{r7}
 80097b2:	b083      	sub	sp, #12
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80097b8:	bf00      	nop
 80097ba:	370c      	adds	r7, #12
 80097bc:	46bd      	mov	sp, r7
 80097be:	bc80      	pop	{r7}
 80097c0:	4770      	bx	lr
	...

080097c4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80097c4:	b480      	push	{r7}
 80097c6:	b083      	sub	sp, #12
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
 80097cc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80097d2:	0f9b      	lsrs	r3, r3, #30
 80097d4:	b2da      	uxtb	r2, r3
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80097de:	0e9b      	lsrs	r3, r3, #26
 80097e0:	b2db      	uxtb	r3, r3
 80097e2:	f003 030f 	and.w	r3, r3, #15
 80097e6:	b2da      	uxtb	r2, r3
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80097f0:	0e1b      	lsrs	r3, r3, #24
 80097f2:	b2db      	uxtb	r3, r3
 80097f4:	f003 0303 	and.w	r3, r3, #3
 80097f8:	b2da      	uxtb	r2, r3
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009802:	0c1b      	lsrs	r3, r3, #16
 8009804:	b2da      	uxtb	r2, r3
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800980e:	0a1b      	lsrs	r3, r3, #8
 8009810:	b2da      	uxtb	r2, r3
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800981a:	b2da      	uxtb	r2, r3
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009824:	0d1b      	lsrs	r3, r3, #20
 8009826:	b29a      	uxth	r2, r3
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009830:	0c1b      	lsrs	r3, r3, #16
 8009832:	b2db      	uxtb	r3, r3
 8009834:	f003 030f 	and.w	r3, r3, #15
 8009838:	b2da      	uxtb	r2, r3
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009842:	0bdb      	lsrs	r3, r3, #15
 8009844:	b2db      	uxtb	r3, r3
 8009846:	f003 0301 	and.w	r3, r3, #1
 800984a:	b2da      	uxtb	r2, r3
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009854:	0b9b      	lsrs	r3, r3, #14
 8009856:	b2db      	uxtb	r3, r3
 8009858:	f003 0301 	and.w	r3, r3, #1
 800985c:	b2da      	uxtb	r2, r3
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009866:	0b5b      	lsrs	r3, r3, #13
 8009868:	b2db      	uxtb	r3, r3
 800986a:	f003 0301 	and.w	r3, r3, #1
 800986e:	b2da      	uxtb	r2, r3
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009878:	0b1b      	lsrs	r3, r3, #12
 800987a:	b2db      	uxtb	r3, r3
 800987c:	f003 0301 	and.w	r3, r3, #1
 8009880:	b2da      	uxtb	r2, r3
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	2200      	movs	r2, #0
 800988a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009890:	2b00      	cmp	r3, #0
 8009892:	d163      	bne.n	800995c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009898:	009a      	lsls	r2, r3, #2
 800989a:	f640 73fc 	movw	r3, #4092	; 0xffc
 800989e:	4013      	ands	r3, r2
 80098a0:	687a      	ldr	r2, [r7, #4]
 80098a2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80098a4:	0f92      	lsrs	r2, r2, #30
 80098a6:	431a      	orrs	r2, r3
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80098b0:	0edb      	lsrs	r3, r3, #27
 80098b2:	b2db      	uxtb	r3, r3
 80098b4:	f003 0307 	and.w	r3, r3, #7
 80098b8:	b2da      	uxtb	r2, r3
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80098c2:	0e1b      	lsrs	r3, r3, #24
 80098c4:	b2db      	uxtb	r3, r3
 80098c6:	f003 0307 	and.w	r3, r3, #7
 80098ca:	b2da      	uxtb	r2, r3
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80098d4:	0d5b      	lsrs	r3, r3, #21
 80098d6:	b2db      	uxtb	r3, r3
 80098d8:	f003 0307 	and.w	r3, r3, #7
 80098dc:	b2da      	uxtb	r2, r3
 80098de:	683b      	ldr	r3, [r7, #0]
 80098e0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80098e6:	0c9b      	lsrs	r3, r3, #18
 80098e8:	b2db      	uxtb	r3, r3
 80098ea:	f003 0307 	and.w	r3, r3, #7
 80098ee:	b2da      	uxtb	r2, r3
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80098f8:	0bdb      	lsrs	r3, r3, #15
 80098fa:	b2db      	uxtb	r3, r3
 80098fc:	f003 0307 	and.w	r3, r3, #7
 8009900:	b2da      	uxtb	r2, r3
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	691b      	ldr	r3, [r3, #16]
 800990a:	1c5a      	adds	r2, r3, #1
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	7e1b      	ldrb	r3, [r3, #24]
 8009914:	b2db      	uxtb	r3, r3
 8009916:	f003 0307 	and.w	r3, r3, #7
 800991a:	3302      	adds	r3, #2
 800991c:	2201      	movs	r2, #1
 800991e:	fa02 f303 	lsl.w	r3, r2, r3
 8009922:	687a      	ldr	r2, [r7, #4]
 8009924:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8009926:	fb02 f203 	mul.w	r2, r2, r3
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	7a1b      	ldrb	r3, [r3, #8]
 8009932:	b2db      	uxtb	r3, r3
 8009934:	f003 030f 	and.w	r3, r3, #15
 8009938:	2201      	movs	r2, #1
 800993a:	409a      	lsls	r2, r3
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009944:	687a      	ldr	r2, [r7, #4]
 8009946:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8009948:	0a52      	lsrs	r2, r2, #9
 800994a:	fb02 f203 	mul.w	r2, r2, r3
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009958:	661a      	str	r2, [r3, #96]	; 0x60
 800995a:	e031      	b.n	80099c0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009960:	2b01      	cmp	r3, #1
 8009962:	d11d      	bne.n	80099a0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009968:	041b      	lsls	r3, r3, #16
 800996a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009972:	0c1b      	lsrs	r3, r3, #16
 8009974:	431a      	orrs	r2, r3
 8009976:	683b      	ldr	r3, [r7, #0]
 8009978:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	691b      	ldr	r3, [r3, #16]
 800997e:	3301      	adds	r3, #1
 8009980:	029a      	lsls	r2, r3, #10
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009994:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	661a      	str	r2, [r3, #96]	; 0x60
 800999e:	e00f      	b.n	80099c0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4a58      	ldr	r2, [pc, #352]	; (8009b08 <HAL_SD_GetCardCSD+0x344>)
 80099a6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099ac:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2201      	movs	r2, #1
 80099b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80099bc:	2301      	movs	r3, #1
 80099be:	e09d      	b.n	8009afc <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80099c4:	0b9b      	lsrs	r3, r3, #14
 80099c6:	b2db      	uxtb	r3, r3
 80099c8:	f003 0301 	and.w	r3, r3, #1
 80099cc:	b2da      	uxtb	r2, r3
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80099d6:	09db      	lsrs	r3, r3, #7
 80099d8:	b2db      	uxtb	r3, r3
 80099da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80099de:	b2da      	uxtb	r2, r3
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80099e8:	b2db      	uxtb	r3, r3
 80099ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80099ee:	b2da      	uxtb	r2, r3
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099f8:	0fdb      	lsrs	r3, r3, #31
 80099fa:	b2da      	uxtb	r2, r3
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a04:	0f5b      	lsrs	r3, r3, #29
 8009a06:	b2db      	uxtb	r3, r3
 8009a08:	f003 0303 	and.w	r3, r3, #3
 8009a0c:	b2da      	uxtb	r2, r3
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a16:	0e9b      	lsrs	r3, r3, #26
 8009a18:	b2db      	uxtb	r3, r3
 8009a1a:	f003 0307 	and.w	r3, r3, #7
 8009a1e:	b2da      	uxtb	r2, r3
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a28:	0d9b      	lsrs	r3, r3, #22
 8009a2a:	b2db      	uxtb	r3, r3
 8009a2c:	f003 030f 	and.w	r3, r3, #15
 8009a30:	b2da      	uxtb	r2, r3
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a3a:	0d5b      	lsrs	r3, r3, #21
 8009a3c:	b2db      	uxtb	r3, r3
 8009a3e:	f003 0301 	and.w	r3, r3, #1
 8009a42:	b2da      	uxtb	r2, r3
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8009a4a:	683b      	ldr	r3, [r7, #0]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a56:	0c1b      	lsrs	r3, r3, #16
 8009a58:	b2db      	uxtb	r3, r3
 8009a5a:	f003 0301 	and.w	r3, r3, #1
 8009a5e:	b2da      	uxtb	r2, r3
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a6a:	0bdb      	lsrs	r3, r3, #15
 8009a6c:	b2db      	uxtb	r3, r3
 8009a6e:	f003 0301 	and.w	r3, r3, #1
 8009a72:	b2da      	uxtb	r2, r3
 8009a74:	683b      	ldr	r3, [r7, #0]
 8009a76:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a7e:	0b9b      	lsrs	r3, r3, #14
 8009a80:	b2db      	uxtb	r3, r3
 8009a82:	f003 0301 	and.w	r3, r3, #1
 8009a86:	b2da      	uxtb	r2, r3
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a92:	0b5b      	lsrs	r3, r3, #13
 8009a94:	b2db      	uxtb	r3, r3
 8009a96:	f003 0301 	and.w	r3, r3, #1
 8009a9a:	b2da      	uxtb	r2, r3
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009aa6:	0b1b      	lsrs	r3, r3, #12
 8009aa8:	b2db      	uxtb	r3, r3
 8009aaa:	f003 0301 	and.w	r3, r3, #1
 8009aae:	b2da      	uxtb	r2, r3
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009aba:	0a9b      	lsrs	r3, r3, #10
 8009abc:	b2db      	uxtb	r3, r3
 8009abe:	f003 0303 	and.w	r3, r3, #3
 8009ac2:	b2da      	uxtb	r2, r3
 8009ac4:	683b      	ldr	r3, [r7, #0]
 8009ac6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ace:	0a1b      	lsrs	r3, r3, #8
 8009ad0:	b2db      	uxtb	r3, r3
 8009ad2:	f003 0303 	and.w	r3, r3, #3
 8009ad6:	b2da      	uxtb	r2, r3
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ae2:	085b      	lsrs	r3, r3, #1
 8009ae4:	b2db      	uxtb	r3, r3
 8009ae6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009aea:	b2da      	uxtb	r2, r3
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8009af2:	683b      	ldr	r3, [r7, #0]
 8009af4:	2201      	movs	r2, #1
 8009af6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8009afa:	2300      	movs	r3, #0
}
 8009afc:	4618      	mov	r0, r3
 8009afe:	370c      	adds	r7, #12
 8009b00:	46bd      	mov	sp, r7
 8009b02:	bc80      	pop	{r7}
 8009b04:	4770      	bx	lr
 8009b06:	bf00      	nop
 8009b08:	004005ff 	.word	0x004005ff

08009b0c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8009b0c:	b480      	push	{r7}
 8009b0e:	b083      	sub	sp, #12
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	6078      	str	r0, [r7, #4]
 8009b14:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009b2a:	683b      	ldr	r3, [r7, #0]
 8009b2c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009b42:	683b      	ldr	r3, [r7, #0]
 8009b44:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8009b56:	2300      	movs	r3, #0
}
 8009b58:	4618      	mov	r0, r3
 8009b5a:	370c      	adds	r7, #12
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	bc80      	pop	{r7}
 8009b60:	4770      	bx	lr
	...

08009b64 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8009b64:	b5b0      	push	{r4, r5, r7, lr}
 8009b66:	b08e      	sub	sp, #56	; 0x38
 8009b68:	af04      	add	r7, sp, #16
 8009b6a:	6078      	str	r0, [r7, #4]
 8009b6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	2203      	movs	r2, #3
 8009b72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b7a:	2b03      	cmp	r3, #3
 8009b7c:	d02e      	beq.n	8009bdc <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b84:	d106      	bne.n	8009b94 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b8a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	639a      	str	r2, [r3, #56]	; 0x38
 8009b92:	e029      	b.n	8009be8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009b9a:	d10a      	bne.n	8009bb2 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8009b9c:	6878      	ldr	r0, [r7, #4]
 8009b9e:	f000 fb0d 	bl	800a1bc <SD_WideBus_Enable>
 8009ba2:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009baa:	431a      	orrs	r2, r3
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	639a      	str	r2, [r3, #56]	; 0x38
 8009bb0:	e01a      	b.n	8009be8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d10a      	bne.n	8009bce <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8009bb8:	6878      	ldr	r0, [r7, #4]
 8009bba:	f000 fb4a 	bl	800a252 <SD_WideBus_Disable>
 8009bbe:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bc6:	431a      	orrs	r2, r3
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	639a      	str	r2, [r3, #56]	; 0x38
 8009bcc:	e00c      	b.n	8009be8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bd2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	639a      	str	r2, [r3, #56]	; 0x38
 8009bda:	e005      	b.n	8009be8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009be0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d009      	beq.n	8009c04 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	4a18      	ldr	r2, [pc, #96]	; (8009c58 <HAL_SD_ConfigWideBusOperation+0xf4>)
 8009bf6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2201      	movs	r2, #1
 8009bfc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8009c00:	2301      	movs	r3, #1
 8009c02:	e024      	b.n	8009c4e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	685b      	ldr	r3, [r3, #4]
 8009c08:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	689b      	ldr	r3, [r3, #8]
 8009c0e:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	68db      	ldr	r3, [r3, #12]
 8009c14:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	695b      	ldr	r3, [r3, #20]
 8009c1e:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	699b      	ldr	r3, [r3, #24]
 8009c24:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681d      	ldr	r5, [r3, #0]
 8009c2a:	466c      	mov	r4, sp
 8009c2c:	f107 0318 	add.w	r3, r7, #24
 8009c30:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009c34:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009c38:	f107 030c 	add.w	r3, r7, #12
 8009c3c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009c3e:	4628      	mov	r0, r5
 8009c40:	f001 fdea 	bl	800b818 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2201      	movs	r2, #1
 8009c48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8009c4c:	2300      	movs	r3, #0
}
 8009c4e:	4618      	mov	r0, r3
 8009c50:	3728      	adds	r7, #40	; 0x28
 8009c52:	46bd      	mov	sp, r7
 8009c54:	bdb0      	pop	{r4, r5, r7, pc}
 8009c56:	bf00      	nop
 8009c58:	004005ff 	.word	0x004005ff

08009c5c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	b086      	sub	sp, #24
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009c64:	2300      	movs	r3, #0
 8009c66:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009c68:	f107 030c 	add.w	r3, r7, #12
 8009c6c:	4619      	mov	r1, r3
 8009c6e:	6878      	ldr	r0, [r7, #4]
 8009c70:	f000 fa7c 	bl	800a16c <SD_SendStatus>
 8009c74:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009c76:	697b      	ldr	r3, [r7, #20]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d005      	beq.n	8009c88 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009c80:	697b      	ldr	r3, [r7, #20]
 8009c82:	431a      	orrs	r2, r3
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	0a5b      	lsrs	r3, r3, #9
 8009c8c:	f003 030f 	and.w	r3, r3, #15
 8009c90:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009c92:	693b      	ldr	r3, [r7, #16]
}
 8009c94:	4618      	mov	r0, r3
 8009c96:	3718      	adds	r7, #24
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	bd80      	pop	{r7, pc}

08009c9c <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009c9c:	b480      	push	{r7}
 8009c9e:	b085      	sub	sp, #20
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ca8:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009cb8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8009cba:	bf00      	nop
 8009cbc:	3714      	adds	r7, #20
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bc80      	pop	{r7}
 8009cc2:	4770      	bx	lr

08009cc4 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b084      	sub	sp, #16
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cd0:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cd6:	2b82      	cmp	r3, #130	; 0x82
 8009cd8:	d111      	bne.n	8009cfe <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	4618      	mov	r0, r3
 8009ce0:	f001 ff18 	bl	800bb14 <SDMMC_CmdStopTransfer>
 8009ce4:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009ce6:	68bb      	ldr	r3, [r7, #8]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d008      	beq.n	8009cfe <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	431a      	orrs	r2, r3
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8009cf8:	68f8      	ldr	r0, [r7, #12]
 8009cfa:	f7ff fd59 	bl	80097b0 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f022 0208 	bic.w	r2, r2, #8
 8009d0c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	f240 523a 	movw	r2, #1338	; 0x53a
 8009d16:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	2200      	movs	r2, #0
 8009d24:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8009d26:	68f8      	ldr	r0, [r7, #12]
 8009d28:	f003 fef6 	bl	800db18 <HAL_SD_RxCpltCallback>
#endif
}
 8009d2c:	bf00      	nop
 8009d2e:	3710      	adds	r7, #16
 8009d30:	46bd      	mov	sp, r7
 8009d32:	bd80      	pop	{r7, pc}

08009d34 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b086      	sub	sp, #24
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d40:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f7fb fc34 	bl	80055b0 <HAL_DMA_GetError>
 8009d48:	4603      	mov	r3, r0
 8009d4a:	2b02      	cmp	r3, #2
 8009d4c:	d03e      	beq.n	8009dcc <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8009d4e:	697b      	ldr	r3, [r7, #20]
 8009d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d54:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8009d56:	697b      	ldr	r3, [r7, #20]
 8009d58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d5c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8009d5e:	693b      	ldr	r3, [r7, #16]
 8009d60:	2b01      	cmp	r3, #1
 8009d62:	d002      	beq.n	8009d6a <SD_DMAError+0x36>
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	2b01      	cmp	r3, #1
 8009d68:	d12d      	bne.n	8009dc6 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009d6a:	697b      	ldr	r3, [r7, #20]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	4a19      	ldr	r2, [pc, #100]	; (8009dd4 <SD_DMAError+0xa0>)
 8009d70:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8009d72:	697b      	ldr	r3, [r7, #20]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009d78:	697b      	ldr	r3, [r7, #20]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8009d80:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009d82:	697b      	ldr	r3, [r7, #20]
 8009d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d86:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009d8a:	697b      	ldr	r3, [r7, #20]
 8009d8c:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8009d8e:	6978      	ldr	r0, [r7, #20]
 8009d90:	f7ff ff64 	bl	8009c5c <HAL_SD_GetCardState>
 8009d94:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009d96:	68bb      	ldr	r3, [r7, #8]
 8009d98:	2b06      	cmp	r3, #6
 8009d9a:	d002      	beq.n	8009da2 <SD_DMAError+0x6e>
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	2b05      	cmp	r3, #5
 8009da0:	d10a      	bne.n	8009db8 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009da2:	697b      	ldr	r3, [r7, #20]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	4618      	mov	r0, r3
 8009da8:	f001 feb4 	bl	800bb14 <SDMMC_CmdStopTransfer>
 8009dac:	4602      	mov	r2, r0
 8009dae:	697b      	ldr	r3, [r7, #20]
 8009db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009db2:	431a      	orrs	r2, r3
 8009db4:	697b      	ldr	r3, [r7, #20]
 8009db6:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	2201      	movs	r2, #1
 8009dbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009dc0:	697b      	ldr	r3, [r7, #20]
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8009dc6:	6978      	ldr	r0, [r7, #20]
 8009dc8:	f7ff fcf2 	bl	80097b0 <HAL_SD_ErrorCallback>
#endif
  }
}
 8009dcc:	bf00      	nop
 8009dce:	3718      	adds	r7, #24
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd80      	pop	{r7, pc}
 8009dd4:	004005ff 	.word	0x004005ff

08009dd8 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b084      	sub	sp, #16
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009de4:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	f240 523a 	movw	r2, #1338	; 0x53a
 8009dee:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009df0:	68f8      	ldr	r0, [r7, #12]
 8009df2:	f7ff ff33 	bl	8009c5c <HAL_SD_GetCardState>
 8009df6:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	2201      	movs	r2, #1
 8009dfc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	2200      	movs	r2, #0
 8009e04:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	2b06      	cmp	r3, #6
 8009e0a:	d002      	beq.n	8009e12 <SD_DMATxAbort+0x3a>
 8009e0c:	68bb      	ldr	r3, [r7, #8]
 8009e0e:	2b05      	cmp	r3, #5
 8009e10:	d10a      	bne.n	8009e28 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	4618      	mov	r0, r3
 8009e18:	f001 fe7c 	bl	800bb14 <SDMMC_CmdStopTransfer>
 8009e1c:	4602      	mov	r2, r0
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e22:	431a      	orrs	r2, r3
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d103      	bne.n	8009e38 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009e30:	68f8      	ldr	r0, [r7, #12]
 8009e32:	f003 fe5d 	bl	800daf0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009e36:	e002      	b.n	8009e3e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8009e38:	68f8      	ldr	r0, [r7, #12]
 8009e3a:	f7ff fcb9 	bl	80097b0 <HAL_SD_ErrorCallback>
}
 8009e3e:	bf00      	nop
 8009e40:	3710      	adds	r7, #16
 8009e42:	46bd      	mov	sp, r7
 8009e44:	bd80      	pop	{r7, pc}

08009e46 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8009e46:	b580      	push	{r7, lr}
 8009e48:	b084      	sub	sp, #16
 8009e4a:	af00      	add	r7, sp, #0
 8009e4c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e52:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	f240 523a 	movw	r2, #1338	; 0x53a
 8009e5c:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009e5e:	68f8      	ldr	r0, [r7, #12]
 8009e60:	f7ff fefc 	bl	8009c5c <HAL_SD_GetCardState>
 8009e64:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	2201      	movs	r2, #1
 8009e6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	2200      	movs	r2, #0
 8009e72:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009e74:	68bb      	ldr	r3, [r7, #8]
 8009e76:	2b06      	cmp	r3, #6
 8009e78:	d002      	beq.n	8009e80 <SD_DMARxAbort+0x3a>
 8009e7a:	68bb      	ldr	r3, [r7, #8]
 8009e7c:	2b05      	cmp	r3, #5
 8009e7e:	d10a      	bne.n	8009e96 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	4618      	mov	r0, r3
 8009e86:	f001 fe45 	bl	800bb14 <SDMMC_CmdStopTransfer>
 8009e8a:	4602      	mov	r2, r0
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e90:	431a      	orrs	r2, r3
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d103      	bne.n	8009ea6 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009e9e:	68f8      	ldr	r0, [r7, #12]
 8009ea0:	f003 fe26 	bl	800daf0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009ea4:	e002      	b.n	8009eac <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8009ea6:	68f8      	ldr	r0, [r7, #12]
 8009ea8:	f7ff fc82 	bl	80097b0 <HAL_SD_ErrorCallback>
}
 8009eac:	bf00      	nop
 8009eae:	3710      	adds	r7, #16
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	bd80      	pop	{r7, pc}

08009eb4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009eb4:	b5b0      	push	{r4, r5, r7, lr}
 8009eb6:	b094      	sub	sp, #80	; 0x50
 8009eb8:	af04      	add	r7, sp, #16
 8009eba:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	f001 fcfc 	bl	800b8c2 <SDIO_GetPowerState>
 8009eca:	4603      	mov	r3, r0
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d102      	bne.n	8009ed6 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009ed0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8009ed4:	e0b7      	b.n	800a046 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009eda:	2b03      	cmp	r3, #3
 8009edc:	d02f      	beq.n	8009f3e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	f001 ff20 	bl	800bd28 <SDMMC_CmdSendCID>
 8009ee8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009eea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d001      	beq.n	8009ef4 <SD_InitCard+0x40>
    {
      return errorstate;
 8009ef0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ef2:	e0a8      	b.n	800a046 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	2100      	movs	r1, #0
 8009efa:	4618      	mov	r0, r3
 8009efc:	f001 fd23 	bl	800b946 <SDIO_GetResponse>
 8009f00:	4602      	mov	r2, r0
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	2104      	movs	r1, #4
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	f001 fd1a 	bl	800b946 <SDIO_GetResponse>
 8009f12:	4602      	mov	r2, r0
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	2108      	movs	r1, #8
 8009f1e:	4618      	mov	r0, r3
 8009f20:	f001 fd11 	bl	800b946 <SDIO_GetResponse>
 8009f24:	4602      	mov	r2, r0
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	210c      	movs	r1, #12
 8009f30:	4618      	mov	r0, r3
 8009f32:	f001 fd08 	bl	800b946 <SDIO_GetResponse>
 8009f36:	4602      	mov	r2, r0
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f42:	2b03      	cmp	r3, #3
 8009f44:	d00d      	beq.n	8009f62 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	f107 020e 	add.w	r2, r7, #14
 8009f4e:	4611      	mov	r1, r2
 8009f50:	4618      	mov	r0, r3
 8009f52:	f001 ff26 	bl	800bda2 <SDMMC_CmdSetRelAdd>
 8009f56:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009f58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d001      	beq.n	8009f62 <SD_InitCard+0xae>
    {
      return errorstate;
 8009f5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f60:	e071      	b.n	800a046 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f66:	2b03      	cmp	r3, #3
 8009f68:	d036      	beq.n	8009fd8 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8009f6a:	89fb      	ldrh	r3, [r7, #14]
 8009f6c:	461a      	mov	r2, r3
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681a      	ldr	r2, [r3, #0]
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f7a:	041b      	lsls	r3, r3, #16
 8009f7c:	4619      	mov	r1, r3
 8009f7e:	4610      	mov	r0, r2
 8009f80:	f001 fef0 	bl	800bd64 <SDMMC_CmdSendCSD>
 8009f84:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009f86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d001      	beq.n	8009f90 <SD_InitCard+0xdc>
    {
      return errorstate;
 8009f8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f8e:	e05a      	b.n	800a046 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	2100      	movs	r1, #0
 8009f96:	4618      	mov	r0, r3
 8009f98:	f001 fcd5 	bl	800b946 <SDIO_GetResponse>
 8009f9c:	4602      	mov	r2, r0
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	2104      	movs	r1, #4
 8009fa8:	4618      	mov	r0, r3
 8009faa:	f001 fccc 	bl	800b946 <SDIO_GetResponse>
 8009fae:	4602      	mov	r2, r0
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	2108      	movs	r1, #8
 8009fba:	4618      	mov	r0, r3
 8009fbc:	f001 fcc3 	bl	800b946 <SDIO_GetResponse>
 8009fc0:	4602      	mov	r2, r0
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	210c      	movs	r1, #12
 8009fcc:	4618      	mov	r0, r3
 8009fce:	f001 fcba 	bl	800b946 <SDIO_GetResponse>
 8009fd2:	4602      	mov	r2, r0
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	2104      	movs	r1, #4
 8009fde:	4618      	mov	r0, r3
 8009fe0:	f001 fcb1 	bl	800b946 <SDIO_GetResponse>
 8009fe4:	4603      	mov	r3, r0
 8009fe6:	0d1a      	lsrs	r2, r3, #20
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009fec:	f107 0310 	add.w	r3, r7, #16
 8009ff0:	4619      	mov	r1, r3
 8009ff2:	6878      	ldr	r0, [r7, #4]
 8009ff4:	f7ff fbe6 	bl	80097c4 <HAL_SD_GetCardCSD>
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d002      	beq.n	800a004 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009ffe:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a002:	e020      	b.n	800a046 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	6819      	ldr	r1, [r3, #0]
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a00c:	041b      	lsls	r3, r3, #16
 800a00e:	f04f 0400 	mov.w	r4, #0
 800a012:	461a      	mov	r2, r3
 800a014:	4623      	mov	r3, r4
 800a016:	4608      	mov	r0, r1
 800a018:	f001 fd9e 	bl	800bb58 <SDMMC_CmdSelDesel>
 800a01c:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800a01e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a020:	2b00      	cmp	r3, #0
 800a022:	d001      	beq.n	800a028 <SD_InitCard+0x174>
  {
    return errorstate;
 800a024:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a026:	e00e      	b.n	800a046 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681d      	ldr	r5, [r3, #0]
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	466c      	mov	r4, sp
 800a030:	f103 0210 	add.w	r2, r3, #16
 800a034:	ca07      	ldmia	r2, {r0, r1, r2}
 800a036:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a03a:	3304      	adds	r3, #4
 800a03c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a03e:	4628      	mov	r0, r5
 800a040:	f001 fbea 	bl	800b818 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800a044:	2300      	movs	r3, #0
}
 800a046:	4618      	mov	r0, r3
 800a048:	3740      	adds	r7, #64	; 0x40
 800a04a:	46bd      	mov	sp, r7
 800a04c:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800a050 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b086      	sub	sp, #24
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a058:	2300      	movs	r3, #0
 800a05a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800a05c:	2300      	movs	r3, #0
 800a05e:	617b      	str	r3, [r7, #20]
 800a060:	2300      	movs	r3, #0
 800a062:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	4618      	mov	r0, r3
 800a06a:	f001 fd98 	bl	800bb9e <SDMMC_CmdGoIdleState>
 800a06e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d001      	beq.n	800a07a <SD_PowerON+0x2a>
  {
    return errorstate;
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	e072      	b.n	800a160 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	4618      	mov	r0, r3
 800a080:	f001 fdab 	bl	800bbda <SDMMC_CmdOperCond>
 800a084:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d00d      	beq.n	800a0a8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	2200      	movs	r2, #0
 800a090:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	4618      	mov	r0, r3
 800a098:	f001 fd81 	bl	800bb9e <SDMMC_CmdGoIdleState>
 800a09c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d004      	beq.n	800a0ae <SD_PowerON+0x5e>
    {
      return errorstate;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	e05b      	b.n	800a160 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2201      	movs	r2, #1
 800a0ac:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a0b2:	2b01      	cmp	r3, #1
 800a0b4:	d137      	bne.n	800a126 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	2100      	movs	r1, #0
 800a0bc:	4618      	mov	r0, r3
 800a0be:	f001 fdab 	bl	800bc18 <SDMMC_CmdAppCommand>
 800a0c2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d02d      	beq.n	800a126 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a0ca:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a0ce:	e047      	b.n	800a160 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	2100      	movs	r1, #0
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	f001 fd9e 	bl	800bc18 <SDMMC_CmdAppCommand>
 800a0dc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d001      	beq.n	800a0e8 <SD_PowerON+0x98>
    {
      return errorstate;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	e03b      	b.n	800a160 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	491e      	ldr	r1, [pc, #120]	; (800a168 <SD_PowerON+0x118>)
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	f001 fdb4 	bl	800bc5c <SDMMC_CmdAppOperCommand>
 800a0f4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d002      	beq.n	800a102 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a0fc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a100:	e02e      	b.n	800a160 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	2100      	movs	r1, #0
 800a108:	4618      	mov	r0, r3
 800a10a:	f001 fc1c 	bl	800b946 <SDIO_GetResponse>
 800a10e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800a110:	697b      	ldr	r3, [r7, #20]
 800a112:	0fdb      	lsrs	r3, r3, #31
 800a114:	2b01      	cmp	r3, #1
 800a116:	d101      	bne.n	800a11c <SD_PowerON+0xcc>
 800a118:	2301      	movs	r3, #1
 800a11a:	e000      	b.n	800a11e <SD_PowerON+0xce>
 800a11c:	2300      	movs	r3, #0
 800a11e:	613b      	str	r3, [r7, #16]

    count++;
 800a120:	68bb      	ldr	r3, [r7, #8]
 800a122:	3301      	adds	r3, #1
 800a124:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800a126:	68bb      	ldr	r3, [r7, #8]
 800a128:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d802      	bhi.n	800a136 <SD_PowerON+0xe6>
 800a130:	693b      	ldr	r3, [r7, #16]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d0cc      	beq.n	800a0d0 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800a136:	68bb      	ldr	r3, [r7, #8]
 800a138:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800a13c:	4293      	cmp	r3, r2
 800a13e:	d902      	bls.n	800a146 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800a140:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a144:	e00c      	b.n	800a160 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800a146:	697b      	ldr	r3, [r7, #20]
 800a148:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d003      	beq.n	800a158 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2201      	movs	r2, #1
 800a154:	645a      	str	r2, [r3, #68]	; 0x44
 800a156:	e002      	b.n	800a15e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2200      	movs	r2, #0
 800a15c:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800a15e:	2300      	movs	r3, #0
}
 800a160:	4618      	mov	r0, r3
 800a162:	3718      	adds	r7, #24
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}
 800a168:	c1100000 	.word	0xc1100000

0800a16c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b084      	sub	sp, #16
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
 800a174:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800a176:	683b      	ldr	r3, [r7, #0]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d102      	bne.n	800a182 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800a17c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a180:	e018      	b.n	800a1b4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681a      	ldr	r2, [r3, #0]
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a18a:	041b      	lsls	r3, r3, #16
 800a18c:	4619      	mov	r1, r3
 800a18e:	4610      	mov	r0, r2
 800a190:	f001 fe28 	bl	800bde4 <SDMMC_CmdSendStatus>
 800a194:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d001      	beq.n	800a1a0 <SD_SendStatus+0x34>
  {
    return errorstate;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	e009      	b.n	800a1b4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	2100      	movs	r1, #0
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	f001 fbcd 	bl	800b946 <SDIO_GetResponse>
 800a1ac:	4602      	mov	r2, r0
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800a1b2:	2300      	movs	r3, #0
}
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	3710      	adds	r7, #16
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bd80      	pop	{r7, pc}

0800a1bc <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b086      	sub	sp, #24
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	60fb      	str	r3, [r7, #12]
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	2100      	movs	r1, #0
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	f001 fbb7 	bl	800b946 <SDIO_GetResponse>
 800a1d8:	4603      	mov	r3, r0
 800a1da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a1de:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a1e2:	d102      	bne.n	800a1ea <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a1e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a1e8:	e02f      	b.n	800a24a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800a1ea:	f107 030c 	add.w	r3, r7, #12
 800a1ee:	4619      	mov	r1, r3
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	f000 f879 	bl	800a2e8 <SD_FindSCR>
 800a1f6:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a1f8:	697b      	ldr	r3, [r7, #20]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d001      	beq.n	800a202 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800a1fe:	697b      	ldr	r3, [r7, #20]
 800a200:	e023      	b.n	800a24a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a202:	693b      	ldr	r3, [r7, #16]
 800a204:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d01c      	beq.n	800a246 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681a      	ldr	r2, [r3, #0]
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a214:	041b      	lsls	r3, r3, #16
 800a216:	4619      	mov	r1, r3
 800a218:	4610      	mov	r0, r2
 800a21a:	f001 fcfd 	bl	800bc18 <SDMMC_CmdAppCommand>
 800a21e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a220:	697b      	ldr	r3, [r7, #20]
 800a222:	2b00      	cmp	r3, #0
 800a224:	d001      	beq.n	800a22a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800a226:	697b      	ldr	r3, [r7, #20]
 800a228:	e00f      	b.n	800a24a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	2102      	movs	r1, #2
 800a230:	4618      	mov	r0, r3
 800a232:	f001 fd36 	bl	800bca2 <SDMMC_CmdBusWidth>
 800a236:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d001      	beq.n	800a242 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	e003      	b.n	800a24a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800a242:	2300      	movs	r3, #0
 800a244:	e001      	b.n	800a24a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a246:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800a24a:	4618      	mov	r0, r3
 800a24c:	3718      	adds	r7, #24
 800a24e:	46bd      	mov	sp, r7
 800a250:	bd80      	pop	{r7, pc}

0800a252 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800a252:	b580      	push	{r7, lr}
 800a254:	b086      	sub	sp, #24
 800a256:	af00      	add	r7, sp, #0
 800a258:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800a25a:	2300      	movs	r3, #0
 800a25c:	60fb      	str	r3, [r7, #12]
 800a25e:	2300      	movs	r3, #0
 800a260:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	2100      	movs	r1, #0
 800a268:	4618      	mov	r0, r3
 800a26a:	f001 fb6c 	bl	800b946 <SDIO_GetResponse>
 800a26e:	4603      	mov	r3, r0
 800a270:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a274:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a278:	d102      	bne.n	800a280 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a27a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a27e:	e02f      	b.n	800a2e0 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800a280:	f107 030c 	add.w	r3, r7, #12
 800a284:	4619      	mov	r1, r3
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f000 f82e 	bl	800a2e8 <SD_FindSCR>
 800a28c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a28e:	697b      	ldr	r3, [r7, #20]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d001      	beq.n	800a298 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800a294:	697b      	ldr	r3, [r7, #20]
 800a296:	e023      	b.n	800a2e0 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d01c      	beq.n	800a2dc <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681a      	ldr	r2, [r3, #0]
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a2aa:	041b      	lsls	r3, r3, #16
 800a2ac:	4619      	mov	r1, r3
 800a2ae:	4610      	mov	r0, r2
 800a2b0:	f001 fcb2 	bl	800bc18 <SDMMC_CmdAppCommand>
 800a2b4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a2b6:	697b      	ldr	r3, [r7, #20]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d001      	beq.n	800a2c0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800a2bc:	697b      	ldr	r3, [r7, #20]
 800a2be:	e00f      	b.n	800a2e0 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	2100      	movs	r1, #0
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	f001 fceb 	bl	800bca2 <SDMMC_CmdBusWidth>
 800a2cc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a2ce:	697b      	ldr	r3, [r7, #20]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d001      	beq.n	800a2d8 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800a2d4:	697b      	ldr	r3, [r7, #20]
 800a2d6:	e003      	b.n	800a2e0 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800a2d8:	2300      	movs	r3, #0
 800a2da:	e001      	b.n	800a2e0 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a2dc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	3718      	adds	r7, #24
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	bd80      	pop	{r7, pc}

0800a2e8 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800a2e8:	b590      	push	{r4, r7, lr}
 800a2ea:	b08f      	sub	sp, #60	; 0x3c
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
 800a2f0:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800a2f2:	f7f9 f82f 	bl	8003354 <HAL_GetTick>
 800a2f6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	60bb      	str	r3, [r7, #8]
 800a300:	2300      	movs	r3, #0
 800a302:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800a304:	683b      	ldr	r3, [r7, #0]
 800a306:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	2108      	movs	r1, #8
 800a30e:	4618      	mov	r0, r3
 800a310:	f001 fb56 	bl	800b9c0 <SDMMC_CmdBlockLength>
 800a314:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d001      	beq.n	800a320 <SD_FindSCR+0x38>
  {
    return errorstate;
 800a31c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a31e:	e0a9      	b.n	800a474 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681a      	ldr	r2, [r3, #0]
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a328:	041b      	lsls	r3, r3, #16
 800a32a:	4619      	mov	r1, r3
 800a32c:	4610      	mov	r0, r2
 800a32e:	f001 fc73 	bl	800bc18 <SDMMC_CmdAppCommand>
 800a332:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a336:	2b00      	cmp	r3, #0
 800a338:	d001      	beq.n	800a33e <SD_FindSCR+0x56>
  {
    return errorstate;
 800a33a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a33c:	e09a      	b.n	800a474 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a33e:	f04f 33ff 	mov.w	r3, #4294967295
 800a342:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800a344:	2308      	movs	r3, #8
 800a346:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800a348:	2330      	movs	r3, #48	; 0x30
 800a34a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800a34c:	2302      	movs	r3, #2
 800a34e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800a350:	2300      	movs	r3, #0
 800a352:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800a354:	2301      	movs	r3, #1
 800a356:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	f107 0210 	add.w	r2, r7, #16
 800a360:	4611      	mov	r1, r2
 800a362:	4618      	mov	r0, r3
 800a364:	f001 fb01 	bl	800b96a <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	4618      	mov	r0, r3
 800a36e:	f001 fcba 	bl	800bce6 <SDMMC_CmdSendSCR>
 800a372:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a376:	2b00      	cmp	r3, #0
 800a378:	d022      	beq.n	800a3c0 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800a37a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a37c:	e07a      	b.n	800a474 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a384:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d00e      	beq.n	800a3aa <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	6819      	ldr	r1, [r3, #0]
 800a390:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a392:	009b      	lsls	r3, r3, #2
 800a394:	f107 0208 	add.w	r2, r7, #8
 800a398:	18d4      	adds	r4, r2, r3
 800a39a:	4608      	mov	r0, r1
 800a39c:	f001 fa66 	bl	800b86c <SDIO_ReadFIFO>
 800a3a0:	4603      	mov	r3, r0
 800a3a2:	6023      	str	r3, [r4, #0]
      index++;
 800a3a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3a6:	3301      	adds	r3, #1
 800a3a8:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a3aa:	f7f8 ffd3 	bl	8003354 <HAL_GetTick>
 800a3ae:	4602      	mov	r2, r0
 800a3b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3b2:	1ad3      	subs	r3, r2, r3
 800a3b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3b8:	d102      	bne.n	800a3c0 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800a3ba:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a3be:	e059      	b.n	800a474 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a3c6:	f240 432a 	movw	r3, #1066	; 0x42a
 800a3ca:	4013      	ands	r3, r2
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d0d6      	beq.n	800a37e <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3d6:	f003 0308 	and.w	r3, r3, #8
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d005      	beq.n	800a3ea <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	2208      	movs	r2, #8
 800a3e4:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800a3e6:	2308      	movs	r3, #8
 800a3e8:	e044      	b.n	800a474 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3f0:	f003 0302 	and.w	r3, r3, #2
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d005      	beq.n	800a404 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	2202      	movs	r2, #2
 800a3fe:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800a400:	2302      	movs	r3, #2
 800a402:	e037      	b.n	800a474 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a40a:	f003 0320 	and.w	r3, r3, #32
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d005      	beq.n	800a41e <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	2220      	movs	r2, #32
 800a418:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800a41a:	2320      	movs	r3, #32
 800a41c:	e02a      	b.n	800a474 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f240 523a 	movw	r2, #1338	; 0x53a
 800a426:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	061a      	lsls	r2, r3, #24
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	021b      	lsls	r3, r3, #8
 800a430:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a434:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	0a1b      	lsrs	r3, r3, #8
 800a43a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800a43e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	0e1b      	lsrs	r3, r3, #24
 800a444:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800a446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a448:	601a      	str	r2, [r3, #0]
    scr++;
 800a44a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a44c:	3304      	adds	r3, #4
 800a44e:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800a450:	68bb      	ldr	r3, [r7, #8]
 800a452:	061a      	lsls	r2, r3, #24
 800a454:	68bb      	ldr	r3, [r7, #8]
 800a456:	021b      	lsls	r3, r3, #8
 800a458:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a45c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800a45e:	68bb      	ldr	r3, [r7, #8]
 800a460:	0a1b      	lsrs	r3, r3, #8
 800a462:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800a466:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	0e1b      	lsrs	r3, r3, #24
 800a46c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800a46e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a470:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800a472:	2300      	movs	r3, #0
}
 800a474:	4618      	mov	r0, r3
 800a476:	373c      	adds	r7, #60	; 0x3c
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd90      	pop	{r4, r7, pc}

0800a47c <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b086      	sub	sp, #24
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a488:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a48e:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800a490:	693b      	ldr	r3, [r7, #16]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d03f      	beq.n	800a516 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800a496:	2300      	movs	r3, #0
 800a498:	617b      	str	r3, [r7, #20]
 800a49a:	e033      	b.n	800a504 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	f001 f9e3 	bl	800b86c <SDIO_ReadFIFO>
 800a4a6:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800a4a8:	68bb      	ldr	r3, [r7, #8]
 800a4aa:	b2da      	uxtb	r2, r3
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	3301      	adds	r3, #1
 800a4b4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a4b6:	693b      	ldr	r3, [r7, #16]
 800a4b8:	3b01      	subs	r3, #1
 800a4ba:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800a4bc:	68bb      	ldr	r3, [r7, #8]
 800a4be:	0a1b      	lsrs	r3, r3, #8
 800a4c0:	b2da      	uxtb	r2, r3
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	3301      	adds	r3, #1
 800a4ca:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	3b01      	subs	r3, #1
 800a4d0:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800a4d2:	68bb      	ldr	r3, [r7, #8]
 800a4d4:	0c1b      	lsrs	r3, r3, #16
 800a4d6:	b2da      	uxtb	r2, r3
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	3301      	adds	r3, #1
 800a4e0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a4e2:	693b      	ldr	r3, [r7, #16]
 800a4e4:	3b01      	subs	r3, #1
 800a4e6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800a4e8:	68bb      	ldr	r3, [r7, #8]
 800a4ea:	0e1b      	lsrs	r3, r3, #24
 800a4ec:	b2da      	uxtb	r2, r3
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	3301      	adds	r3, #1
 800a4f6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a4f8:	693b      	ldr	r3, [r7, #16]
 800a4fa:	3b01      	subs	r3, #1
 800a4fc:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800a4fe:	697b      	ldr	r3, [r7, #20]
 800a500:	3301      	adds	r3, #1
 800a502:	617b      	str	r3, [r7, #20]
 800a504:	697b      	ldr	r3, [r7, #20]
 800a506:	2b07      	cmp	r3, #7
 800a508:	d9c8      	bls.n	800a49c <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	68fa      	ldr	r2, [r7, #12]
 800a50e:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	693a      	ldr	r2, [r7, #16]
 800a514:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800a516:	bf00      	nop
 800a518:	3718      	adds	r7, #24
 800a51a:	46bd      	mov	sp, r7
 800a51c:	bd80      	pop	{r7, pc}

0800a51e <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800a51e:	b580      	push	{r7, lr}
 800a520:	b086      	sub	sp, #24
 800a522:	af00      	add	r7, sp, #0
 800a524:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6a1b      	ldr	r3, [r3, #32]
 800a52a:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a530:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800a532:	693b      	ldr	r3, [r7, #16]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d043      	beq.n	800a5c0 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800a538:	2300      	movs	r3, #0
 800a53a:	617b      	str	r3, [r7, #20]
 800a53c:	e037      	b.n	800a5ae <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	781b      	ldrb	r3, [r3, #0]
 800a542:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	3301      	adds	r3, #1
 800a548:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a54a:	693b      	ldr	r3, [r7, #16]
 800a54c:	3b01      	subs	r3, #1
 800a54e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	781b      	ldrb	r3, [r3, #0]
 800a554:	021a      	lsls	r2, r3, #8
 800a556:	68bb      	ldr	r3, [r7, #8]
 800a558:	4313      	orrs	r3, r2
 800a55a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	3301      	adds	r3, #1
 800a560:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a562:	693b      	ldr	r3, [r7, #16]
 800a564:	3b01      	subs	r3, #1
 800a566:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	781b      	ldrb	r3, [r3, #0]
 800a56c:	041a      	lsls	r2, r3, #16
 800a56e:	68bb      	ldr	r3, [r7, #8]
 800a570:	4313      	orrs	r3, r2
 800a572:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	3301      	adds	r3, #1
 800a578:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	3b01      	subs	r3, #1
 800a57e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	781b      	ldrb	r3, [r3, #0]
 800a584:	061a      	lsls	r2, r3, #24
 800a586:	68bb      	ldr	r3, [r7, #8]
 800a588:	4313      	orrs	r3, r2
 800a58a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	3301      	adds	r3, #1
 800a590:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a592:	693b      	ldr	r3, [r7, #16]
 800a594:	3b01      	subs	r3, #1
 800a596:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	f107 0208 	add.w	r2, r7, #8
 800a5a0:	4611      	mov	r1, r2
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	f001 f96e 	bl	800b884 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800a5a8:	697b      	ldr	r3, [r7, #20]
 800a5aa:	3301      	adds	r3, #1
 800a5ac:	617b      	str	r3, [r7, #20]
 800a5ae:	697b      	ldr	r3, [r7, #20]
 800a5b0:	2b07      	cmp	r3, #7
 800a5b2:	d9c4      	bls.n	800a53e <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	68fa      	ldr	r2, [r7, #12]
 800a5b8:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	693a      	ldr	r2, [r7, #16]
 800a5be:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800a5c0:	bf00      	nop
 800a5c2:	3718      	adds	r7, #24
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	bd80      	pop	{r7, pc}

0800a5c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a5c8:	b580      	push	{r7, lr}
 800a5ca:	b082      	sub	sp, #8
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d101      	bne.n	800a5da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a5d6:	2301      	movs	r3, #1
 800a5d8:	e056      	b.n	800a688 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2200      	movs	r2, #0
 800a5de:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a5e6:	b2db      	uxtb	r3, r3
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d106      	bne.n	800a5fa <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f7f8 f9c9 	bl	800298c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	2202      	movs	r2, #2
 800a5fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	681a      	ldr	r2, [r3, #0]
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a610:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	685a      	ldr	r2, [r3, #4]
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	689b      	ldr	r3, [r3, #8]
 800a61a:	431a      	orrs	r2, r3
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	68db      	ldr	r3, [r3, #12]
 800a620:	431a      	orrs	r2, r3
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	691b      	ldr	r3, [r3, #16]
 800a626:	431a      	orrs	r2, r3
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	695b      	ldr	r3, [r3, #20]
 800a62c:	431a      	orrs	r2, r3
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	699b      	ldr	r3, [r3, #24]
 800a632:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a636:	431a      	orrs	r2, r3
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	69db      	ldr	r3, [r3, #28]
 800a63c:	431a      	orrs	r2, r3
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	6a1b      	ldr	r3, [r3, #32]
 800a642:	ea42 0103 	orr.w	r1, r2, r3
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	430a      	orrs	r2, r1
 800a650:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	699b      	ldr	r3, [r3, #24]
 800a656:	0c1b      	lsrs	r3, r3, #16
 800a658:	f003 0104 	and.w	r1, r3, #4
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	430a      	orrs	r2, r1
 800a666:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	69da      	ldr	r2, [r3, #28]
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a676:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	2200      	movs	r2, #0
 800a67c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2201      	movs	r2, #1
 800a682:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a686:	2300      	movs	r3, #0
}
 800a688:	4618      	mov	r0, r3
 800a68a:	3708      	adds	r7, #8
 800a68c:	46bd      	mov	sp, r7
 800a68e:	bd80      	pop	{r7, pc}

0800a690 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a690:	b580      	push	{r7, lr}
 800a692:	b088      	sub	sp, #32
 800a694:	af00      	add	r7, sp, #0
 800a696:	60f8      	str	r0, [r7, #12]
 800a698:	60b9      	str	r1, [r7, #8]
 800a69a:	603b      	str	r3, [r7, #0]
 800a69c:	4613      	mov	r3, r2
 800a69e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a6aa:	2b01      	cmp	r3, #1
 800a6ac:	d101      	bne.n	800a6b2 <HAL_SPI_Transmit+0x22>
 800a6ae:	2302      	movs	r3, #2
 800a6b0:	e11e      	b.n	800a8f0 <HAL_SPI_Transmit+0x260>
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	2201      	movs	r2, #1
 800a6b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a6ba:	f7f8 fe4b 	bl	8003354 <HAL_GetTick>
 800a6be:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a6c0:	88fb      	ldrh	r3, [r7, #6]
 800a6c2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a6ca:	b2db      	uxtb	r3, r3
 800a6cc:	2b01      	cmp	r3, #1
 800a6ce:	d002      	beq.n	800a6d6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a6d0:	2302      	movs	r3, #2
 800a6d2:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a6d4:	e103      	b.n	800a8de <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800a6d6:	68bb      	ldr	r3, [r7, #8]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d002      	beq.n	800a6e2 <HAL_SPI_Transmit+0x52>
 800a6dc:	88fb      	ldrh	r3, [r7, #6]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d102      	bne.n	800a6e8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a6e2:	2301      	movs	r3, #1
 800a6e4:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a6e6:	e0fa      	b.n	800a8de <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	2203      	movs	r2, #3
 800a6ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	68ba      	ldr	r2, [r7, #8]
 800a6fa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	88fa      	ldrh	r2, [r7, #6]
 800a700:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	88fa      	ldrh	r2, [r7, #6]
 800a706:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	2200      	movs	r2, #0
 800a70c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	2200      	movs	r2, #0
 800a712:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	2200      	movs	r2, #0
 800a718:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	2200      	movs	r2, #0
 800a71e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	2200      	movs	r2, #0
 800a724:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	689b      	ldr	r3, [r3, #8]
 800a72a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a72e:	d107      	bne.n	800a740 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	681a      	ldr	r2, [r3, #0]
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a73e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a74a:	2b40      	cmp	r3, #64	; 0x40
 800a74c:	d007      	beq.n	800a75e <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	681a      	ldr	r2, [r3, #0]
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a75c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	68db      	ldr	r3, [r3, #12]
 800a762:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a766:	d14b      	bne.n	800a800 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	685b      	ldr	r3, [r3, #4]
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d002      	beq.n	800a776 <HAL_SPI_Transmit+0xe6>
 800a770:	8afb      	ldrh	r3, [r7, #22]
 800a772:	2b01      	cmp	r3, #1
 800a774:	d13e      	bne.n	800a7f4 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a77a:	881a      	ldrh	r2, [r3, #0]
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a786:	1c9a      	adds	r2, r3, #2
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a790:	b29b      	uxth	r3, r3
 800a792:	3b01      	subs	r3, #1
 800a794:	b29a      	uxth	r2, r3
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a79a:	e02b      	b.n	800a7f4 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	689b      	ldr	r3, [r3, #8]
 800a7a2:	f003 0302 	and.w	r3, r3, #2
 800a7a6:	2b02      	cmp	r3, #2
 800a7a8:	d112      	bne.n	800a7d0 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7ae:	881a      	ldrh	r2, [r3, #0]
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7ba:	1c9a      	adds	r2, r3, #2
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a7c4:	b29b      	uxth	r3, r3
 800a7c6:	3b01      	subs	r3, #1
 800a7c8:	b29a      	uxth	r2, r3
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	86da      	strh	r2, [r3, #54]	; 0x36
 800a7ce:	e011      	b.n	800a7f4 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a7d0:	f7f8 fdc0 	bl	8003354 <HAL_GetTick>
 800a7d4:	4602      	mov	r2, r0
 800a7d6:	69bb      	ldr	r3, [r7, #24]
 800a7d8:	1ad3      	subs	r3, r2, r3
 800a7da:	683a      	ldr	r2, [r7, #0]
 800a7dc:	429a      	cmp	r2, r3
 800a7de:	d803      	bhi.n	800a7e8 <HAL_SPI_Transmit+0x158>
 800a7e0:	683b      	ldr	r3, [r7, #0]
 800a7e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7e6:	d102      	bne.n	800a7ee <HAL_SPI_Transmit+0x15e>
 800a7e8:	683b      	ldr	r3, [r7, #0]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d102      	bne.n	800a7f4 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800a7ee:	2303      	movs	r3, #3
 800a7f0:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a7f2:	e074      	b.n	800a8de <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a7f8:	b29b      	uxth	r3, r3
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d1ce      	bne.n	800a79c <HAL_SPI_Transmit+0x10c>
 800a7fe:	e04c      	b.n	800a89a <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	685b      	ldr	r3, [r3, #4]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d002      	beq.n	800a80e <HAL_SPI_Transmit+0x17e>
 800a808:	8afb      	ldrh	r3, [r7, #22]
 800a80a:	2b01      	cmp	r3, #1
 800a80c:	d140      	bne.n	800a890 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	330c      	adds	r3, #12
 800a818:	7812      	ldrb	r2, [r2, #0]
 800a81a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a820:	1c5a      	adds	r2, r3, #1
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a82a:	b29b      	uxth	r3, r3
 800a82c:	3b01      	subs	r3, #1
 800a82e:	b29a      	uxth	r2, r3
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a834:	e02c      	b.n	800a890 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	689b      	ldr	r3, [r3, #8]
 800a83c:	f003 0302 	and.w	r3, r3, #2
 800a840:	2b02      	cmp	r3, #2
 800a842:	d113      	bne.n	800a86c <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	330c      	adds	r3, #12
 800a84e:	7812      	ldrb	r2, [r2, #0]
 800a850:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a856:	1c5a      	adds	r2, r3, #1
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a860:	b29b      	uxth	r3, r3
 800a862:	3b01      	subs	r3, #1
 800a864:	b29a      	uxth	r2, r3
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	86da      	strh	r2, [r3, #54]	; 0x36
 800a86a:	e011      	b.n	800a890 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a86c:	f7f8 fd72 	bl	8003354 <HAL_GetTick>
 800a870:	4602      	mov	r2, r0
 800a872:	69bb      	ldr	r3, [r7, #24]
 800a874:	1ad3      	subs	r3, r2, r3
 800a876:	683a      	ldr	r2, [r7, #0]
 800a878:	429a      	cmp	r2, r3
 800a87a:	d803      	bhi.n	800a884 <HAL_SPI_Transmit+0x1f4>
 800a87c:	683b      	ldr	r3, [r7, #0]
 800a87e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a882:	d102      	bne.n	800a88a <HAL_SPI_Transmit+0x1fa>
 800a884:	683b      	ldr	r3, [r7, #0]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d102      	bne.n	800a890 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800a88a:	2303      	movs	r3, #3
 800a88c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a88e:	e026      	b.n	800a8de <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a894:	b29b      	uxth	r3, r3
 800a896:	2b00      	cmp	r3, #0
 800a898:	d1cd      	bne.n	800a836 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a89a:	69ba      	ldr	r2, [r7, #24]
 800a89c:	6839      	ldr	r1, [r7, #0]
 800a89e:	68f8      	ldr	r0, [r7, #12]
 800a8a0:	f000 f9b1 	bl	800ac06 <SPI_EndRxTxTransaction>
 800a8a4:	4603      	mov	r3, r0
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d002      	beq.n	800a8b0 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	2220      	movs	r2, #32
 800a8ae:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	689b      	ldr	r3, [r3, #8]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d10a      	bne.n	800a8ce <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	613b      	str	r3, [r7, #16]
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	68db      	ldr	r3, [r3, #12]
 800a8c2:	613b      	str	r3, [r7, #16]
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	689b      	ldr	r3, [r3, #8]
 800a8ca:	613b      	str	r3, [r7, #16]
 800a8cc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d002      	beq.n	800a8dc <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	77fb      	strb	r3, [r7, #31]
 800a8da:	e000      	b.n	800a8de <HAL_SPI_Transmit+0x24e>
  }

error:
 800a8dc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	2201      	movs	r2, #1
 800a8e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	2200      	movs	r2, #0
 800a8ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a8ee:	7ffb      	ldrb	r3, [r7, #31]
}
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	3720      	adds	r7, #32
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	bd80      	pop	{r7, pc}

0800a8f8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b088      	sub	sp, #32
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	685b      	ldr	r3, [r3, #4]
 800a906:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	689b      	ldr	r3, [r3, #8]
 800a90e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a910:	69bb      	ldr	r3, [r7, #24]
 800a912:	099b      	lsrs	r3, r3, #6
 800a914:	f003 0301 	and.w	r3, r3, #1
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d10f      	bne.n	800a93c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a91c:	69bb      	ldr	r3, [r7, #24]
 800a91e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a922:	2b00      	cmp	r3, #0
 800a924:	d00a      	beq.n	800a93c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a926:	69fb      	ldr	r3, [r7, #28]
 800a928:	099b      	lsrs	r3, r3, #6
 800a92a:	f003 0301 	and.w	r3, r3, #1
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d004      	beq.n	800a93c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a936:	6878      	ldr	r0, [r7, #4]
 800a938:	4798      	blx	r3
    return;
 800a93a:	e0d8      	b.n	800aaee <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a93c:	69bb      	ldr	r3, [r7, #24]
 800a93e:	085b      	lsrs	r3, r3, #1
 800a940:	f003 0301 	and.w	r3, r3, #1
 800a944:	2b00      	cmp	r3, #0
 800a946:	d00a      	beq.n	800a95e <HAL_SPI_IRQHandler+0x66>
 800a948:	69fb      	ldr	r3, [r7, #28]
 800a94a:	09db      	lsrs	r3, r3, #7
 800a94c:	f003 0301 	and.w	r3, r3, #1
 800a950:	2b00      	cmp	r3, #0
 800a952:	d004      	beq.n	800a95e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a958:	6878      	ldr	r0, [r7, #4]
 800a95a:	4798      	blx	r3
    return;
 800a95c:	e0c7      	b.n	800aaee <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a95e:	69bb      	ldr	r3, [r7, #24]
 800a960:	095b      	lsrs	r3, r3, #5
 800a962:	f003 0301 	and.w	r3, r3, #1
 800a966:	2b00      	cmp	r3, #0
 800a968:	d10c      	bne.n	800a984 <HAL_SPI_IRQHandler+0x8c>
 800a96a:	69bb      	ldr	r3, [r7, #24]
 800a96c:	099b      	lsrs	r3, r3, #6
 800a96e:	f003 0301 	and.w	r3, r3, #1
 800a972:	2b00      	cmp	r3, #0
 800a974:	d106      	bne.n	800a984 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a976:	69bb      	ldr	r3, [r7, #24]
 800a978:	0a1b      	lsrs	r3, r3, #8
 800a97a:	f003 0301 	and.w	r3, r3, #1
 800a97e:	2b00      	cmp	r3, #0
 800a980:	f000 80b5 	beq.w	800aaee <HAL_SPI_IRQHandler+0x1f6>
 800a984:	69fb      	ldr	r3, [r7, #28]
 800a986:	095b      	lsrs	r3, r3, #5
 800a988:	f003 0301 	and.w	r3, r3, #1
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	f000 80ae 	beq.w	800aaee <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a992:	69bb      	ldr	r3, [r7, #24]
 800a994:	099b      	lsrs	r3, r3, #6
 800a996:	f003 0301 	and.w	r3, r3, #1
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d023      	beq.n	800a9e6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a9a4:	b2db      	uxtb	r3, r3
 800a9a6:	2b03      	cmp	r3, #3
 800a9a8:	d011      	beq.n	800a9ce <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9ae:	f043 0204 	orr.w	r2, r3, #4
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	617b      	str	r3, [r7, #20]
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	68db      	ldr	r3, [r3, #12]
 800a9c0:	617b      	str	r3, [r7, #20]
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	689b      	ldr	r3, [r3, #8]
 800a9c8:	617b      	str	r3, [r7, #20]
 800a9ca:	697b      	ldr	r3, [r7, #20]
 800a9cc:	e00b      	b.n	800a9e6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	613b      	str	r3, [r7, #16]
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	68db      	ldr	r3, [r3, #12]
 800a9d8:	613b      	str	r3, [r7, #16]
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	689b      	ldr	r3, [r3, #8]
 800a9e0:	613b      	str	r3, [r7, #16]
 800a9e2:	693b      	ldr	r3, [r7, #16]
        return;
 800a9e4:	e083      	b.n	800aaee <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a9e6:	69bb      	ldr	r3, [r7, #24]
 800a9e8:	095b      	lsrs	r3, r3, #5
 800a9ea:	f003 0301 	and.w	r3, r3, #1
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d014      	beq.n	800aa1c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9f6:	f043 0201 	orr.w	r2, r3, #1
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a9fe:	2300      	movs	r3, #0
 800aa00:	60fb      	str	r3, [r7, #12]
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	689b      	ldr	r3, [r3, #8]
 800aa08:	60fb      	str	r3, [r7, #12]
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	681a      	ldr	r2, [r3, #0]
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aa18:	601a      	str	r2, [r3, #0]
 800aa1a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800aa1c:	69bb      	ldr	r3, [r7, #24]
 800aa1e:	0a1b      	lsrs	r3, r3, #8
 800aa20:	f003 0301 	and.w	r3, r3, #1
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d00c      	beq.n	800aa42 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa2c:	f043 0208 	orr.w	r2, r3, #8
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800aa34:	2300      	movs	r3, #0
 800aa36:	60bb      	str	r3, [r7, #8]
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	689b      	ldr	r3, [r3, #8]
 800aa3e:	60bb      	str	r3, [r7, #8]
 800aa40:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d050      	beq.n	800aaec <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	685a      	ldr	r2, [r3, #4]
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800aa58:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	2201      	movs	r2, #1
 800aa5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800aa62:	69fb      	ldr	r3, [r7, #28]
 800aa64:	f003 0302 	and.w	r3, r3, #2
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d104      	bne.n	800aa76 <HAL_SPI_IRQHandler+0x17e>
 800aa6c:	69fb      	ldr	r3, [r7, #28]
 800aa6e:	f003 0301 	and.w	r3, r3, #1
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d034      	beq.n	800aae0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	685a      	ldr	r2, [r3, #4]
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	f022 0203 	bic.w	r2, r2, #3
 800aa84:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d011      	beq.n	800aab2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aa92:	4a18      	ldr	r2, [pc, #96]	; (800aaf4 <HAL_SPI_IRQHandler+0x1fc>)
 800aa94:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	f7fa fafe 	bl	800509c <HAL_DMA_Abort_IT>
 800aaa0:	4603      	mov	r3, r0
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d005      	beq.n	800aab2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aaaa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d016      	beq.n	800aae8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aabe:	4a0d      	ldr	r2, [pc, #52]	; (800aaf4 <HAL_SPI_IRQHandler+0x1fc>)
 800aac0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aac6:	4618      	mov	r0, r3
 800aac8:	f7fa fae8 	bl	800509c <HAL_DMA_Abort_IT>
 800aacc:	4603      	mov	r3, r0
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d00a      	beq.n	800aae8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aad6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800aade:	e003      	b.n	800aae8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800aae0:	6878      	ldr	r0, [r7, #4]
 800aae2:	f000 f809 	bl	800aaf8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800aae6:	e000      	b.n	800aaea <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800aae8:	bf00      	nop
    return;
 800aaea:	bf00      	nop
 800aaec:	bf00      	nop
  }
}
 800aaee:	3720      	adds	r7, #32
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bd80      	pop	{r7, pc}
 800aaf4:	0800ab0b 	.word	0x0800ab0b

0800aaf8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800aaf8:	b480      	push	{r7}
 800aafa:	b083      	sub	sp, #12
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800ab00:	bf00      	nop
 800ab02:	370c      	adds	r7, #12
 800ab04:	46bd      	mov	sp, r7
 800ab06:	bc80      	pop	{r7}
 800ab08:	4770      	bx	lr

0800ab0a <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ab0a:	b580      	push	{r7, lr}
 800ab0c:	b084      	sub	sp, #16
 800ab0e:	af00      	add	r7, sp, #0
 800ab10:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab16:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	2200      	movs	r2, #0
 800ab22:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800ab24:	68f8      	ldr	r0, [r7, #12]
 800ab26:	f7ff ffe7 	bl	800aaf8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ab2a:	bf00      	nop
 800ab2c:	3710      	adds	r7, #16
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	bd80      	pop	{r7, pc}

0800ab32 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ab32:	b580      	push	{r7, lr}
 800ab34:	b084      	sub	sp, #16
 800ab36:	af00      	add	r7, sp, #0
 800ab38:	60f8      	str	r0, [r7, #12]
 800ab3a:	60b9      	str	r1, [r7, #8]
 800ab3c:	603b      	str	r3, [r7, #0]
 800ab3e:	4613      	mov	r3, r2
 800ab40:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ab42:	e04c      	b.n	800abde <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab4a:	d048      	beq.n	800abde <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800ab4c:	f7f8 fc02 	bl	8003354 <HAL_GetTick>
 800ab50:	4602      	mov	r2, r0
 800ab52:	69bb      	ldr	r3, [r7, #24]
 800ab54:	1ad3      	subs	r3, r2, r3
 800ab56:	683a      	ldr	r2, [r7, #0]
 800ab58:	429a      	cmp	r2, r3
 800ab5a:	d902      	bls.n	800ab62 <SPI_WaitFlagStateUntilTimeout+0x30>
 800ab5c:	683b      	ldr	r3, [r7, #0]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d13d      	bne.n	800abde <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	685a      	ldr	r2, [r3, #4]
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ab70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	685b      	ldr	r3, [r3, #4]
 800ab76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ab7a:	d111      	bne.n	800aba0 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	689b      	ldr	r3, [r3, #8]
 800ab80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ab84:	d004      	beq.n	800ab90 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	689b      	ldr	r3, [r3, #8]
 800ab8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ab8e:	d107      	bne.n	800aba0 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	681a      	ldr	r2, [r3, #0]
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ab9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aba4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aba8:	d10f      	bne.n	800abca <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	681a      	ldr	r2, [r3, #0]
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800abb8:	601a      	str	r2, [r3, #0]
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	681a      	ldr	r2, [r3, #0]
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800abc8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	2201      	movs	r2, #1
 800abce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	2200      	movs	r2, #0
 800abd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800abda:	2303      	movs	r3, #3
 800abdc:	e00f      	b.n	800abfe <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	689a      	ldr	r2, [r3, #8]
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	4013      	ands	r3, r2
 800abe8:	68ba      	ldr	r2, [r7, #8]
 800abea:	429a      	cmp	r2, r3
 800abec:	bf0c      	ite	eq
 800abee:	2301      	moveq	r3, #1
 800abf0:	2300      	movne	r3, #0
 800abf2:	b2db      	uxtb	r3, r3
 800abf4:	461a      	mov	r2, r3
 800abf6:	79fb      	ldrb	r3, [r7, #7]
 800abf8:	429a      	cmp	r2, r3
 800abfa:	d1a3      	bne.n	800ab44 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800abfc:	2300      	movs	r3, #0
}
 800abfe:	4618      	mov	r0, r3
 800ac00:	3710      	adds	r7, #16
 800ac02:	46bd      	mov	sp, r7
 800ac04:	bd80      	pop	{r7, pc}

0800ac06 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ac06:	b580      	push	{r7, lr}
 800ac08:	b086      	sub	sp, #24
 800ac0a:	af02      	add	r7, sp, #8
 800ac0c:	60f8      	str	r0, [r7, #12]
 800ac0e:	60b9      	str	r1, [r7, #8]
 800ac10:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	9300      	str	r3, [sp, #0]
 800ac16:	68bb      	ldr	r3, [r7, #8]
 800ac18:	2200      	movs	r2, #0
 800ac1a:	2180      	movs	r1, #128	; 0x80
 800ac1c:	68f8      	ldr	r0, [r7, #12]
 800ac1e:	f7ff ff88 	bl	800ab32 <SPI_WaitFlagStateUntilTimeout>
 800ac22:	4603      	mov	r3, r0
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d007      	beq.n	800ac38 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac2c:	f043 0220 	orr.w	r2, r3, #32
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800ac34:	2303      	movs	r3, #3
 800ac36:	e000      	b.n	800ac3a <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800ac38:	2300      	movs	r3, #0
}
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	3710      	adds	r7, #16
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	bd80      	pop	{r7, pc}

0800ac42 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800ac42:	b580      	push	{r7, lr}
 800ac44:	b086      	sub	sp, #24
 800ac46:	af00      	add	r7, sp, #0
 800ac48:	6078      	str	r0, [r7, #4]
 800ac4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d101      	bne.n	800ac56 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800ac52:	2301      	movs	r3, #1
 800ac54:	e083      	b.n	800ad5e <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ac5c:	b2db      	uxtb	r3, r3
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d106      	bne.n	800ac70 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	2200      	movs	r2, #0
 800ac66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800ac6a:	6878      	ldr	r0, [r7, #4]
 800ac6c:	f7f7 ff62 	bl	8002b34 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2202      	movs	r2, #2
 800ac74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	689b      	ldr	r3, [r3, #8]
 800ac7e:	687a      	ldr	r2, [r7, #4]
 800ac80:	6812      	ldr	r2, [r2, #0]
 800ac82:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ac86:	f023 0307 	bic.w	r3, r3, #7
 800ac8a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681a      	ldr	r2, [r3, #0]
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	3304      	adds	r3, #4
 800ac94:	4619      	mov	r1, r3
 800ac96:	4610      	mov	r0, r2
 800ac98:	f000 f89c 	bl	800add4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	689b      	ldr	r3, [r3, #8]
 800aca2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	699b      	ldr	r3, [r3, #24]
 800acaa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	6a1b      	ldr	r3, [r3, #32]
 800acb2:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800acb4:	683b      	ldr	r3, [r7, #0]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	697a      	ldr	r2, [r7, #20]
 800acba:	4313      	orrs	r3, r2
 800acbc:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800acbe:	693b      	ldr	r3, [r7, #16]
 800acc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800acc4:	f023 0303 	bic.w	r3, r3, #3
 800acc8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800acca:	683b      	ldr	r3, [r7, #0]
 800accc:	689a      	ldr	r2, [r3, #8]
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	699b      	ldr	r3, [r3, #24]
 800acd2:	021b      	lsls	r3, r3, #8
 800acd4:	4313      	orrs	r3, r2
 800acd6:	693a      	ldr	r2, [r7, #16]
 800acd8:	4313      	orrs	r3, r2
 800acda:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800acdc:	693b      	ldr	r3, [r7, #16]
 800acde:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800ace2:	f023 030c 	bic.w	r3, r3, #12
 800ace6:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800ace8:	693b      	ldr	r3, [r7, #16]
 800acea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800acee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800acf2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800acf4:	683b      	ldr	r3, [r7, #0]
 800acf6:	68da      	ldr	r2, [r3, #12]
 800acf8:	683b      	ldr	r3, [r7, #0]
 800acfa:	69db      	ldr	r3, [r3, #28]
 800acfc:	021b      	lsls	r3, r3, #8
 800acfe:	4313      	orrs	r3, r2
 800ad00:	693a      	ldr	r2, [r7, #16]
 800ad02:	4313      	orrs	r3, r2
 800ad04:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	691b      	ldr	r3, [r3, #16]
 800ad0a:	011a      	lsls	r2, r3, #4
 800ad0c:	683b      	ldr	r3, [r7, #0]
 800ad0e:	6a1b      	ldr	r3, [r3, #32]
 800ad10:	031b      	lsls	r3, r3, #12
 800ad12:	4313      	orrs	r3, r2
 800ad14:	693a      	ldr	r2, [r7, #16]
 800ad16:	4313      	orrs	r3, r2
 800ad18:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800ad20:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800ad28:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800ad2a:	683b      	ldr	r3, [r7, #0]
 800ad2c:	685a      	ldr	r2, [r3, #4]
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	695b      	ldr	r3, [r3, #20]
 800ad32:	011b      	lsls	r3, r3, #4
 800ad34:	4313      	orrs	r3, r2
 800ad36:	68fa      	ldr	r2, [r7, #12]
 800ad38:	4313      	orrs	r3, r2
 800ad3a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	697a      	ldr	r2, [r7, #20]
 800ad42:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	693a      	ldr	r2, [r7, #16]
 800ad4a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	68fa      	ldr	r2, [r7, #12]
 800ad52:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	2201      	movs	r2, #1
 800ad58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ad5c:	2300      	movs	r3, #0
}
 800ad5e:	4618      	mov	r0, r3
 800ad60:	3718      	adds	r7, #24
 800ad62:	46bd      	mov	sp, r7
 800ad64:	bd80      	pop	{r7, pc}

0800ad66 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ad66:	b580      	push	{r7, lr}
 800ad68:	b082      	sub	sp, #8
 800ad6a:	af00      	add	r7, sp, #0
 800ad6c:	6078      	str	r0, [r7, #4]
 800ad6e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800ad70:	683b      	ldr	r3, [r7, #0]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d002      	beq.n	800ad7c <HAL_TIM_Encoder_Start+0x16>
 800ad76:	2b04      	cmp	r3, #4
 800ad78:	d008      	beq.n	800ad8c <HAL_TIM_Encoder_Start+0x26>
 800ad7a:	e00f      	b.n	800ad9c <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	2201      	movs	r2, #1
 800ad82:	2100      	movs	r1, #0
 800ad84:	4618      	mov	r0, r3
 800ad86:	f000 f8c3 	bl	800af10 <TIM_CCxChannelCmd>
      break;
 800ad8a:	e016      	b.n	800adba <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	2201      	movs	r2, #1
 800ad92:	2104      	movs	r1, #4
 800ad94:	4618      	mov	r0, r3
 800ad96:	f000 f8bb 	bl	800af10 <TIM_CCxChannelCmd>
      break;
 800ad9a:	e00e      	b.n	800adba <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	2201      	movs	r2, #1
 800ada2:	2100      	movs	r1, #0
 800ada4:	4618      	mov	r0, r3
 800ada6:	f000 f8b3 	bl	800af10 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	2201      	movs	r2, #1
 800adb0:	2104      	movs	r1, #4
 800adb2:	4618      	mov	r0, r3
 800adb4:	f000 f8ac 	bl	800af10 <TIM_CCxChannelCmd>
      break;
 800adb8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	681a      	ldr	r2, [r3, #0]
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	f042 0201 	orr.w	r2, r2, #1
 800adc8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800adca:	2300      	movs	r3, #0
}
 800adcc:	4618      	mov	r0, r3
 800adce:	3708      	adds	r7, #8
 800add0:	46bd      	mov	sp, r7
 800add2:	bd80      	pop	{r7, pc}

0800add4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800add4:	b480      	push	{r7}
 800add6:	b085      	sub	sp, #20
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
 800addc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	4a3f      	ldr	r2, [pc, #252]	; (800aee4 <TIM_Base_SetConfig+0x110>)
 800ade8:	4293      	cmp	r3, r2
 800adea:	d013      	beq.n	800ae14 <TIM_Base_SetConfig+0x40>
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800adf2:	d00f      	beq.n	800ae14 <TIM_Base_SetConfig+0x40>
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	4a3c      	ldr	r2, [pc, #240]	; (800aee8 <TIM_Base_SetConfig+0x114>)
 800adf8:	4293      	cmp	r3, r2
 800adfa:	d00b      	beq.n	800ae14 <TIM_Base_SetConfig+0x40>
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	4a3b      	ldr	r2, [pc, #236]	; (800aeec <TIM_Base_SetConfig+0x118>)
 800ae00:	4293      	cmp	r3, r2
 800ae02:	d007      	beq.n	800ae14 <TIM_Base_SetConfig+0x40>
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	4a3a      	ldr	r2, [pc, #232]	; (800aef0 <TIM_Base_SetConfig+0x11c>)
 800ae08:	4293      	cmp	r3, r2
 800ae0a:	d003      	beq.n	800ae14 <TIM_Base_SetConfig+0x40>
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	4a39      	ldr	r2, [pc, #228]	; (800aef4 <TIM_Base_SetConfig+0x120>)
 800ae10:	4293      	cmp	r3, r2
 800ae12:	d108      	bne.n	800ae26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	685b      	ldr	r3, [r3, #4]
 800ae20:	68fa      	ldr	r2, [r7, #12]
 800ae22:	4313      	orrs	r3, r2
 800ae24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	4a2e      	ldr	r2, [pc, #184]	; (800aee4 <TIM_Base_SetConfig+0x110>)
 800ae2a:	4293      	cmp	r3, r2
 800ae2c:	d02b      	beq.n	800ae86 <TIM_Base_SetConfig+0xb2>
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ae34:	d027      	beq.n	800ae86 <TIM_Base_SetConfig+0xb2>
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	4a2b      	ldr	r2, [pc, #172]	; (800aee8 <TIM_Base_SetConfig+0x114>)
 800ae3a:	4293      	cmp	r3, r2
 800ae3c:	d023      	beq.n	800ae86 <TIM_Base_SetConfig+0xb2>
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	4a2a      	ldr	r2, [pc, #168]	; (800aeec <TIM_Base_SetConfig+0x118>)
 800ae42:	4293      	cmp	r3, r2
 800ae44:	d01f      	beq.n	800ae86 <TIM_Base_SetConfig+0xb2>
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	4a29      	ldr	r2, [pc, #164]	; (800aef0 <TIM_Base_SetConfig+0x11c>)
 800ae4a:	4293      	cmp	r3, r2
 800ae4c:	d01b      	beq.n	800ae86 <TIM_Base_SetConfig+0xb2>
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	4a28      	ldr	r2, [pc, #160]	; (800aef4 <TIM_Base_SetConfig+0x120>)
 800ae52:	4293      	cmp	r3, r2
 800ae54:	d017      	beq.n	800ae86 <TIM_Base_SetConfig+0xb2>
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	4a27      	ldr	r2, [pc, #156]	; (800aef8 <TIM_Base_SetConfig+0x124>)
 800ae5a:	4293      	cmp	r3, r2
 800ae5c:	d013      	beq.n	800ae86 <TIM_Base_SetConfig+0xb2>
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	4a26      	ldr	r2, [pc, #152]	; (800aefc <TIM_Base_SetConfig+0x128>)
 800ae62:	4293      	cmp	r3, r2
 800ae64:	d00f      	beq.n	800ae86 <TIM_Base_SetConfig+0xb2>
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	4a25      	ldr	r2, [pc, #148]	; (800af00 <TIM_Base_SetConfig+0x12c>)
 800ae6a:	4293      	cmp	r3, r2
 800ae6c:	d00b      	beq.n	800ae86 <TIM_Base_SetConfig+0xb2>
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	4a24      	ldr	r2, [pc, #144]	; (800af04 <TIM_Base_SetConfig+0x130>)
 800ae72:	4293      	cmp	r3, r2
 800ae74:	d007      	beq.n	800ae86 <TIM_Base_SetConfig+0xb2>
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	4a23      	ldr	r2, [pc, #140]	; (800af08 <TIM_Base_SetConfig+0x134>)
 800ae7a:	4293      	cmp	r3, r2
 800ae7c:	d003      	beq.n	800ae86 <TIM_Base_SetConfig+0xb2>
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	4a22      	ldr	r2, [pc, #136]	; (800af0c <TIM_Base_SetConfig+0x138>)
 800ae82:	4293      	cmp	r3, r2
 800ae84:	d108      	bne.n	800ae98 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ae8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ae8e:	683b      	ldr	r3, [r7, #0]
 800ae90:	68db      	ldr	r3, [r3, #12]
 800ae92:	68fa      	ldr	r2, [r7, #12]
 800ae94:	4313      	orrs	r3, r2
 800ae96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ae9e:	683b      	ldr	r3, [r7, #0]
 800aea0:	695b      	ldr	r3, [r3, #20]
 800aea2:	4313      	orrs	r3, r2
 800aea4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	68fa      	ldr	r2, [r7, #12]
 800aeaa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aeac:	683b      	ldr	r3, [r7, #0]
 800aeae:	689a      	ldr	r2, [r3, #8]
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aeb4:	683b      	ldr	r3, [r7, #0]
 800aeb6:	681a      	ldr	r2, [r3, #0]
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	4a09      	ldr	r2, [pc, #36]	; (800aee4 <TIM_Base_SetConfig+0x110>)
 800aec0:	4293      	cmp	r3, r2
 800aec2:	d003      	beq.n	800aecc <TIM_Base_SetConfig+0xf8>
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	4a0b      	ldr	r2, [pc, #44]	; (800aef4 <TIM_Base_SetConfig+0x120>)
 800aec8:	4293      	cmp	r3, r2
 800aeca:	d103      	bne.n	800aed4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	691a      	ldr	r2, [r3, #16]
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	2201      	movs	r2, #1
 800aed8:	615a      	str	r2, [r3, #20]
}
 800aeda:	bf00      	nop
 800aedc:	3714      	adds	r7, #20
 800aede:	46bd      	mov	sp, r7
 800aee0:	bc80      	pop	{r7}
 800aee2:	4770      	bx	lr
 800aee4:	40010000 	.word	0x40010000
 800aee8:	40000400 	.word	0x40000400
 800aeec:	40000800 	.word	0x40000800
 800aef0:	40000c00 	.word	0x40000c00
 800aef4:	40010400 	.word	0x40010400
 800aef8:	40014000 	.word	0x40014000
 800aefc:	40014400 	.word	0x40014400
 800af00:	40014800 	.word	0x40014800
 800af04:	40001800 	.word	0x40001800
 800af08:	40001c00 	.word	0x40001c00
 800af0c:	40002000 	.word	0x40002000

0800af10 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800af10:	b480      	push	{r7}
 800af12:	b087      	sub	sp, #28
 800af14:	af00      	add	r7, sp, #0
 800af16:	60f8      	str	r0, [r7, #12]
 800af18:	60b9      	str	r1, [r7, #8]
 800af1a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800af1c:	68bb      	ldr	r3, [r7, #8]
 800af1e:	f003 031f 	and.w	r3, r3, #31
 800af22:	2201      	movs	r2, #1
 800af24:	fa02 f303 	lsl.w	r3, r2, r3
 800af28:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	6a1a      	ldr	r2, [r3, #32]
 800af2e:	697b      	ldr	r3, [r7, #20]
 800af30:	43db      	mvns	r3, r3
 800af32:	401a      	ands	r2, r3
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	6a1a      	ldr	r2, [r3, #32]
 800af3c:	68bb      	ldr	r3, [r7, #8]
 800af3e:	f003 031f 	and.w	r3, r3, #31
 800af42:	6879      	ldr	r1, [r7, #4]
 800af44:	fa01 f303 	lsl.w	r3, r1, r3
 800af48:	431a      	orrs	r2, r3
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	621a      	str	r2, [r3, #32]
}
 800af4e:	bf00      	nop
 800af50:	371c      	adds	r7, #28
 800af52:	46bd      	mov	sp, r7
 800af54:	bc80      	pop	{r7}
 800af56:	4770      	bx	lr

0800af58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800af58:	b480      	push	{r7}
 800af5a:	b085      	sub	sp, #20
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	6078      	str	r0, [r7, #4]
 800af60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800af68:	2b01      	cmp	r3, #1
 800af6a:	d101      	bne.n	800af70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800af6c:	2302      	movs	r3, #2
 800af6e:	e032      	b.n	800afd6 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	2201      	movs	r2, #1
 800af74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	2202      	movs	r2, #2
 800af7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	685b      	ldr	r3, [r3, #4]
 800af86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	689b      	ldr	r3, [r3, #8]
 800af8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800af98:	683b      	ldr	r3, [r7, #0]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	68fa      	ldr	r2, [r7, #12]
 800af9e:	4313      	orrs	r3, r2
 800afa0:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800afa2:	68bb      	ldr	r3, [r7, #8]
 800afa4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800afa8:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800afaa:	683b      	ldr	r3, [r7, #0]
 800afac:	685b      	ldr	r3, [r3, #4]
 800afae:	68ba      	ldr	r2, [r7, #8]
 800afb0:	4313      	orrs	r3, r2
 800afb2:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	68fa      	ldr	r2, [r7, #12]
 800afba:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	68ba      	ldr	r2, [r7, #8]
 800afc2:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	2201      	movs	r2, #1
 800afc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	2200      	movs	r2, #0
 800afd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800afd4:	2300      	movs	r3, #0
}
 800afd6:	4618      	mov	r0, r3
 800afd8:	3714      	adds	r7, #20
 800afda:	46bd      	mov	sp, r7
 800afdc:	bc80      	pop	{r7}
 800afde:	4770      	bx	lr

0800afe0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b082      	sub	sp, #8
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	2b00      	cmp	r3, #0
 800afec:	d101      	bne.n	800aff2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800afee:	2301      	movs	r3, #1
 800aff0:	e03f      	b.n	800b072 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800aff8:	b2db      	uxtb	r3, r3
 800affa:	2b00      	cmp	r3, #0
 800affc:	d106      	bne.n	800b00c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	2200      	movs	r2, #0
 800b002:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b006:	6878      	ldr	r0, [r7, #4]
 800b008:	f7f7 fddc 	bl	8002bc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	2224      	movs	r2, #36	; 0x24
 800b010:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	68da      	ldr	r2, [r3, #12]
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b022:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b024:	6878      	ldr	r0, [r7, #4]
 800b026:	f000 fa63 	bl	800b4f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	691a      	ldr	r2, [r3, #16]
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b038:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	695a      	ldr	r2, [r3, #20]
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b048:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	68da      	ldr	r2, [r3, #12]
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b058:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	2200      	movs	r2, #0
 800b05e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	2220      	movs	r2, #32
 800b064:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	2220      	movs	r2, #32
 800b06c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800b070:	2300      	movs	r3, #0
}
 800b072:	4618      	mov	r0, r3
 800b074:	3708      	adds	r7, #8
 800b076:	46bd      	mov	sp, r7
 800b078:	bd80      	pop	{r7, pc}
	...

0800b07c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b088      	sub	sp, #32
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	68db      	ldr	r3, [r3, #12]
 800b092:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	695b      	ldr	r3, [r3, #20]
 800b09a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800b09c:	2300      	movs	r3, #0
 800b09e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b0a4:	69fb      	ldr	r3, [r7, #28]
 800b0a6:	f003 030f 	and.w	r3, r3, #15
 800b0aa:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800b0ac:	693b      	ldr	r3, [r7, #16]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d10d      	bne.n	800b0ce <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b0b2:	69fb      	ldr	r3, [r7, #28]
 800b0b4:	f003 0320 	and.w	r3, r3, #32
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d008      	beq.n	800b0ce <HAL_UART_IRQHandler+0x52>
 800b0bc:	69bb      	ldr	r3, [r7, #24]
 800b0be:	f003 0320 	and.w	r3, r3, #32
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d003      	beq.n	800b0ce <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800b0c6:	6878      	ldr	r0, [r7, #4]
 800b0c8:	f000 f991 	bl	800b3ee <UART_Receive_IT>
      return;
 800b0cc:	e0d1      	b.n	800b272 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b0ce:	693b      	ldr	r3, [r7, #16]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	f000 80b0 	beq.w	800b236 <HAL_UART_IRQHandler+0x1ba>
 800b0d6:	697b      	ldr	r3, [r7, #20]
 800b0d8:	f003 0301 	and.w	r3, r3, #1
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d105      	bne.n	800b0ec <HAL_UART_IRQHandler+0x70>
 800b0e0:	69bb      	ldr	r3, [r7, #24]
 800b0e2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	f000 80a5 	beq.w	800b236 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b0ec:	69fb      	ldr	r3, [r7, #28]
 800b0ee:	f003 0301 	and.w	r3, r3, #1
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d00a      	beq.n	800b10c <HAL_UART_IRQHandler+0x90>
 800b0f6:	69bb      	ldr	r3, [r7, #24]
 800b0f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d005      	beq.n	800b10c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b104:	f043 0201 	orr.w	r2, r3, #1
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b10c:	69fb      	ldr	r3, [r7, #28]
 800b10e:	f003 0304 	and.w	r3, r3, #4
 800b112:	2b00      	cmp	r3, #0
 800b114:	d00a      	beq.n	800b12c <HAL_UART_IRQHandler+0xb0>
 800b116:	697b      	ldr	r3, [r7, #20]
 800b118:	f003 0301 	and.w	r3, r3, #1
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d005      	beq.n	800b12c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b124:	f043 0202 	orr.w	r2, r3, #2
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b12c:	69fb      	ldr	r3, [r7, #28]
 800b12e:	f003 0302 	and.w	r3, r3, #2
 800b132:	2b00      	cmp	r3, #0
 800b134:	d00a      	beq.n	800b14c <HAL_UART_IRQHandler+0xd0>
 800b136:	697b      	ldr	r3, [r7, #20]
 800b138:	f003 0301 	and.w	r3, r3, #1
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d005      	beq.n	800b14c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b144:	f043 0204 	orr.w	r2, r3, #4
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800b14c:	69fb      	ldr	r3, [r7, #28]
 800b14e:	f003 0308 	and.w	r3, r3, #8
 800b152:	2b00      	cmp	r3, #0
 800b154:	d00f      	beq.n	800b176 <HAL_UART_IRQHandler+0xfa>
 800b156:	69bb      	ldr	r3, [r7, #24]
 800b158:	f003 0320 	and.w	r3, r3, #32
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d104      	bne.n	800b16a <HAL_UART_IRQHandler+0xee>
 800b160:	697b      	ldr	r3, [r7, #20]
 800b162:	f003 0301 	and.w	r3, r3, #1
 800b166:	2b00      	cmp	r3, #0
 800b168:	d005      	beq.n	800b176 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b16e:	f043 0208 	orr.w	r2, r3, #8
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d078      	beq.n	800b270 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b17e:	69fb      	ldr	r3, [r7, #28]
 800b180:	f003 0320 	and.w	r3, r3, #32
 800b184:	2b00      	cmp	r3, #0
 800b186:	d007      	beq.n	800b198 <HAL_UART_IRQHandler+0x11c>
 800b188:	69bb      	ldr	r3, [r7, #24]
 800b18a:	f003 0320 	and.w	r3, r3, #32
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d002      	beq.n	800b198 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800b192:	6878      	ldr	r0, [r7, #4]
 800b194:	f000 f92b 	bl	800b3ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	695b      	ldr	r3, [r3, #20]
 800b19e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1a2:	2b40      	cmp	r3, #64	; 0x40
 800b1a4:	bf0c      	ite	eq
 800b1a6:	2301      	moveq	r3, #1
 800b1a8:	2300      	movne	r3, #0
 800b1aa:	b2db      	uxtb	r3, r3
 800b1ac:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1b2:	f003 0308 	and.w	r3, r3, #8
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d102      	bne.n	800b1c0 <HAL_UART_IRQHandler+0x144>
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d031      	beq.n	800b224 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b1c0:	6878      	ldr	r0, [r7, #4]
 800b1c2:	f000 f876 	bl	800b2b2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	695b      	ldr	r3, [r3, #20]
 800b1cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1d0:	2b40      	cmp	r3, #64	; 0x40
 800b1d2:	d123      	bne.n	800b21c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	695a      	ldr	r2, [r3, #20]
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b1e2:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d013      	beq.n	800b214 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1f0:	4a21      	ldr	r2, [pc, #132]	; (800b278 <HAL_UART_IRQHandler+0x1fc>)
 800b1f2:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	f7f9 ff4f 	bl	800509c <HAL_DMA_Abort_IT>
 800b1fe:	4603      	mov	r3, r0
 800b200:	2b00      	cmp	r3, #0
 800b202:	d016      	beq.n	800b232 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b208:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b20a:	687a      	ldr	r2, [r7, #4]
 800b20c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b20e:	4610      	mov	r0, r2
 800b210:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b212:	e00e      	b.n	800b232 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b214:	6878      	ldr	r0, [r7, #4]
 800b216:	f000 f843 	bl	800b2a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b21a:	e00a      	b.n	800b232 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b21c:	6878      	ldr	r0, [r7, #4]
 800b21e:	f000 f83f 	bl	800b2a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b222:	e006      	b.n	800b232 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b224:	6878      	ldr	r0, [r7, #4]
 800b226:	f000 f83b 	bl	800b2a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	2200      	movs	r2, #0
 800b22e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800b230:	e01e      	b.n	800b270 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b232:	bf00      	nop
    return;
 800b234:	e01c      	b.n	800b270 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b236:	69fb      	ldr	r3, [r7, #28]
 800b238:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d008      	beq.n	800b252 <HAL_UART_IRQHandler+0x1d6>
 800b240:	69bb      	ldr	r3, [r7, #24]
 800b242:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b246:	2b00      	cmp	r3, #0
 800b248:	d003      	beq.n	800b252 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800b24a:	6878      	ldr	r0, [r7, #4]
 800b24c:	f000 f862 	bl	800b314 <UART_Transmit_IT>
    return;
 800b250:	e00f      	b.n	800b272 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b252:	69fb      	ldr	r3, [r7, #28]
 800b254:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d00a      	beq.n	800b272 <HAL_UART_IRQHandler+0x1f6>
 800b25c:	69bb      	ldr	r3, [r7, #24]
 800b25e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b262:	2b00      	cmp	r3, #0
 800b264:	d005      	beq.n	800b272 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800b266:	6878      	ldr	r0, [r7, #4]
 800b268:	f000 f8a9 	bl	800b3be <UART_EndTransmit_IT>
    return;
 800b26c:	bf00      	nop
 800b26e:	e000      	b.n	800b272 <HAL_UART_IRQHandler+0x1f6>
    return;
 800b270:	bf00      	nop
  }
}
 800b272:	3720      	adds	r7, #32
 800b274:	46bd      	mov	sp, r7
 800b276:	bd80      	pop	{r7, pc}
 800b278:	0800b2ed 	.word	0x0800b2ed

0800b27c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b27c:	b480      	push	{r7}
 800b27e:	b083      	sub	sp, #12
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b284:	bf00      	nop
 800b286:	370c      	adds	r7, #12
 800b288:	46bd      	mov	sp, r7
 800b28a:	bc80      	pop	{r7}
 800b28c:	4770      	bx	lr

0800b28e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b28e:	b480      	push	{r7}
 800b290:	b083      	sub	sp, #12
 800b292:	af00      	add	r7, sp, #0
 800b294:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800b296:	bf00      	nop
 800b298:	370c      	adds	r7, #12
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bc80      	pop	{r7}
 800b29e:	4770      	bx	lr

0800b2a0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b2a0:	b480      	push	{r7}
 800b2a2:	b083      	sub	sp, #12
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b2a8:	bf00      	nop
 800b2aa:	370c      	adds	r7, #12
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	bc80      	pop	{r7}
 800b2b0:	4770      	bx	lr

0800b2b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b2b2:	b480      	push	{r7}
 800b2b4:	b083      	sub	sp, #12
 800b2b6:	af00      	add	r7, sp, #0
 800b2b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	68da      	ldr	r2, [r3, #12]
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b2c8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	695a      	ldr	r2, [r3, #20]
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	f022 0201 	bic.w	r2, r2, #1
 800b2d8:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	2220      	movs	r2, #32
 800b2de:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800b2e2:	bf00      	nop
 800b2e4:	370c      	adds	r7, #12
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	bc80      	pop	{r7}
 800b2ea:	4770      	bx	lr

0800b2ec <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b084      	sub	sp, #16
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2f8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	2200      	movs	r2, #0
 800b2fe:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	2200      	movs	r2, #0
 800b304:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b306:	68f8      	ldr	r0, [r7, #12]
 800b308:	f7ff ffca 	bl	800b2a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b30c:	bf00      	nop
 800b30e:	3710      	adds	r7, #16
 800b310:	46bd      	mov	sp, r7
 800b312:	bd80      	pop	{r7, pc}

0800b314 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b314:	b480      	push	{r7}
 800b316:	b085      	sub	sp, #20
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b322:	b2db      	uxtb	r3, r3
 800b324:	2b21      	cmp	r3, #33	; 0x21
 800b326:	d144      	bne.n	800b3b2 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	689b      	ldr	r3, [r3, #8]
 800b32c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b330:	d11a      	bne.n	800b368 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	6a1b      	ldr	r3, [r3, #32]
 800b336:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	881b      	ldrh	r3, [r3, #0]
 800b33c:	461a      	mov	r2, r3
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b346:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	691b      	ldr	r3, [r3, #16]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d105      	bne.n	800b35c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	6a1b      	ldr	r3, [r3, #32]
 800b354:	1c9a      	adds	r2, r3, #2
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	621a      	str	r2, [r3, #32]
 800b35a:	e00e      	b.n	800b37a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	6a1b      	ldr	r3, [r3, #32]
 800b360:	1c5a      	adds	r2, r3, #1
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	621a      	str	r2, [r3, #32]
 800b366:	e008      	b.n	800b37a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	6a1b      	ldr	r3, [r3, #32]
 800b36c:	1c59      	adds	r1, r3, #1
 800b36e:	687a      	ldr	r2, [r7, #4]
 800b370:	6211      	str	r1, [r2, #32]
 800b372:	781a      	ldrb	r2, [r3, #0]
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b37e:	b29b      	uxth	r3, r3
 800b380:	3b01      	subs	r3, #1
 800b382:	b29b      	uxth	r3, r3
 800b384:	687a      	ldr	r2, [r7, #4]
 800b386:	4619      	mov	r1, r3
 800b388:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d10f      	bne.n	800b3ae <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	68da      	ldr	r2, [r3, #12]
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b39c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	68da      	ldr	r2, [r3, #12]
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b3ac:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	e000      	b.n	800b3b4 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800b3b2:	2302      	movs	r3, #2
  }
}
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	3714      	adds	r7, #20
 800b3b8:	46bd      	mov	sp, r7
 800b3ba:	bc80      	pop	{r7}
 800b3bc:	4770      	bx	lr

0800b3be <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b3be:	b580      	push	{r7, lr}
 800b3c0:	b082      	sub	sp, #8
 800b3c2:	af00      	add	r7, sp, #0
 800b3c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	68da      	ldr	r2, [r3, #12]
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b3d4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	2220      	movs	r2, #32
 800b3da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b3de:	6878      	ldr	r0, [r7, #4]
 800b3e0:	f7ff ff4c 	bl	800b27c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b3e4:	2300      	movs	r3, #0
}
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	3708      	adds	r7, #8
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd80      	pop	{r7, pc}

0800b3ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b3ee:	b580      	push	{r7, lr}
 800b3f0:	b084      	sub	sp, #16
 800b3f2:	af00      	add	r7, sp, #0
 800b3f4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b3fc:	b2db      	uxtb	r3, r3
 800b3fe:	2b22      	cmp	r3, #34	; 0x22
 800b400:	d171      	bne.n	800b4e6 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	689b      	ldr	r3, [r3, #8]
 800b406:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b40a:	d123      	bne.n	800b454 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b410:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	691b      	ldr	r3, [r3, #16]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d10e      	bne.n	800b438 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	685b      	ldr	r3, [r3, #4]
 800b420:	b29b      	uxth	r3, r3
 800b422:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b426:	b29a      	uxth	r2, r3
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b430:	1c9a      	adds	r2, r3, #2
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	629a      	str	r2, [r3, #40]	; 0x28
 800b436:	e029      	b.n	800b48c <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	685b      	ldr	r3, [r3, #4]
 800b43e:	b29b      	uxth	r3, r3
 800b440:	b2db      	uxtb	r3, r3
 800b442:	b29a      	uxth	r2, r3
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b44c:	1c5a      	adds	r2, r3, #1
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	629a      	str	r2, [r3, #40]	; 0x28
 800b452:	e01b      	b.n	800b48c <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	691b      	ldr	r3, [r3, #16]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d10a      	bne.n	800b472 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	6858      	ldr	r0, [r3, #4]
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b466:	1c59      	adds	r1, r3, #1
 800b468:	687a      	ldr	r2, [r7, #4]
 800b46a:	6291      	str	r1, [r2, #40]	; 0x28
 800b46c:	b2c2      	uxtb	r2, r0
 800b46e:	701a      	strb	r2, [r3, #0]
 800b470:	e00c      	b.n	800b48c <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	685b      	ldr	r3, [r3, #4]
 800b478:	b2da      	uxtb	r2, r3
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b47e:	1c58      	adds	r0, r3, #1
 800b480:	6879      	ldr	r1, [r7, #4]
 800b482:	6288      	str	r0, [r1, #40]	; 0x28
 800b484:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b488:	b2d2      	uxtb	r2, r2
 800b48a:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b490:	b29b      	uxth	r3, r3
 800b492:	3b01      	subs	r3, #1
 800b494:	b29b      	uxth	r3, r3
 800b496:	687a      	ldr	r2, [r7, #4]
 800b498:	4619      	mov	r1, r3
 800b49a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d120      	bne.n	800b4e2 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	68da      	ldr	r2, [r3, #12]
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	f022 0220 	bic.w	r2, r2, #32
 800b4ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	68da      	ldr	r2, [r3, #12]
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b4be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	695a      	ldr	r2, [r3, #20]
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	f022 0201 	bic.w	r2, r2, #1
 800b4ce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	2220      	movs	r2, #32
 800b4d4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800b4d8:	6878      	ldr	r0, [r7, #4]
 800b4da:	f7ff fed8 	bl	800b28e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800b4de:	2300      	movs	r3, #0
 800b4e0:	e002      	b.n	800b4e8 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	e000      	b.n	800b4e8 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800b4e6:	2302      	movs	r3, #2
  }
}
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	3710      	adds	r7, #16
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	bd80      	pop	{r7, pc}

0800b4f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b084      	sub	sp, #16
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	691b      	ldr	r3, [r3, #16]
 800b4fe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	68da      	ldr	r2, [r3, #12]
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	430a      	orrs	r2, r1
 800b50c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	689a      	ldr	r2, [r3, #8]
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	691b      	ldr	r3, [r3, #16]
 800b516:	431a      	orrs	r2, r3
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	695b      	ldr	r3, [r3, #20]
 800b51c:	431a      	orrs	r2, r3
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	69db      	ldr	r3, [r3, #28]
 800b522:	4313      	orrs	r3, r2
 800b524:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	68db      	ldr	r3, [r3, #12]
 800b52c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800b530:	f023 030c 	bic.w	r3, r3, #12
 800b534:	687a      	ldr	r2, [r7, #4]
 800b536:	6812      	ldr	r2, [r2, #0]
 800b538:	68f9      	ldr	r1, [r7, #12]
 800b53a:	430b      	orrs	r3, r1
 800b53c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	695b      	ldr	r3, [r3, #20]
 800b544:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	699a      	ldr	r2, [r3, #24]
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	430a      	orrs	r2, r1
 800b552:	615a      	str	r2, [r3, #20]

/* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	69db      	ldr	r3, [r3, #28]
 800b558:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b55c:	f040 80aa 	bne.w	800b6b4 <UART_SetConfig+0x1c4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	4aa9      	ldr	r2, [pc, #676]	; (800b80c <UART_SetConfig+0x31c>)
 800b566:	4293      	cmp	r3, r2
 800b568:	d004      	beq.n	800b574 <UART_SetConfig+0x84>
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	4aa8      	ldr	r2, [pc, #672]	; (800b810 <UART_SetConfig+0x320>)
 800b570:	4293      	cmp	r3, r2
 800b572:	d14f      	bne.n	800b614 <UART_SetConfig+0x124>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b574:	f7fd fd1e 	bl	8008fb4 <HAL_RCC_GetPCLK2Freq>
 800b578:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b57a:	68ba      	ldr	r2, [r7, #8]
 800b57c:	4613      	mov	r3, r2
 800b57e:	009b      	lsls	r3, r3, #2
 800b580:	4413      	add	r3, r2
 800b582:	009a      	lsls	r2, r3, #2
 800b584:	441a      	add	r2, r3
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	685b      	ldr	r3, [r3, #4]
 800b58a:	005b      	lsls	r3, r3, #1
 800b58c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b590:	4aa0      	ldr	r2, [pc, #640]	; (800b814 <UART_SetConfig+0x324>)
 800b592:	fba2 2303 	umull	r2, r3, r2, r3
 800b596:	095b      	lsrs	r3, r3, #5
 800b598:	0119      	lsls	r1, r3, #4
 800b59a:	68ba      	ldr	r2, [r7, #8]
 800b59c:	4613      	mov	r3, r2
 800b59e:	009b      	lsls	r3, r3, #2
 800b5a0:	4413      	add	r3, r2
 800b5a2:	009a      	lsls	r2, r3, #2
 800b5a4:	441a      	add	r2, r3
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	685b      	ldr	r3, [r3, #4]
 800b5aa:	005b      	lsls	r3, r3, #1
 800b5ac:	fbb2 f2f3 	udiv	r2, r2, r3
 800b5b0:	4b98      	ldr	r3, [pc, #608]	; (800b814 <UART_SetConfig+0x324>)
 800b5b2:	fba3 0302 	umull	r0, r3, r3, r2
 800b5b6:	095b      	lsrs	r3, r3, #5
 800b5b8:	2064      	movs	r0, #100	; 0x64
 800b5ba:	fb00 f303 	mul.w	r3, r0, r3
 800b5be:	1ad3      	subs	r3, r2, r3
 800b5c0:	00db      	lsls	r3, r3, #3
 800b5c2:	3332      	adds	r3, #50	; 0x32
 800b5c4:	4a93      	ldr	r2, [pc, #588]	; (800b814 <UART_SetConfig+0x324>)
 800b5c6:	fba2 2303 	umull	r2, r3, r2, r3
 800b5ca:	095b      	lsrs	r3, r3, #5
 800b5cc:	005b      	lsls	r3, r3, #1
 800b5ce:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b5d2:	4419      	add	r1, r3
 800b5d4:	68ba      	ldr	r2, [r7, #8]
 800b5d6:	4613      	mov	r3, r2
 800b5d8:	009b      	lsls	r3, r3, #2
 800b5da:	4413      	add	r3, r2
 800b5dc:	009a      	lsls	r2, r3, #2
 800b5de:	441a      	add	r2, r3
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	685b      	ldr	r3, [r3, #4]
 800b5e4:	005b      	lsls	r3, r3, #1
 800b5e6:	fbb2 f2f3 	udiv	r2, r2, r3
 800b5ea:	4b8a      	ldr	r3, [pc, #552]	; (800b814 <UART_SetConfig+0x324>)
 800b5ec:	fba3 0302 	umull	r0, r3, r3, r2
 800b5f0:	095b      	lsrs	r3, r3, #5
 800b5f2:	2064      	movs	r0, #100	; 0x64
 800b5f4:	fb00 f303 	mul.w	r3, r0, r3
 800b5f8:	1ad3      	subs	r3, r2, r3
 800b5fa:	00db      	lsls	r3, r3, #3
 800b5fc:	3332      	adds	r3, #50	; 0x32
 800b5fe:	4a85      	ldr	r2, [pc, #532]	; (800b814 <UART_SetConfig+0x324>)
 800b600:	fba2 2303 	umull	r2, r3, r2, r3
 800b604:	095b      	lsrs	r3, r3, #5
 800b606:	f003 0207 	and.w	r2, r3, #7
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	440a      	add	r2, r1
 800b610:	609a      	str	r2, [r3, #8]
 800b612:	e0f7      	b.n	800b804 <UART_SetConfig+0x314>
    }
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b614:	f7fd fcac 	bl	8008f70 <HAL_RCC_GetPCLK1Freq>
 800b618:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b61a:	68ba      	ldr	r2, [r7, #8]
 800b61c:	4613      	mov	r3, r2
 800b61e:	009b      	lsls	r3, r3, #2
 800b620:	4413      	add	r3, r2
 800b622:	009a      	lsls	r2, r3, #2
 800b624:	441a      	add	r2, r3
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	685b      	ldr	r3, [r3, #4]
 800b62a:	005b      	lsls	r3, r3, #1
 800b62c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b630:	4a78      	ldr	r2, [pc, #480]	; (800b814 <UART_SetConfig+0x324>)
 800b632:	fba2 2303 	umull	r2, r3, r2, r3
 800b636:	095b      	lsrs	r3, r3, #5
 800b638:	0119      	lsls	r1, r3, #4
 800b63a:	68ba      	ldr	r2, [r7, #8]
 800b63c:	4613      	mov	r3, r2
 800b63e:	009b      	lsls	r3, r3, #2
 800b640:	4413      	add	r3, r2
 800b642:	009a      	lsls	r2, r3, #2
 800b644:	441a      	add	r2, r3
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	685b      	ldr	r3, [r3, #4]
 800b64a:	005b      	lsls	r3, r3, #1
 800b64c:	fbb2 f2f3 	udiv	r2, r2, r3
 800b650:	4b70      	ldr	r3, [pc, #448]	; (800b814 <UART_SetConfig+0x324>)
 800b652:	fba3 0302 	umull	r0, r3, r3, r2
 800b656:	095b      	lsrs	r3, r3, #5
 800b658:	2064      	movs	r0, #100	; 0x64
 800b65a:	fb00 f303 	mul.w	r3, r0, r3
 800b65e:	1ad3      	subs	r3, r2, r3
 800b660:	00db      	lsls	r3, r3, #3
 800b662:	3332      	adds	r3, #50	; 0x32
 800b664:	4a6b      	ldr	r2, [pc, #428]	; (800b814 <UART_SetConfig+0x324>)
 800b666:	fba2 2303 	umull	r2, r3, r2, r3
 800b66a:	095b      	lsrs	r3, r3, #5
 800b66c:	005b      	lsls	r3, r3, #1
 800b66e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b672:	4419      	add	r1, r3
 800b674:	68ba      	ldr	r2, [r7, #8]
 800b676:	4613      	mov	r3, r2
 800b678:	009b      	lsls	r3, r3, #2
 800b67a:	4413      	add	r3, r2
 800b67c:	009a      	lsls	r2, r3, #2
 800b67e:	441a      	add	r2, r3
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	685b      	ldr	r3, [r3, #4]
 800b684:	005b      	lsls	r3, r3, #1
 800b686:	fbb2 f2f3 	udiv	r2, r2, r3
 800b68a:	4b62      	ldr	r3, [pc, #392]	; (800b814 <UART_SetConfig+0x324>)
 800b68c:	fba3 0302 	umull	r0, r3, r3, r2
 800b690:	095b      	lsrs	r3, r3, #5
 800b692:	2064      	movs	r0, #100	; 0x64
 800b694:	fb00 f303 	mul.w	r3, r0, r3
 800b698:	1ad3      	subs	r3, r2, r3
 800b69a:	00db      	lsls	r3, r3, #3
 800b69c:	3332      	adds	r3, #50	; 0x32
 800b69e:	4a5d      	ldr	r2, [pc, #372]	; (800b814 <UART_SetConfig+0x324>)
 800b6a0:	fba2 2303 	umull	r2, r3, r2, r3
 800b6a4:	095b      	lsrs	r3, r3, #5
 800b6a6:	f003 0207 	and.w	r2, r3, #7
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	440a      	add	r2, r1
 800b6b0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800b6b2:	e0a7      	b.n	800b804 <UART_SetConfig+0x314>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	4a54      	ldr	r2, [pc, #336]	; (800b80c <UART_SetConfig+0x31c>)
 800b6ba:	4293      	cmp	r3, r2
 800b6bc:	d004      	beq.n	800b6c8 <UART_SetConfig+0x1d8>
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	4a53      	ldr	r2, [pc, #332]	; (800b810 <UART_SetConfig+0x320>)
 800b6c4:	4293      	cmp	r3, r2
 800b6c6:	d14e      	bne.n	800b766 <UART_SetConfig+0x276>
      pclk = HAL_RCC_GetPCLK2Freq();
 800b6c8:	f7fd fc74 	bl	8008fb4 <HAL_RCC_GetPCLK2Freq>
 800b6cc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b6ce:	68ba      	ldr	r2, [r7, #8]
 800b6d0:	4613      	mov	r3, r2
 800b6d2:	009b      	lsls	r3, r3, #2
 800b6d4:	4413      	add	r3, r2
 800b6d6:	009a      	lsls	r2, r3, #2
 800b6d8:	441a      	add	r2, r3
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	685b      	ldr	r3, [r3, #4]
 800b6de:	009b      	lsls	r3, r3, #2
 800b6e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6e4:	4a4b      	ldr	r2, [pc, #300]	; (800b814 <UART_SetConfig+0x324>)
 800b6e6:	fba2 2303 	umull	r2, r3, r2, r3
 800b6ea:	095b      	lsrs	r3, r3, #5
 800b6ec:	0119      	lsls	r1, r3, #4
 800b6ee:	68ba      	ldr	r2, [r7, #8]
 800b6f0:	4613      	mov	r3, r2
 800b6f2:	009b      	lsls	r3, r3, #2
 800b6f4:	4413      	add	r3, r2
 800b6f6:	009a      	lsls	r2, r3, #2
 800b6f8:	441a      	add	r2, r3
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	685b      	ldr	r3, [r3, #4]
 800b6fe:	009b      	lsls	r3, r3, #2
 800b700:	fbb2 f2f3 	udiv	r2, r2, r3
 800b704:	4b43      	ldr	r3, [pc, #268]	; (800b814 <UART_SetConfig+0x324>)
 800b706:	fba3 0302 	umull	r0, r3, r3, r2
 800b70a:	095b      	lsrs	r3, r3, #5
 800b70c:	2064      	movs	r0, #100	; 0x64
 800b70e:	fb00 f303 	mul.w	r3, r0, r3
 800b712:	1ad3      	subs	r3, r2, r3
 800b714:	011b      	lsls	r3, r3, #4
 800b716:	3332      	adds	r3, #50	; 0x32
 800b718:	4a3e      	ldr	r2, [pc, #248]	; (800b814 <UART_SetConfig+0x324>)
 800b71a:	fba2 2303 	umull	r2, r3, r2, r3
 800b71e:	095b      	lsrs	r3, r3, #5
 800b720:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b724:	4419      	add	r1, r3
 800b726:	68ba      	ldr	r2, [r7, #8]
 800b728:	4613      	mov	r3, r2
 800b72a:	009b      	lsls	r3, r3, #2
 800b72c:	4413      	add	r3, r2
 800b72e:	009a      	lsls	r2, r3, #2
 800b730:	441a      	add	r2, r3
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	685b      	ldr	r3, [r3, #4]
 800b736:	009b      	lsls	r3, r3, #2
 800b738:	fbb2 f2f3 	udiv	r2, r2, r3
 800b73c:	4b35      	ldr	r3, [pc, #212]	; (800b814 <UART_SetConfig+0x324>)
 800b73e:	fba3 0302 	umull	r0, r3, r3, r2
 800b742:	095b      	lsrs	r3, r3, #5
 800b744:	2064      	movs	r0, #100	; 0x64
 800b746:	fb00 f303 	mul.w	r3, r0, r3
 800b74a:	1ad3      	subs	r3, r2, r3
 800b74c:	011b      	lsls	r3, r3, #4
 800b74e:	3332      	adds	r3, #50	; 0x32
 800b750:	4a30      	ldr	r2, [pc, #192]	; (800b814 <UART_SetConfig+0x324>)
 800b752:	fba2 2303 	umull	r2, r3, r2, r3
 800b756:	095b      	lsrs	r3, r3, #5
 800b758:	f003 020f 	and.w	r2, r3, #15
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	440a      	add	r2, r1
 800b762:	609a      	str	r2, [r3, #8]
 800b764:	e04e      	b.n	800b804 <UART_SetConfig+0x314>
      pclk = HAL_RCC_GetPCLK1Freq();
 800b766:	f7fd fc03 	bl	8008f70 <HAL_RCC_GetPCLK1Freq>
 800b76a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b76c:	68ba      	ldr	r2, [r7, #8]
 800b76e:	4613      	mov	r3, r2
 800b770:	009b      	lsls	r3, r3, #2
 800b772:	4413      	add	r3, r2
 800b774:	009a      	lsls	r2, r3, #2
 800b776:	441a      	add	r2, r3
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	685b      	ldr	r3, [r3, #4]
 800b77c:	009b      	lsls	r3, r3, #2
 800b77e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b782:	4a24      	ldr	r2, [pc, #144]	; (800b814 <UART_SetConfig+0x324>)
 800b784:	fba2 2303 	umull	r2, r3, r2, r3
 800b788:	095b      	lsrs	r3, r3, #5
 800b78a:	0119      	lsls	r1, r3, #4
 800b78c:	68ba      	ldr	r2, [r7, #8]
 800b78e:	4613      	mov	r3, r2
 800b790:	009b      	lsls	r3, r3, #2
 800b792:	4413      	add	r3, r2
 800b794:	009a      	lsls	r2, r3, #2
 800b796:	441a      	add	r2, r3
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	685b      	ldr	r3, [r3, #4]
 800b79c:	009b      	lsls	r3, r3, #2
 800b79e:	fbb2 f2f3 	udiv	r2, r2, r3
 800b7a2:	4b1c      	ldr	r3, [pc, #112]	; (800b814 <UART_SetConfig+0x324>)
 800b7a4:	fba3 0302 	umull	r0, r3, r3, r2
 800b7a8:	095b      	lsrs	r3, r3, #5
 800b7aa:	2064      	movs	r0, #100	; 0x64
 800b7ac:	fb00 f303 	mul.w	r3, r0, r3
 800b7b0:	1ad3      	subs	r3, r2, r3
 800b7b2:	011b      	lsls	r3, r3, #4
 800b7b4:	3332      	adds	r3, #50	; 0x32
 800b7b6:	4a17      	ldr	r2, [pc, #92]	; (800b814 <UART_SetConfig+0x324>)
 800b7b8:	fba2 2303 	umull	r2, r3, r2, r3
 800b7bc:	095b      	lsrs	r3, r3, #5
 800b7be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b7c2:	4419      	add	r1, r3
 800b7c4:	68ba      	ldr	r2, [r7, #8]
 800b7c6:	4613      	mov	r3, r2
 800b7c8:	009b      	lsls	r3, r3, #2
 800b7ca:	4413      	add	r3, r2
 800b7cc:	009a      	lsls	r2, r3, #2
 800b7ce:	441a      	add	r2, r3
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	685b      	ldr	r3, [r3, #4]
 800b7d4:	009b      	lsls	r3, r3, #2
 800b7d6:	fbb2 f2f3 	udiv	r2, r2, r3
 800b7da:	4b0e      	ldr	r3, [pc, #56]	; (800b814 <UART_SetConfig+0x324>)
 800b7dc:	fba3 0302 	umull	r0, r3, r3, r2
 800b7e0:	095b      	lsrs	r3, r3, #5
 800b7e2:	2064      	movs	r0, #100	; 0x64
 800b7e4:	fb00 f303 	mul.w	r3, r0, r3
 800b7e8:	1ad3      	subs	r3, r2, r3
 800b7ea:	011b      	lsls	r3, r3, #4
 800b7ec:	3332      	adds	r3, #50	; 0x32
 800b7ee:	4a09      	ldr	r2, [pc, #36]	; (800b814 <UART_SetConfig+0x324>)
 800b7f0:	fba2 2303 	umull	r2, r3, r2, r3
 800b7f4:	095b      	lsrs	r3, r3, #5
 800b7f6:	f003 020f 	and.w	r2, r3, #15
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	440a      	add	r2, r1
 800b800:	609a      	str	r2, [r3, #8]
}
 800b802:	e7ff      	b.n	800b804 <UART_SetConfig+0x314>
 800b804:	bf00      	nop
 800b806:	3710      	adds	r7, #16
 800b808:	46bd      	mov	sp, r7
 800b80a:	bd80      	pop	{r7, pc}
 800b80c:	40011000 	.word	0x40011000
 800b810:	40011400 	.word	0x40011400
 800b814:	51eb851f 	.word	0x51eb851f

0800b818 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800b818:	b084      	sub	sp, #16
 800b81a:	b480      	push	{r7}
 800b81c:	b085      	sub	sp, #20
 800b81e:	af00      	add	r7, sp, #0
 800b820:	6078      	str	r0, [r7, #4]
 800b822:	f107 001c 	add.w	r0, r7, #28
 800b826:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800b82a:	2300      	movs	r3, #0
 800b82c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800b82e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800b830:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800b832:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800b834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800b836:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800b838:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800b83a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800b83c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800b83e:	431a      	orrs	r2, r3
             Init.ClockDiv
 800b840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800b842:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800b844:	68fa      	ldr	r2, [r7, #12]
 800b846:	4313      	orrs	r3, r2
 800b848:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	685b      	ldr	r3, [r3, #4]
 800b84e:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800b852:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b856:	68fa      	ldr	r2, [r7, #12]
 800b858:	431a      	orrs	r2, r3
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800b85e:	2300      	movs	r3, #0
}
 800b860:	4618      	mov	r0, r3
 800b862:	3714      	adds	r7, #20
 800b864:	46bd      	mov	sp, r7
 800b866:	bc80      	pop	{r7}
 800b868:	b004      	add	sp, #16
 800b86a:	4770      	bx	lr

0800b86c <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800b86c:	b480      	push	{r7}
 800b86e:	b083      	sub	sp, #12
 800b870:	af00      	add	r7, sp, #0
 800b872:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800b87a:	4618      	mov	r0, r3
 800b87c:	370c      	adds	r7, #12
 800b87e:	46bd      	mov	sp, r7
 800b880:	bc80      	pop	{r7}
 800b882:	4770      	bx	lr

0800b884 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800b884:	b480      	push	{r7}
 800b886:	b083      	sub	sp, #12
 800b888:	af00      	add	r7, sp, #0
 800b88a:	6078      	str	r0, [r7, #4]
 800b88c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	681a      	ldr	r2, [r3, #0]
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b898:	2300      	movs	r3, #0
}
 800b89a:	4618      	mov	r0, r3
 800b89c:	370c      	adds	r7, #12
 800b89e:	46bd      	mov	sp, r7
 800b8a0:	bc80      	pop	{r7}
 800b8a2:	4770      	bx	lr

0800b8a4 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b082      	sub	sp, #8
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	2203      	movs	r2, #3
 800b8b0:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800b8b2:	2002      	movs	r0, #2
 800b8b4:	f7f7 fd58 	bl	8003368 <HAL_Delay>
  
  return HAL_OK;
 800b8b8:	2300      	movs	r3, #0
}
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	3708      	adds	r7, #8
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bd80      	pop	{r7, pc}

0800b8c2 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800b8c2:	b480      	push	{r7}
 800b8c4:	b083      	sub	sp, #12
 800b8c6:	af00      	add	r7, sp, #0
 800b8c8:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	f003 0303 	and.w	r3, r3, #3
}
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	370c      	adds	r7, #12
 800b8d6:	46bd      	mov	sp, r7
 800b8d8:	bc80      	pop	{r7}
 800b8da:	4770      	bx	lr

0800b8dc <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800b8dc:	b480      	push	{r7}
 800b8de:	b085      	sub	sp, #20
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
 800b8e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800b8ea:	683b      	ldr	r3, [r7, #0]
 800b8ec:	681a      	ldr	r2, [r3, #0]
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b8f2:	683b      	ldr	r3, [r7, #0]
 800b8f4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800b8f6:	683b      	ldr	r3, [r7, #0]
 800b8f8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b8fa:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800b900:	431a      	orrs	r2, r3
                       Command->CPSM);
 800b902:	683b      	ldr	r3, [r7, #0]
 800b904:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800b906:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b908:	68fa      	ldr	r2, [r7, #12]
 800b90a:	4313      	orrs	r3, r2
 800b90c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	68db      	ldr	r3, [r3, #12]
 800b912:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800b916:	f023 030f 	bic.w	r3, r3, #15
 800b91a:	68fa      	ldr	r2, [r7, #12]
 800b91c:	431a      	orrs	r2, r3
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800b922:	2300      	movs	r3, #0
}
 800b924:	4618      	mov	r0, r3
 800b926:	3714      	adds	r7, #20
 800b928:	46bd      	mov	sp, r7
 800b92a:	bc80      	pop	{r7}
 800b92c:	4770      	bx	lr

0800b92e <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800b92e:	b480      	push	{r7}
 800b930:	b083      	sub	sp, #12
 800b932:	af00      	add	r7, sp, #0
 800b934:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	691b      	ldr	r3, [r3, #16]
 800b93a:	b2db      	uxtb	r3, r3
}
 800b93c:	4618      	mov	r0, r3
 800b93e:	370c      	adds	r7, #12
 800b940:	46bd      	mov	sp, r7
 800b942:	bc80      	pop	{r7}
 800b944:	4770      	bx	lr

0800b946 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800b946:	b480      	push	{r7}
 800b948:	b085      	sub	sp, #20
 800b94a:	af00      	add	r7, sp, #0
 800b94c:	6078      	str	r0, [r7, #4]
 800b94e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	3314      	adds	r3, #20
 800b954:	461a      	mov	r2, r3
 800b956:	683b      	ldr	r3, [r7, #0]
 800b958:	4413      	add	r3, r2
 800b95a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	681b      	ldr	r3, [r3, #0]
}  
 800b960:	4618      	mov	r0, r3
 800b962:	3714      	adds	r7, #20
 800b964:	46bd      	mov	sp, r7
 800b966:	bc80      	pop	{r7}
 800b968:	4770      	bx	lr

0800b96a <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800b96a:	b480      	push	{r7}
 800b96c:	b085      	sub	sp, #20
 800b96e:	af00      	add	r7, sp, #0
 800b970:	6078      	str	r0, [r7, #4]
 800b972:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b974:	2300      	movs	r3, #0
 800b976:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	681a      	ldr	r2, [r3, #0]
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800b980:	683b      	ldr	r3, [r7, #0]
 800b982:	685a      	ldr	r2, [r3, #4]
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b988:	683b      	ldr	r3, [r7, #0]
 800b98a:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b990:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800b992:	683b      	ldr	r3, [r7, #0]
 800b994:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800b996:	431a      	orrs	r2, r3
                       Data->DPSM);
 800b998:	683b      	ldr	r3, [r7, #0]
 800b99a:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800b99c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b99e:	68fa      	ldr	r2, [r7, #12]
 800b9a0:	4313      	orrs	r3, r2
 800b9a2:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9a8:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	431a      	orrs	r2, r3
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800b9b4:	2300      	movs	r3, #0

}
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	3714      	adds	r7, #20
 800b9ba:	46bd      	mov	sp, r7
 800b9bc:	bc80      	pop	{r7}
 800b9be:	4770      	bx	lr

0800b9c0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	b088      	sub	sp, #32
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	6078      	str	r0, [r7, #4]
 800b9c8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800b9ce:	2310      	movs	r3, #16
 800b9d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b9d2:	2340      	movs	r3, #64	; 0x40
 800b9d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b9da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b9de:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b9e0:	f107 0308 	add.w	r3, r7, #8
 800b9e4:	4619      	mov	r1, r3
 800b9e6:	6878      	ldr	r0, [r7, #4]
 800b9e8:	f7ff ff78 	bl	800b8dc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800b9ec:	f241 3288 	movw	r2, #5000	; 0x1388
 800b9f0:	2110      	movs	r1, #16
 800b9f2:	6878      	ldr	r0, [r7, #4]
 800b9f4:	f000 fa40 	bl	800be78 <SDMMC_GetCmdResp1>
 800b9f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b9fa:	69fb      	ldr	r3, [r7, #28]
}
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	3720      	adds	r7, #32
 800ba00:	46bd      	mov	sp, r7
 800ba02:	bd80      	pop	{r7, pc}

0800ba04 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b088      	sub	sp, #32
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	6078      	str	r0, [r7, #4]
 800ba0c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ba0e:	683b      	ldr	r3, [r7, #0]
 800ba10:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800ba12:	2311      	movs	r3, #17
 800ba14:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ba16:	2340      	movs	r3, #64	; 0x40
 800ba18:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ba1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ba22:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ba24:	f107 0308 	add.w	r3, r7, #8
 800ba28:	4619      	mov	r1, r3
 800ba2a:	6878      	ldr	r0, [r7, #4]
 800ba2c:	f7ff ff56 	bl	800b8dc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800ba30:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba34:	2111      	movs	r1, #17
 800ba36:	6878      	ldr	r0, [r7, #4]
 800ba38:	f000 fa1e 	bl	800be78 <SDMMC_GetCmdResp1>
 800ba3c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ba3e:	69fb      	ldr	r3, [r7, #28]
}
 800ba40:	4618      	mov	r0, r3
 800ba42:	3720      	adds	r7, #32
 800ba44:	46bd      	mov	sp, r7
 800ba46:	bd80      	pop	{r7, pc}

0800ba48 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b088      	sub	sp, #32
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
 800ba50:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ba52:	683b      	ldr	r3, [r7, #0]
 800ba54:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800ba56:	2312      	movs	r3, #18
 800ba58:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ba5a:	2340      	movs	r3, #64	; 0x40
 800ba5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ba5e:	2300      	movs	r3, #0
 800ba60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ba62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ba66:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ba68:	f107 0308 	add.w	r3, r7, #8
 800ba6c:	4619      	mov	r1, r3
 800ba6e:	6878      	ldr	r0, [r7, #4]
 800ba70:	f7ff ff34 	bl	800b8dc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800ba74:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba78:	2112      	movs	r1, #18
 800ba7a:	6878      	ldr	r0, [r7, #4]
 800ba7c:	f000 f9fc 	bl	800be78 <SDMMC_GetCmdResp1>
 800ba80:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ba82:	69fb      	ldr	r3, [r7, #28]
}
 800ba84:	4618      	mov	r0, r3
 800ba86:	3720      	adds	r7, #32
 800ba88:	46bd      	mov	sp, r7
 800ba8a:	bd80      	pop	{r7, pc}

0800ba8c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	b088      	sub	sp, #32
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	6078      	str	r0, [r7, #4]
 800ba94:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800ba96:	683b      	ldr	r3, [r7, #0]
 800ba98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800ba9a:	2318      	movs	r3, #24
 800ba9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ba9e:	2340      	movs	r3, #64	; 0x40
 800baa0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800baa2:	2300      	movs	r3, #0
 800baa4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800baa6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800baaa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800baac:	f107 0308 	add.w	r3, r7, #8
 800bab0:	4619      	mov	r1, r3
 800bab2:	6878      	ldr	r0, [r7, #4]
 800bab4:	f7ff ff12 	bl	800b8dc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800bab8:	f241 3288 	movw	r2, #5000	; 0x1388
 800babc:	2118      	movs	r1, #24
 800babe:	6878      	ldr	r0, [r7, #4]
 800bac0:	f000 f9da 	bl	800be78 <SDMMC_GetCmdResp1>
 800bac4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bac6:	69fb      	ldr	r3, [r7, #28]
}
 800bac8:	4618      	mov	r0, r3
 800baca:	3720      	adds	r7, #32
 800bacc:	46bd      	mov	sp, r7
 800bace:	bd80      	pop	{r7, pc}

0800bad0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b088      	sub	sp, #32
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
 800bad8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800bade:	2319      	movs	r3, #25
 800bae0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bae2:	2340      	movs	r3, #64	; 0x40
 800bae4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bae6:	2300      	movs	r3, #0
 800bae8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800baea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800baee:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800baf0:	f107 0308 	add.w	r3, r7, #8
 800baf4:	4619      	mov	r1, r3
 800baf6:	6878      	ldr	r0, [r7, #4]
 800baf8:	f7ff fef0 	bl	800b8dc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800bafc:	f241 3288 	movw	r2, #5000	; 0x1388
 800bb00:	2119      	movs	r1, #25
 800bb02:	6878      	ldr	r0, [r7, #4]
 800bb04:	f000 f9b8 	bl	800be78 <SDMMC_GetCmdResp1>
 800bb08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bb0a:	69fb      	ldr	r3, [r7, #28]
}
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	3720      	adds	r7, #32
 800bb10:	46bd      	mov	sp, r7
 800bb12:	bd80      	pop	{r7, pc}

0800bb14 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b088      	sub	sp, #32
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800bb20:	230c      	movs	r3, #12
 800bb22:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bb24:	2340      	movs	r3, #64	; 0x40
 800bb26:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bb28:	2300      	movs	r3, #0
 800bb2a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bb2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bb30:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bb32:	f107 0308 	add.w	r3, r7, #8
 800bb36:	4619      	mov	r1, r3
 800bb38:	6878      	ldr	r0, [r7, #4]
 800bb3a:	f7ff fecf 	bl	800b8dc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800bb3e:	4a05      	ldr	r2, [pc, #20]	; (800bb54 <SDMMC_CmdStopTransfer+0x40>)
 800bb40:	210c      	movs	r1, #12
 800bb42:	6878      	ldr	r0, [r7, #4]
 800bb44:	f000 f998 	bl	800be78 <SDMMC_GetCmdResp1>
 800bb48:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bb4a:	69fb      	ldr	r3, [r7, #28]
}
 800bb4c:	4618      	mov	r0, r3
 800bb4e:	3720      	adds	r7, #32
 800bb50:	46bd      	mov	sp, r7
 800bb52:	bd80      	pop	{r7, pc}
 800bb54:	05f5e100 	.word	0x05f5e100

0800bb58 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b08a      	sub	sp, #40	; 0x28
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	60f8      	str	r0, [r7, #12]
 800bb60:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800bb64:	683b      	ldr	r3, [r7, #0]
 800bb66:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800bb68:	2307      	movs	r3, #7
 800bb6a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bb6c:	2340      	movs	r3, #64	; 0x40
 800bb6e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bb70:	2300      	movs	r3, #0
 800bb72:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bb74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bb78:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bb7a:	f107 0310 	add.w	r3, r7, #16
 800bb7e:	4619      	mov	r1, r3
 800bb80:	68f8      	ldr	r0, [r7, #12]
 800bb82:	f7ff feab 	bl	800b8dc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800bb86:	f241 3288 	movw	r2, #5000	; 0x1388
 800bb8a:	2107      	movs	r1, #7
 800bb8c:	68f8      	ldr	r0, [r7, #12]
 800bb8e:	f000 f973 	bl	800be78 <SDMMC_GetCmdResp1>
 800bb92:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800bb94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bb96:	4618      	mov	r0, r3
 800bb98:	3728      	adds	r7, #40	; 0x28
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	bd80      	pop	{r7, pc}

0800bb9e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800bb9e:	b580      	push	{r7, lr}
 800bba0:	b088      	sub	sp, #32
 800bba2:	af00      	add	r7, sp, #0
 800bba4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800bba6:	2300      	movs	r3, #0
 800bba8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800bbaa:	2300      	movs	r3, #0
 800bbac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800bbae:	2300      	movs	r3, #0
 800bbb0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bbb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bbba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bbbc:	f107 0308 	add.w	r3, r7, #8
 800bbc0:	4619      	mov	r1, r3
 800bbc2:	6878      	ldr	r0, [r7, #4]
 800bbc4:	f7ff fe8a 	bl	800b8dc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800bbc8:	6878      	ldr	r0, [r7, #4]
 800bbca:	f000 f92d 	bl	800be28 <SDMMC_GetCmdError>
 800bbce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bbd0:	69fb      	ldr	r3, [r7, #28]
}
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	3720      	adds	r7, #32
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}

0800bbda <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800bbda:	b580      	push	{r7, lr}
 800bbdc:	b088      	sub	sp, #32
 800bbde:	af00      	add	r7, sp, #0
 800bbe0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800bbe2:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800bbe6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800bbe8:	2308      	movs	r3, #8
 800bbea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bbec:	2340      	movs	r3, #64	; 0x40
 800bbee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bbf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bbf8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bbfa:	f107 0308 	add.w	r3, r7, #8
 800bbfe:	4619      	mov	r1, r3
 800bc00:	6878      	ldr	r0, [r7, #4]
 800bc02:	f7ff fe6b 	bl	800b8dc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800bc06:	6878      	ldr	r0, [r7, #4]
 800bc08:	f000 fb16 	bl	800c238 <SDMMC_GetCmdResp7>
 800bc0c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bc0e:	69fb      	ldr	r3, [r7, #28]
}
 800bc10:	4618      	mov	r0, r3
 800bc12:	3720      	adds	r7, #32
 800bc14:	46bd      	mov	sp, r7
 800bc16:	bd80      	pop	{r7, pc}

0800bc18 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b088      	sub	sp, #32
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
 800bc20:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800bc26:	2337      	movs	r3, #55	; 0x37
 800bc28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bc2a:	2340      	movs	r3, #64	; 0x40
 800bc2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bc2e:	2300      	movs	r3, #0
 800bc30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bc32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bc36:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bc38:	f107 0308 	add.w	r3, r7, #8
 800bc3c:	4619      	mov	r1, r3
 800bc3e:	6878      	ldr	r0, [r7, #4]
 800bc40:	f7ff fe4c 	bl	800b8dc <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800bc44:	f241 3288 	movw	r2, #5000	; 0x1388
 800bc48:	2137      	movs	r1, #55	; 0x37
 800bc4a:	6878      	ldr	r0, [r7, #4]
 800bc4c:	f000 f914 	bl	800be78 <SDMMC_GetCmdResp1>
 800bc50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bc52:	69fb      	ldr	r3, [r7, #28]
}
 800bc54:	4618      	mov	r0, r3
 800bc56:	3720      	adds	r7, #32
 800bc58:	46bd      	mov	sp, r7
 800bc5a:	bd80      	pop	{r7, pc}

0800bc5c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800bc5c:	b580      	push	{r7, lr}
 800bc5e:	b088      	sub	sp, #32
 800bc60:	af00      	add	r7, sp, #0
 800bc62:	6078      	str	r0, [r7, #4]
 800bc64:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800bc66:	683b      	ldr	r3, [r7, #0]
 800bc68:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800bc6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bc70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800bc72:	2329      	movs	r3, #41	; 0x29
 800bc74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bc76:	2340      	movs	r3, #64	; 0x40
 800bc78:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bc7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bc82:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bc84:	f107 0308 	add.w	r3, r7, #8
 800bc88:	4619      	mov	r1, r3
 800bc8a:	6878      	ldr	r0, [r7, #4]
 800bc8c:	f7ff fe26 	bl	800b8dc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800bc90:	6878      	ldr	r0, [r7, #4]
 800bc92:	f000 fa23 	bl	800c0dc <SDMMC_GetCmdResp3>
 800bc96:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bc98:	69fb      	ldr	r3, [r7, #28]
}
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	3720      	adds	r7, #32
 800bc9e:	46bd      	mov	sp, r7
 800bca0:	bd80      	pop	{r7, pc}

0800bca2 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800bca2:	b580      	push	{r7, lr}
 800bca4:	b088      	sub	sp, #32
 800bca6:	af00      	add	r7, sp, #0
 800bca8:	6078      	str	r0, [r7, #4]
 800bcaa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800bcac:	683b      	ldr	r3, [r7, #0]
 800bcae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800bcb0:	2306      	movs	r3, #6
 800bcb2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bcb4:	2340      	movs	r3, #64	; 0x40
 800bcb6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bcb8:	2300      	movs	r3, #0
 800bcba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bcbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bcc0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bcc2:	f107 0308 	add.w	r3, r7, #8
 800bcc6:	4619      	mov	r1, r3
 800bcc8:	6878      	ldr	r0, [r7, #4]
 800bcca:	f7ff fe07 	bl	800b8dc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800bcce:	f241 3288 	movw	r2, #5000	; 0x1388
 800bcd2:	2106      	movs	r1, #6
 800bcd4:	6878      	ldr	r0, [r7, #4]
 800bcd6:	f000 f8cf 	bl	800be78 <SDMMC_GetCmdResp1>
 800bcda:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bcdc:	69fb      	ldr	r3, [r7, #28]
}
 800bcde:	4618      	mov	r0, r3
 800bce0:	3720      	adds	r7, #32
 800bce2:	46bd      	mov	sp, r7
 800bce4:	bd80      	pop	{r7, pc}

0800bce6 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800bce6:	b580      	push	{r7, lr}
 800bce8:	b088      	sub	sp, #32
 800bcea:	af00      	add	r7, sp, #0
 800bcec:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800bcee:	2300      	movs	r3, #0
 800bcf0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800bcf2:	2333      	movs	r3, #51	; 0x33
 800bcf4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bcf6:	2340      	movs	r3, #64	; 0x40
 800bcf8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bcfa:	2300      	movs	r3, #0
 800bcfc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bcfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bd02:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bd04:	f107 0308 	add.w	r3, r7, #8
 800bd08:	4619      	mov	r1, r3
 800bd0a:	6878      	ldr	r0, [r7, #4]
 800bd0c:	f7ff fde6 	bl	800b8dc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800bd10:	f241 3288 	movw	r2, #5000	; 0x1388
 800bd14:	2133      	movs	r1, #51	; 0x33
 800bd16:	6878      	ldr	r0, [r7, #4]
 800bd18:	f000 f8ae 	bl	800be78 <SDMMC_GetCmdResp1>
 800bd1c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bd1e:	69fb      	ldr	r3, [r7, #28]
}
 800bd20:	4618      	mov	r0, r3
 800bd22:	3720      	adds	r7, #32
 800bd24:	46bd      	mov	sp, r7
 800bd26:	bd80      	pop	{r7, pc}

0800bd28 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b088      	sub	sp, #32
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800bd30:	2300      	movs	r3, #0
 800bd32:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800bd34:	2302      	movs	r3, #2
 800bd36:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800bd38:	23c0      	movs	r3, #192	; 0xc0
 800bd3a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bd3c:	2300      	movs	r3, #0
 800bd3e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bd40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bd44:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bd46:	f107 0308 	add.w	r3, r7, #8
 800bd4a:	4619      	mov	r1, r3
 800bd4c:	6878      	ldr	r0, [r7, #4]
 800bd4e:	f7ff fdc5 	bl	800b8dc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800bd52:	6878      	ldr	r0, [r7, #4]
 800bd54:	f000 f97c 	bl	800c050 <SDMMC_GetCmdResp2>
 800bd58:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bd5a:	69fb      	ldr	r3, [r7, #28]
}
 800bd5c:	4618      	mov	r0, r3
 800bd5e:	3720      	adds	r7, #32
 800bd60:	46bd      	mov	sp, r7
 800bd62:	bd80      	pop	{r7, pc}

0800bd64 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b088      	sub	sp, #32
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
 800bd6c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800bd6e:	683b      	ldr	r3, [r7, #0]
 800bd70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800bd72:	2309      	movs	r3, #9
 800bd74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800bd76:	23c0      	movs	r3, #192	; 0xc0
 800bd78:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bd7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bd82:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bd84:	f107 0308 	add.w	r3, r7, #8
 800bd88:	4619      	mov	r1, r3
 800bd8a:	6878      	ldr	r0, [r7, #4]
 800bd8c:	f7ff fda6 	bl	800b8dc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800bd90:	6878      	ldr	r0, [r7, #4]
 800bd92:	f000 f95d 	bl	800c050 <SDMMC_GetCmdResp2>
 800bd96:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bd98:	69fb      	ldr	r3, [r7, #28]
}
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	3720      	adds	r7, #32
 800bd9e:	46bd      	mov	sp, r7
 800bda0:	bd80      	pop	{r7, pc}

0800bda2 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800bda2:	b580      	push	{r7, lr}
 800bda4:	b088      	sub	sp, #32
 800bda6:	af00      	add	r7, sp, #0
 800bda8:	6078      	str	r0, [r7, #4]
 800bdaa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800bdac:	2300      	movs	r3, #0
 800bdae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800bdb0:	2303      	movs	r3, #3
 800bdb2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bdb4:	2340      	movs	r3, #64	; 0x40
 800bdb6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bdb8:	2300      	movs	r3, #0
 800bdba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bdbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bdc0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bdc2:	f107 0308 	add.w	r3, r7, #8
 800bdc6:	4619      	mov	r1, r3
 800bdc8:	6878      	ldr	r0, [r7, #4]
 800bdca:	f7ff fd87 	bl	800b8dc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800bdce:	683a      	ldr	r2, [r7, #0]
 800bdd0:	2103      	movs	r1, #3
 800bdd2:	6878      	ldr	r0, [r7, #4]
 800bdd4:	f000 f9bc 	bl	800c150 <SDMMC_GetCmdResp6>
 800bdd8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bdda:	69fb      	ldr	r3, [r7, #28]
}
 800bddc:	4618      	mov	r0, r3
 800bdde:	3720      	adds	r7, #32
 800bde0:	46bd      	mov	sp, r7
 800bde2:	bd80      	pop	{r7, pc}

0800bde4 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b088      	sub	sp, #32
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
 800bdec:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800bdee:	683b      	ldr	r3, [r7, #0]
 800bdf0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800bdf2:	230d      	movs	r3, #13
 800bdf4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bdf6:	2340      	movs	r3, #64	; 0x40
 800bdf8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bdfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800be02:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800be04:	f107 0308 	add.w	r3, r7, #8
 800be08:	4619      	mov	r1, r3
 800be0a:	6878      	ldr	r0, [r7, #4]
 800be0c:	f7ff fd66 	bl	800b8dc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800be10:	f241 3288 	movw	r2, #5000	; 0x1388
 800be14:	210d      	movs	r1, #13
 800be16:	6878      	ldr	r0, [r7, #4]
 800be18:	f000 f82e 	bl	800be78 <SDMMC_GetCmdResp1>
 800be1c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800be1e:	69fb      	ldr	r3, [r7, #28]
}
 800be20:	4618      	mov	r0, r3
 800be22:	3720      	adds	r7, #32
 800be24:	46bd      	mov	sp, r7
 800be26:	bd80      	pop	{r7, pc}

0800be28 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800be28:	b490      	push	{r4, r7}
 800be2a:	b082      	sub	sp, #8
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800be30:	4b0f      	ldr	r3, [pc, #60]	; (800be70 <SDMMC_GetCmdError+0x48>)
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	4a0f      	ldr	r2, [pc, #60]	; (800be74 <SDMMC_GetCmdError+0x4c>)
 800be36:	fba2 2303 	umull	r2, r3, r2, r3
 800be3a:	0a5b      	lsrs	r3, r3, #9
 800be3c:	f241 3288 	movw	r2, #5000	; 0x1388
 800be40:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800be44:	4623      	mov	r3, r4
 800be46:	1e5c      	subs	r4, r3, #1
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d102      	bne.n	800be52 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800be4c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800be50:	e009      	b.n	800be66 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d0f2      	beq.n	800be44 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	22c5      	movs	r2, #197	; 0xc5
 800be62:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800be64:	2300      	movs	r3, #0
}
 800be66:	4618      	mov	r0, r3
 800be68:	3708      	adds	r7, #8
 800be6a:	46bd      	mov	sp, r7
 800be6c:	bc90      	pop	{r4, r7}
 800be6e:	4770      	bx	lr
 800be70:	20000008 	.word	0x20000008
 800be74:	10624dd3 	.word	0x10624dd3

0800be78 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800be78:	b590      	push	{r4, r7, lr}
 800be7a:	b087      	sub	sp, #28
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	60f8      	str	r0, [r7, #12]
 800be80:	460b      	mov	r3, r1
 800be82:	607a      	str	r2, [r7, #4]
 800be84:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800be86:	4b6f      	ldr	r3, [pc, #444]	; (800c044 <SDMMC_GetCmdResp1+0x1cc>)
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	4a6f      	ldr	r2, [pc, #444]	; (800c048 <SDMMC_GetCmdResp1+0x1d0>)
 800be8c:	fba2 2303 	umull	r2, r3, r2, r3
 800be90:	0a5b      	lsrs	r3, r3, #9
 800be92:	687a      	ldr	r2, [r7, #4]
 800be94:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800be98:	4623      	mov	r3, r4
 800be9a:	1e5c      	subs	r4, r3, #1
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d102      	bne.n	800bea6 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bea0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bea4:	e0c9      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800beaa:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800beac:	697b      	ldr	r3, [r7, #20]
 800beae:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d0f0      	beq.n	800be98 <SDMMC_GetCmdResp1+0x20>
 800beb6:	697b      	ldr	r3, [r7, #20]
 800beb8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d1eb      	bne.n	800be98 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bec4:	f003 0304 	and.w	r3, r3, #4
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d004      	beq.n	800bed6 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	2204      	movs	r2, #4
 800bed0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bed2:	2304      	movs	r3, #4
 800bed4:	e0b1      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800beda:	f003 0301 	and.w	r3, r3, #1
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d004      	beq.n	800beec <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	2201      	movs	r2, #1
 800bee6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bee8:	2301      	movs	r3, #1
 800beea:	e0a6      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	22c5      	movs	r2, #197	; 0xc5
 800bef0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800bef2:	68f8      	ldr	r0, [r7, #12]
 800bef4:	f7ff fd1b 	bl	800b92e <SDIO_GetCommandResponse>
 800bef8:	4603      	mov	r3, r0
 800befa:	461a      	mov	r2, r3
 800befc:	7afb      	ldrb	r3, [r7, #11]
 800befe:	4293      	cmp	r3, r2
 800bf00:	d001      	beq.n	800bf06 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bf02:	2301      	movs	r3, #1
 800bf04:	e099      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800bf06:	2100      	movs	r1, #0
 800bf08:	68f8      	ldr	r0, [r7, #12]
 800bf0a:	f7ff fd1c 	bl	800b946 <SDIO_GetResponse>
 800bf0e:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800bf10:	693a      	ldr	r2, [r7, #16]
 800bf12:	4b4e      	ldr	r3, [pc, #312]	; (800c04c <SDMMC_GetCmdResp1+0x1d4>)
 800bf14:	4013      	ands	r3, r2
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d101      	bne.n	800bf1e <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800bf1a:	2300      	movs	r3, #0
 800bf1c:	e08d      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800bf1e:	693b      	ldr	r3, [r7, #16]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	da02      	bge.n	800bf2a <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800bf24:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bf28:	e087      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800bf2a:	693b      	ldr	r3, [r7, #16]
 800bf2c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d001      	beq.n	800bf38 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800bf34:	2340      	movs	r3, #64	; 0x40
 800bf36:	e080      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800bf38:	693b      	ldr	r3, [r7, #16]
 800bf3a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d001      	beq.n	800bf46 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800bf42:	2380      	movs	r3, #128	; 0x80
 800bf44:	e079      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800bf46:	693b      	ldr	r3, [r7, #16]
 800bf48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d002      	beq.n	800bf56 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800bf50:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bf54:	e071      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800bf56:	693b      	ldr	r3, [r7, #16]
 800bf58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d002      	beq.n	800bf66 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800bf60:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bf64:	e069      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800bf66:	693b      	ldr	r3, [r7, #16]
 800bf68:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d002      	beq.n	800bf76 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800bf70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bf74:	e061      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800bf76:	693b      	ldr	r3, [r7, #16]
 800bf78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d002      	beq.n	800bf86 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800bf80:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bf84:	e059      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800bf86:	693b      	ldr	r3, [r7, #16]
 800bf88:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d002      	beq.n	800bf96 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800bf90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bf94:	e051      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800bf96:	693b      	ldr	r3, [r7, #16]
 800bf98:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d002      	beq.n	800bfa6 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800bfa0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800bfa4:	e049      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800bfa6:	693b      	ldr	r3, [r7, #16]
 800bfa8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d002      	beq.n	800bfb6 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800bfb0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800bfb4:	e041      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800bfb6:	693b      	ldr	r3, [r7, #16]
 800bfb8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d002      	beq.n	800bfc6 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800bfc0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bfc4:	e039      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800bfc6:	693b      	ldr	r3, [r7, #16]
 800bfc8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d002      	beq.n	800bfd6 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800bfd0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800bfd4:	e031      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800bfd6:	693b      	ldr	r3, [r7, #16]
 800bfd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d002      	beq.n	800bfe6 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800bfe0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800bfe4:	e029      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800bfe6:	693b      	ldr	r3, [r7, #16]
 800bfe8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d002      	beq.n	800bff6 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800bff0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800bff4:	e021      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d002      	beq.n	800c006 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800c000:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800c004:	e019      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800c006:	693b      	ldr	r3, [r7, #16]
 800c008:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d002      	beq.n	800c016 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800c010:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800c014:	e011      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800c016:	693b      	ldr	r3, [r7, #16]
 800c018:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d002      	beq.n	800c026 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800c020:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800c024:	e009      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800c026:	693b      	ldr	r3, [r7, #16]
 800c028:	f003 0308 	and.w	r3, r3, #8
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d002      	beq.n	800c036 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800c030:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800c034:	e001      	b.n	800c03a <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c036:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800c03a:	4618      	mov	r0, r3
 800c03c:	371c      	adds	r7, #28
 800c03e:	46bd      	mov	sp, r7
 800c040:	bd90      	pop	{r4, r7, pc}
 800c042:	bf00      	nop
 800c044:	20000008 	.word	0x20000008
 800c048:	10624dd3 	.word	0x10624dd3
 800c04c:	fdffe008 	.word	0xfdffe008

0800c050 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800c050:	b490      	push	{r4, r7}
 800c052:	b084      	sub	sp, #16
 800c054:	af00      	add	r7, sp, #0
 800c056:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c058:	4b1e      	ldr	r3, [pc, #120]	; (800c0d4 <SDMMC_GetCmdResp2+0x84>)
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	4a1e      	ldr	r2, [pc, #120]	; (800c0d8 <SDMMC_GetCmdResp2+0x88>)
 800c05e:	fba2 2303 	umull	r2, r3, r2, r3
 800c062:	0a5b      	lsrs	r3, r3, #9
 800c064:	f241 3288 	movw	r2, #5000	; 0x1388
 800c068:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800c06c:	4623      	mov	r3, r4
 800c06e:	1e5c      	subs	r4, r3, #1
 800c070:	2b00      	cmp	r3, #0
 800c072:	d102      	bne.n	800c07a <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c074:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c078:	e026      	b.n	800c0c8 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c07e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c086:	2b00      	cmp	r3, #0
 800c088:	d0f0      	beq.n	800c06c <SDMMC_GetCmdResp2+0x1c>
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c090:	2b00      	cmp	r3, #0
 800c092:	d1eb      	bne.n	800c06c <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c098:	f003 0304 	and.w	r3, r3, #4
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d004      	beq.n	800c0aa <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	2204      	movs	r2, #4
 800c0a4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c0a6:	2304      	movs	r3, #4
 800c0a8:	e00e      	b.n	800c0c8 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c0ae:	f003 0301 	and.w	r3, r3, #1
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d004      	beq.n	800c0c0 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	2201      	movs	r2, #1
 800c0ba:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c0bc:	2301      	movs	r3, #1
 800c0be:	e003      	b.n	800c0c8 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	22c5      	movs	r2, #197	; 0xc5
 800c0c4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800c0c6:	2300      	movs	r3, #0
}
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	3710      	adds	r7, #16
 800c0cc:	46bd      	mov	sp, r7
 800c0ce:	bc90      	pop	{r4, r7}
 800c0d0:	4770      	bx	lr
 800c0d2:	bf00      	nop
 800c0d4:	20000008 	.word	0x20000008
 800c0d8:	10624dd3 	.word	0x10624dd3

0800c0dc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800c0dc:	b490      	push	{r4, r7}
 800c0de:	b084      	sub	sp, #16
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c0e4:	4b18      	ldr	r3, [pc, #96]	; (800c148 <SDMMC_GetCmdResp3+0x6c>)
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	4a18      	ldr	r2, [pc, #96]	; (800c14c <SDMMC_GetCmdResp3+0x70>)
 800c0ea:	fba2 2303 	umull	r2, r3, r2, r3
 800c0ee:	0a5b      	lsrs	r3, r3, #9
 800c0f0:	f241 3288 	movw	r2, #5000	; 0x1388
 800c0f4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800c0f8:	4623      	mov	r3, r4
 800c0fa:	1e5c      	subs	r4, r3, #1
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d102      	bne.n	800c106 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c100:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c104:	e01b      	b.n	800c13e <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c10a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c112:	2b00      	cmp	r3, #0
 800c114:	d0f0      	beq.n	800c0f8 <SDMMC_GetCmdResp3+0x1c>
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d1eb      	bne.n	800c0f8 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c124:	f003 0304 	and.w	r3, r3, #4
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d004      	beq.n	800c136 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	2204      	movs	r2, #4
 800c130:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c132:	2304      	movs	r3, #4
 800c134:	e003      	b.n	800c13e <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	22c5      	movs	r2, #197	; 0xc5
 800c13a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800c13c:	2300      	movs	r3, #0
}
 800c13e:	4618      	mov	r0, r3
 800c140:	3710      	adds	r7, #16
 800c142:	46bd      	mov	sp, r7
 800c144:	bc90      	pop	{r4, r7}
 800c146:	4770      	bx	lr
 800c148:	20000008 	.word	0x20000008
 800c14c:	10624dd3 	.word	0x10624dd3

0800c150 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800c150:	b590      	push	{r4, r7, lr}
 800c152:	b087      	sub	sp, #28
 800c154:	af00      	add	r7, sp, #0
 800c156:	60f8      	str	r0, [r7, #12]
 800c158:	460b      	mov	r3, r1
 800c15a:	607a      	str	r2, [r7, #4]
 800c15c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c15e:	4b34      	ldr	r3, [pc, #208]	; (800c230 <SDMMC_GetCmdResp6+0xe0>)
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	4a34      	ldr	r2, [pc, #208]	; (800c234 <SDMMC_GetCmdResp6+0xe4>)
 800c164:	fba2 2303 	umull	r2, r3, r2, r3
 800c168:	0a5b      	lsrs	r3, r3, #9
 800c16a:	f241 3288 	movw	r2, #5000	; 0x1388
 800c16e:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800c172:	4623      	mov	r3, r4
 800c174:	1e5c      	subs	r4, r3, #1
 800c176:	2b00      	cmp	r3, #0
 800c178:	d102      	bne.n	800c180 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c17a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c17e:	e052      	b.n	800c226 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c184:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c186:	697b      	ldr	r3, [r7, #20]
 800c188:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d0f0      	beq.n	800c172 <SDMMC_GetCmdResp6+0x22>
 800c190:	697b      	ldr	r3, [r7, #20]
 800c192:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c196:	2b00      	cmp	r3, #0
 800c198:	d1eb      	bne.n	800c172 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c19e:	f003 0304 	and.w	r3, r3, #4
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d004      	beq.n	800c1b0 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	2204      	movs	r2, #4
 800c1aa:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c1ac:	2304      	movs	r3, #4
 800c1ae:	e03a      	b.n	800c226 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c1b4:	f003 0301 	and.w	r3, r3, #1
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d004      	beq.n	800c1c6 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	2201      	movs	r2, #1
 800c1c0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c1c2:	2301      	movs	r3, #1
 800c1c4:	e02f      	b.n	800c226 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800c1c6:	68f8      	ldr	r0, [r7, #12]
 800c1c8:	f7ff fbb1 	bl	800b92e <SDIO_GetCommandResponse>
 800c1cc:	4603      	mov	r3, r0
 800c1ce:	461a      	mov	r2, r3
 800c1d0:	7afb      	ldrb	r3, [r7, #11]
 800c1d2:	4293      	cmp	r3, r2
 800c1d4:	d001      	beq.n	800c1da <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c1d6:	2301      	movs	r3, #1
 800c1d8:	e025      	b.n	800c226 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	22c5      	movs	r2, #197	; 0xc5
 800c1de:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800c1e0:	2100      	movs	r1, #0
 800c1e2:	68f8      	ldr	r0, [r7, #12]
 800c1e4:	f7ff fbaf 	bl	800b946 <SDIO_GetResponse>
 800c1e8:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800c1ea:	693b      	ldr	r3, [r7, #16]
 800c1ec:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d106      	bne.n	800c202 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800c1f4:	693b      	ldr	r3, [r7, #16]
 800c1f6:	0c1b      	lsrs	r3, r3, #16
 800c1f8:	b29a      	uxth	r2, r3
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800c1fe:	2300      	movs	r3, #0
 800c200:	e011      	b.n	800c226 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800c202:	693b      	ldr	r3, [r7, #16]
 800c204:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d002      	beq.n	800c212 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c20c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c210:	e009      	b.n	800c226 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800c212:	693b      	ldr	r3, [r7, #16]
 800c214:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d002      	beq.n	800c222 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c21c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c220:	e001      	b.n	800c226 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c222:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800c226:	4618      	mov	r0, r3
 800c228:	371c      	adds	r7, #28
 800c22a:	46bd      	mov	sp, r7
 800c22c:	bd90      	pop	{r4, r7, pc}
 800c22e:	bf00      	nop
 800c230:	20000008 	.word	0x20000008
 800c234:	10624dd3 	.word	0x10624dd3

0800c238 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800c238:	b490      	push	{r4, r7}
 800c23a:	b084      	sub	sp, #16
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c240:	4b21      	ldr	r3, [pc, #132]	; (800c2c8 <SDMMC_GetCmdResp7+0x90>)
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	4a21      	ldr	r2, [pc, #132]	; (800c2cc <SDMMC_GetCmdResp7+0x94>)
 800c246:	fba2 2303 	umull	r2, r3, r2, r3
 800c24a:	0a5b      	lsrs	r3, r3, #9
 800c24c:	f241 3288 	movw	r2, #5000	; 0x1388
 800c250:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800c254:	4623      	mov	r3, r4
 800c256:	1e5c      	subs	r4, r3, #1
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d102      	bne.n	800c262 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c25c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c260:	e02c      	b.n	800c2bc <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c266:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d0f0      	beq.n	800c254 <SDMMC_GetCmdResp7+0x1c>
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d1eb      	bne.n	800c254 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c280:	f003 0304 	and.w	r3, r3, #4
 800c284:	2b00      	cmp	r3, #0
 800c286:	d004      	beq.n	800c292 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	2204      	movs	r2, #4
 800c28c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c28e:	2304      	movs	r3, #4
 800c290:	e014      	b.n	800c2bc <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c296:	f003 0301 	and.w	r3, r3, #1
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d004      	beq.n	800c2a8 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	2201      	movs	r2, #1
 800c2a2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c2a4:	2301      	movs	r3, #1
 800c2a6:	e009      	b.n	800c2bc <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c2ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d002      	beq.n	800c2ba <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	2240      	movs	r2, #64	; 0x40
 800c2b8:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800c2ba:	2300      	movs	r3, #0
  
}
 800c2bc:	4618      	mov	r0, r3
 800c2be:	3710      	adds	r7, #16
 800c2c0:	46bd      	mov	sp, r7
 800c2c2:	bc90      	pop	{r4, r7}
 800c2c4:	4770      	bx	lr
 800c2c6:	bf00      	nop
 800c2c8:	20000008 	.word	0x20000008
 800c2cc:	10624dd3 	.word	0x10624dd3

0800c2d0 <LL_TIM_SetPrescaler>:
{
 800c2d0:	b480      	push	{r7}
 800c2d2:	b083      	sub	sp, #12
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	6078      	str	r0, [r7, #4]
 800c2d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	683a      	ldr	r2, [r7, #0]
 800c2de:	629a      	str	r2, [r3, #40]	; 0x28
}
 800c2e0:	bf00      	nop
 800c2e2:	370c      	adds	r7, #12
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	bc80      	pop	{r7}
 800c2e8:	4770      	bx	lr

0800c2ea <LL_TIM_SetAutoReload>:
{
 800c2ea:	b480      	push	{r7}
 800c2ec:	b083      	sub	sp, #12
 800c2ee:	af00      	add	r7, sp, #0
 800c2f0:	6078      	str	r0, [r7, #4]
 800c2f2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	683a      	ldr	r2, [r7, #0]
 800c2f8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800c2fa:	bf00      	nop
 800c2fc:	370c      	adds	r7, #12
 800c2fe:	46bd      	mov	sp, r7
 800c300:	bc80      	pop	{r7}
 800c302:	4770      	bx	lr

0800c304 <LL_TIM_SetRepetitionCounter>:
{
 800c304:	b480      	push	{r7}
 800c306:	b083      	sub	sp, #12
 800c308:	af00      	add	r7, sp, #0
 800c30a:	6078      	str	r0, [r7, #4]
 800c30c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	683a      	ldr	r2, [r7, #0]
 800c312:	631a      	str	r2, [r3, #48]	; 0x30
}
 800c314:	bf00      	nop
 800c316:	370c      	adds	r7, #12
 800c318:	46bd      	mov	sp, r7
 800c31a:	bc80      	pop	{r7}
 800c31c:	4770      	bx	lr

0800c31e <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800c31e:	b480      	push	{r7}
 800c320:	b083      	sub	sp, #12
 800c322:	af00      	add	r7, sp, #0
 800c324:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	695b      	ldr	r3, [r3, #20]
 800c32a:	f043 0201 	orr.w	r2, r3, #1
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	615a      	str	r2, [r3, #20]
}
 800c332:	bf00      	nop
 800c334:	370c      	adds	r7, #12
 800c336:	46bd      	mov	sp, r7
 800c338:	bc80      	pop	{r7}
 800c33a:	4770      	bx	lr

0800c33c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b084      	sub	sp, #16
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
 800c344:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	4a3d      	ldr	r2, [pc, #244]	; (800c444 <LL_TIM_Init+0x108>)
 800c350:	4293      	cmp	r3, r2
 800c352:	d013      	beq.n	800c37c <LL_TIM_Init+0x40>
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c35a:	d00f      	beq.n	800c37c <LL_TIM_Init+0x40>
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	4a3a      	ldr	r2, [pc, #232]	; (800c448 <LL_TIM_Init+0x10c>)
 800c360:	4293      	cmp	r3, r2
 800c362:	d00b      	beq.n	800c37c <LL_TIM_Init+0x40>
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	4a39      	ldr	r2, [pc, #228]	; (800c44c <LL_TIM_Init+0x110>)
 800c368:	4293      	cmp	r3, r2
 800c36a:	d007      	beq.n	800c37c <LL_TIM_Init+0x40>
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	4a38      	ldr	r2, [pc, #224]	; (800c450 <LL_TIM_Init+0x114>)
 800c370:	4293      	cmp	r3, r2
 800c372:	d003      	beq.n	800c37c <LL_TIM_Init+0x40>
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	4a37      	ldr	r2, [pc, #220]	; (800c454 <LL_TIM_Init+0x118>)
 800c378:	4293      	cmp	r3, r2
 800c37a:	d106      	bne.n	800c38a <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	685b      	ldr	r3, [r3, #4]
 800c386:	4313      	orrs	r3, r2
 800c388:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	4a2d      	ldr	r2, [pc, #180]	; (800c444 <LL_TIM_Init+0x108>)
 800c38e:	4293      	cmp	r3, r2
 800c390:	d02b      	beq.n	800c3ea <LL_TIM_Init+0xae>
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c398:	d027      	beq.n	800c3ea <LL_TIM_Init+0xae>
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	4a2a      	ldr	r2, [pc, #168]	; (800c448 <LL_TIM_Init+0x10c>)
 800c39e:	4293      	cmp	r3, r2
 800c3a0:	d023      	beq.n	800c3ea <LL_TIM_Init+0xae>
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	4a29      	ldr	r2, [pc, #164]	; (800c44c <LL_TIM_Init+0x110>)
 800c3a6:	4293      	cmp	r3, r2
 800c3a8:	d01f      	beq.n	800c3ea <LL_TIM_Init+0xae>
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	4a28      	ldr	r2, [pc, #160]	; (800c450 <LL_TIM_Init+0x114>)
 800c3ae:	4293      	cmp	r3, r2
 800c3b0:	d01b      	beq.n	800c3ea <LL_TIM_Init+0xae>
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	4a27      	ldr	r2, [pc, #156]	; (800c454 <LL_TIM_Init+0x118>)
 800c3b6:	4293      	cmp	r3, r2
 800c3b8:	d017      	beq.n	800c3ea <LL_TIM_Init+0xae>
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	4a26      	ldr	r2, [pc, #152]	; (800c458 <LL_TIM_Init+0x11c>)
 800c3be:	4293      	cmp	r3, r2
 800c3c0:	d013      	beq.n	800c3ea <LL_TIM_Init+0xae>
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	4a25      	ldr	r2, [pc, #148]	; (800c45c <LL_TIM_Init+0x120>)
 800c3c6:	4293      	cmp	r3, r2
 800c3c8:	d00f      	beq.n	800c3ea <LL_TIM_Init+0xae>
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	4a24      	ldr	r2, [pc, #144]	; (800c460 <LL_TIM_Init+0x124>)
 800c3ce:	4293      	cmp	r3, r2
 800c3d0:	d00b      	beq.n	800c3ea <LL_TIM_Init+0xae>
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	4a23      	ldr	r2, [pc, #140]	; (800c464 <LL_TIM_Init+0x128>)
 800c3d6:	4293      	cmp	r3, r2
 800c3d8:	d007      	beq.n	800c3ea <LL_TIM_Init+0xae>
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	4a22      	ldr	r2, [pc, #136]	; (800c468 <LL_TIM_Init+0x12c>)
 800c3de:	4293      	cmp	r3, r2
 800c3e0:	d003      	beq.n	800c3ea <LL_TIM_Init+0xae>
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	4a21      	ldr	r2, [pc, #132]	; (800c46c <LL_TIM_Init+0x130>)
 800c3e6:	4293      	cmp	r3, r2
 800c3e8:	d106      	bne.n	800c3f8 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c3f0:	683b      	ldr	r3, [r7, #0]
 800c3f2:	68db      	ldr	r3, [r3, #12]
 800c3f4:	4313      	orrs	r3, r2
 800c3f6:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	68fa      	ldr	r2, [r7, #12]
 800c3fc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800c3fe:	683b      	ldr	r3, [r7, #0]
 800c400:	689b      	ldr	r3, [r3, #8]
 800c402:	4619      	mov	r1, r3
 800c404:	6878      	ldr	r0, [r7, #4]
 800c406:	f7ff ff70 	bl	800c2ea <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800c40a:	683b      	ldr	r3, [r7, #0]
 800c40c:	881b      	ldrh	r3, [r3, #0]
 800c40e:	4619      	mov	r1, r3
 800c410:	6878      	ldr	r0, [r7, #4]
 800c412:	f7ff ff5d 	bl	800c2d0 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	4a0a      	ldr	r2, [pc, #40]	; (800c444 <LL_TIM_Init+0x108>)
 800c41a:	4293      	cmp	r3, r2
 800c41c:	d003      	beq.n	800c426 <LL_TIM_Init+0xea>
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	4a0c      	ldr	r2, [pc, #48]	; (800c454 <LL_TIM_Init+0x118>)
 800c422:	4293      	cmp	r3, r2
 800c424:	d105      	bne.n	800c432 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800c426:	683b      	ldr	r3, [r7, #0]
 800c428:	7c1b      	ldrb	r3, [r3, #16]
 800c42a:	4619      	mov	r1, r3
 800c42c:	6878      	ldr	r0, [r7, #4]
 800c42e:	f7ff ff69 	bl	800c304 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800c432:	6878      	ldr	r0, [r7, #4]
 800c434:	f7ff ff73 	bl	800c31e <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800c438:	2300      	movs	r3, #0
}
 800c43a:	4618      	mov	r0, r3
 800c43c:	3710      	adds	r7, #16
 800c43e:	46bd      	mov	sp, r7
 800c440:	bd80      	pop	{r7, pc}
 800c442:	bf00      	nop
 800c444:	40010000 	.word	0x40010000
 800c448:	40000400 	.word	0x40000400
 800c44c:	40000800 	.word	0x40000800
 800c450:	40000c00 	.word	0x40000c00
 800c454:	40010400 	.word	0x40010400
 800c458:	40014000 	.word	0x40014000
 800c45c:	40014400 	.word	0x40014400
 800c460:	40014800 	.word	0x40014800
 800c464:	40001800 	.word	0x40001800
 800c468:	40001c00 	.word	0x40001c00
 800c46c:	40002000 	.word	0x40002000

0800c470 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c470:	b084      	sub	sp, #16
 800c472:	b580      	push	{r7, lr}
 800c474:	b084      	sub	sp, #16
 800c476:	af00      	add	r7, sp, #0
 800c478:	6078      	str	r0, [r7, #4]
 800c47a:	f107 001c 	add.w	r0, r7, #28
 800c47e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c484:	2b01      	cmp	r3, #1
 800c486:	d122      	bne.n	800c4ce <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c48c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	68db      	ldr	r3, [r3, #12]
 800c498:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800c49c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c4a0:	687a      	ldr	r2, [r7, #4]
 800c4a2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	68db      	ldr	r3, [r3, #12]
 800c4a8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800c4b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c4b2:	2b01      	cmp	r3, #1
 800c4b4:	d105      	bne.n	800c4c2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	68db      	ldr	r3, [r3, #12]
 800c4ba:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800c4c2:	6878      	ldr	r0, [r7, #4]
 800c4c4:	f001 fa58 	bl	800d978 <USB_CoreReset>
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	73fb      	strb	r3, [r7, #15]
 800c4cc:	e010      	b.n	800c4f0 <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	68db      	ldr	r3, [r3, #12]
 800c4d2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800c4da:	6878      	ldr	r0, [r7, #4]
 800c4dc:	f001 fa4c 	bl	800d978 <USB_CoreReset>
 800c4e0:	4603      	mov	r3, r0
 800c4e2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c4e8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800c4f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4f2:	2b01      	cmp	r3, #1
 800c4f4:	d10b      	bne.n	800c50e <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	689b      	ldr	r3, [r3, #8]
 800c4fa:	f043 0206 	orr.w	r2, r3, #6
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	689b      	ldr	r3, [r3, #8]
 800c506:	f043 0220 	orr.w	r2, r3, #32
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800c50e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c510:	4618      	mov	r0, r3
 800c512:	3710      	adds	r7, #16
 800c514:	46bd      	mov	sp, r7
 800c516:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c51a:	b004      	add	sp, #16
 800c51c:	4770      	bx	lr
	...

0800c520 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800c520:	b480      	push	{r7}
 800c522:	b087      	sub	sp, #28
 800c524:	af00      	add	r7, sp, #0
 800c526:	60f8      	str	r0, [r7, #12]
 800c528:	60b9      	str	r1, [r7, #8]
 800c52a:	4613      	mov	r3, r2
 800c52c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800c52e:	79fb      	ldrb	r3, [r7, #7]
 800c530:	2b02      	cmp	r3, #2
 800c532:	d165      	bne.n	800c600 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800c534:	68bb      	ldr	r3, [r7, #8]
 800c536:	4a41      	ldr	r2, [pc, #260]	; (800c63c <USB_SetTurnaroundTime+0x11c>)
 800c538:	4293      	cmp	r3, r2
 800c53a:	d906      	bls.n	800c54a <USB_SetTurnaroundTime+0x2a>
 800c53c:	68bb      	ldr	r3, [r7, #8]
 800c53e:	4a40      	ldr	r2, [pc, #256]	; (800c640 <USB_SetTurnaroundTime+0x120>)
 800c540:	4293      	cmp	r3, r2
 800c542:	d802      	bhi.n	800c54a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800c544:	230f      	movs	r3, #15
 800c546:	617b      	str	r3, [r7, #20]
 800c548:	e062      	b.n	800c610 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800c54a:	68bb      	ldr	r3, [r7, #8]
 800c54c:	4a3c      	ldr	r2, [pc, #240]	; (800c640 <USB_SetTurnaroundTime+0x120>)
 800c54e:	4293      	cmp	r3, r2
 800c550:	d906      	bls.n	800c560 <USB_SetTurnaroundTime+0x40>
 800c552:	68bb      	ldr	r3, [r7, #8]
 800c554:	4a3b      	ldr	r2, [pc, #236]	; (800c644 <USB_SetTurnaroundTime+0x124>)
 800c556:	4293      	cmp	r3, r2
 800c558:	d802      	bhi.n	800c560 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800c55a:	230e      	movs	r3, #14
 800c55c:	617b      	str	r3, [r7, #20]
 800c55e:	e057      	b.n	800c610 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800c560:	68bb      	ldr	r3, [r7, #8]
 800c562:	4a38      	ldr	r2, [pc, #224]	; (800c644 <USB_SetTurnaroundTime+0x124>)
 800c564:	4293      	cmp	r3, r2
 800c566:	d906      	bls.n	800c576 <USB_SetTurnaroundTime+0x56>
 800c568:	68bb      	ldr	r3, [r7, #8]
 800c56a:	4a37      	ldr	r2, [pc, #220]	; (800c648 <USB_SetTurnaroundTime+0x128>)
 800c56c:	4293      	cmp	r3, r2
 800c56e:	d802      	bhi.n	800c576 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800c570:	230d      	movs	r3, #13
 800c572:	617b      	str	r3, [r7, #20]
 800c574:	e04c      	b.n	800c610 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800c576:	68bb      	ldr	r3, [r7, #8]
 800c578:	4a33      	ldr	r2, [pc, #204]	; (800c648 <USB_SetTurnaroundTime+0x128>)
 800c57a:	4293      	cmp	r3, r2
 800c57c:	d906      	bls.n	800c58c <USB_SetTurnaroundTime+0x6c>
 800c57e:	68bb      	ldr	r3, [r7, #8]
 800c580:	4a32      	ldr	r2, [pc, #200]	; (800c64c <USB_SetTurnaroundTime+0x12c>)
 800c582:	4293      	cmp	r3, r2
 800c584:	d802      	bhi.n	800c58c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800c586:	230c      	movs	r3, #12
 800c588:	617b      	str	r3, [r7, #20]
 800c58a:	e041      	b.n	800c610 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800c58c:	68bb      	ldr	r3, [r7, #8]
 800c58e:	4a2f      	ldr	r2, [pc, #188]	; (800c64c <USB_SetTurnaroundTime+0x12c>)
 800c590:	4293      	cmp	r3, r2
 800c592:	d906      	bls.n	800c5a2 <USB_SetTurnaroundTime+0x82>
 800c594:	68bb      	ldr	r3, [r7, #8]
 800c596:	4a2e      	ldr	r2, [pc, #184]	; (800c650 <USB_SetTurnaroundTime+0x130>)
 800c598:	4293      	cmp	r3, r2
 800c59a:	d802      	bhi.n	800c5a2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800c59c:	230b      	movs	r3, #11
 800c59e:	617b      	str	r3, [r7, #20]
 800c5a0:	e036      	b.n	800c610 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800c5a2:	68bb      	ldr	r3, [r7, #8]
 800c5a4:	4a2a      	ldr	r2, [pc, #168]	; (800c650 <USB_SetTurnaroundTime+0x130>)
 800c5a6:	4293      	cmp	r3, r2
 800c5a8:	d906      	bls.n	800c5b8 <USB_SetTurnaroundTime+0x98>
 800c5aa:	68bb      	ldr	r3, [r7, #8]
 800c5ac:	4a29      	ldr	r2, [pc, #164]	; (800c654 <USB_SetTurnaroundTime+0x134>)
 800c5ae:	4293      	cmp	r3, r2
 800c5b0:	d802      	bhi.n	800c5b8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800c5b2:	230a      	movs	r3, #10
 800c5b4:	617b      	str	r3, [r7, #20]
 800c5b6:	e02b      	b.n	800c610 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800c5b8:	68bb      	ldr	r3, [r7, #8]
 800c5ba:	4a26      	ldr	r2, [pc, #152]	; (800c654 <USB_SetTurnaroundTime+0x134>)
 800c5bc:	4293      	cmp	r3, r2
 800c5be:	d906      	bls.n	800c5ce <USB_SetTurnaroundTime+0xae>
 800c5c0:	68bb      	ldr	r3, [r7, #8]
 800c5c2:	4a25      	ldr	r2, [pc, #148]	; (800c658 <USB_SetTurnaroundTime+0x138>)
 800c5c4:	4293      	cmp	r3, r2
 800c5c6:	d802      	bhi.n	800c5ce <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800c5c8:	2309      	movs	r3, #9
 800c5ca:	617b      	str	r3, [r7, #20]
 800c5cc:	e020      	b.n	800c610 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800c5ce:	68bb      	ldr	r3, [r7, #8]
 800c5d0:	4a21      	ldr	r2, [pc, #132]	; (800c658 <USB_SetTurnaroundTime+0x138>)
 800c5d2:	4293      	cmp	r3, r2
 800c5d4:	d906      	bls.n	800c5e4 <USB_SetTurnaroundTime+0xc4>
 800c5d6:	68bb      	ldr	r3, [r7, #8]
 800c5d8:	4a20      	ldr	r2, [pc, #128]	; (800c65c <USB_SetTurnaroundTime+0x13c>)
 800c5da:	4293      	cmp	r3, r2
 800c5dc:	d802      	bhi.n	800c5e4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800c5de:	2308      	movs	r3, #8
 800c5e0:	617b      	str	r3, [r7, #20]
 800c5e2:	e015      	b.n	800c610 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800c5e4:	68bb      	ldr	r3, [r7, #8]
 800c5e6:	4a1d      	ldr	r2, [pc, #116]	; (800c65c <USB_SetTurnaroundTime+0x13c>)
 800c5e8:	4293      	cmp	r3, r2
 800c5ea:	d906      	bls.n	800c5fa <USB_SetTurnaroundTime+0xda>
 800c5ec:	68bb      	ldr	r3, [r7, #8]
 800c5ee:	4a1c      	ldr	r2, [pc, #112]	; (800c660 <USB_SetTurnaroundTime+0x140>)
 800c5f0:	4293      	cmp	r3, r2
 800c5f2:	d802      	bhi.n	800c5fa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800c5f4:	2307      	movs	r3, #7
 800c5f6:	617b      	str	r3, [r7, #20]
 800c5f8:	e00a      	b.n	800c610 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800c5fa:	2306      	movs	r3, #6
 800c5fc:	617b      	str	r3, [r7, #20]
 800c5fe:	e007      	b.n	800c610 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800c600:	79fb      	ldrb	r3, [r7, #7]
 800c602:	2b00      	cmp	r3, #0
 800c604:	d102      	bne.n	800c60c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800c606:	2309      	movs	r3, #9
 800c608:	617b      	str	r3, [r7, #20]
 800c60a:	e001      	b.n	800c610 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800c60c:	2309      	movs	r3, #9
 800c60e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	68db      	ldr	r3, [r3, #12]
 800c614:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	68da      	ldr	r2, [r3, #12]
 800c620:	697b      	ldr	r3, [r7, #20]
 800c622:	029b      	lsls	r3, r3, #10
 800c624:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800c628:	431a      	orrs	r2, r3
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c62e:	2300      	movs	r3, #0
}
 800c630:	4618      	mov	r0, r3
 800c632:	371c      	adds	r7, #28
 800c634:	46bd      	mov	sp, r7
 800c636:	bc80      	pop	{r7}
 800c638:	4770      	bx	lr
 800c63a:	bf00      	nop
 800c63c:	00d8acbf 	.word	0x00d8acbf
 800c640:	00e4e1bf 	.word	0x00e4e1bf
 800c644:	00f423ff 	.word	0x00f423ff
 800c648:	0106737f 	.word	0x0106737f
 800c64c:	011a499f 	.word	0x011a499f
 800c650:	01312cff 	.word	0x01312cff
 800c654:	014ca43f 	.word	0x014ca43f
 800c658:	016e35ff 	.word	0x016e35ff
 800c65c:	01a6ab1f 	.word	0x01a6ab1f
 800c660:	01e847ff 	.word	0x01e847ff

0800c664 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c664:	b480      	push	{r7}
 800c666:	b083      	sub	sp, #12
 800c668:	af00      	add	r7, sp, #0
 800c66a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	689b      	ldr	r3, [r3, #8]
 800c670:	f043 0201 	orr.w	r2, r3, #1
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c678:	2300      	movs	r3, #0
}
 800c67a:	4618      	mov	r0, r3
 800c67c:	370c      	adds	r7, #12
 800c67e:	46bd      	mov	sp, r7
 800c680:	bc80      	pop	{r7}
 800c682:	4770      	bx	lr

0800c684 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c684:	b480      	push	{r7}
 800c686:	b083      	sub	sp, #12
 800c688:	af00      	add	r7, sp, #0
 800c68a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	689b      	ldr	r3, [r3, #8]
 800c690:	f023 0201 	bic.w	r2, r3, #1
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c698:	2300      	movs	r3, #0
}
 800c69a:	4618      	mov	r0, r3
 800c69c:	370c      	adds	r7, #12
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	bc80      	pop	{r7}
 800c6a2:	4770      	bx	lr

0800c6a4 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c6a4:	b580      	push	{r7, lr}
 800c6a6:	b082      	sub	sp, #8
 800c6a8:	af00      	add	r7, sp, #0
 800c6aa:	6078      	str	r0, [r7, #4]
 800c6ac:	460b      	mov	r3, r1
 800c6ae:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	68db      	ldr	r3, [r3, #12]
 800c6b4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c6bc:	78fb      	ldrb	r3, [r7, #3]
 800c6be:	2b01      	cmp	r3, #1
 800c6c0:	d106      	bne.n	800c6d0 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	68db      	ldr	r3, [r3, #12]
 800c6c6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	60da      	str	r2, [r3, #12]
 800c6ce:	e00b      	b.n	800c6e8 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800c6d0:	78fb      	ldrb	r3, [r7, #3]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d106      	bne.n	800c6e4 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	68db      	ldr	r3, [r3, #12]
 800c6da:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	60da      	str	r2, [r3, #12]
 800c6e2:	e001      	b.n	800c6e8 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800c6e4:	2301      	movs	r3, #1
 800c6e6:	e003      	b.n	800c6f0 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800c6e8:	2032      	movs	r0, #50	; 0x32
 800c6ea:	f7f6 fe3d 	bl	8003368 <HAL_Delay>

  return HAL_OK;
 800c6ee:	2300      	movs	r3, #0
}
 800c6f0:	4618      	mov	r0, r3
 800c6f2:	3708      	adds	r7, #8
 800c6f4:	46bd      	mov	sp, r7
 800c6f6:	bd80      	pop	{r7, pc}

0800c6f8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c6f8:	b084      	sub	sp, #16
 800c6fa:	b580      	push	{r7, lr}
 800c6fc:	b086      	sub	sp, #24
 800c6fe:	af00      	add	r7, sp, #0
 800c700:	6078      	str	r0, [r7, #4]
 800c702:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800c706:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c70a:	2300      	movs	r3, #0
 800c70c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c712:	2300      	movs	r3, #0
 800c714:	613b      	str	r3, [r7, #16]
 800c716:	e009      	b.n	800c72c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c718:	687a      	ldr	r2, [r7, #4]
 800c71a:	693b      	ldr	r3, [r7, #16]
 800c71c:	3340      	adds	r3, #64	; 0x40
 800c71e:	009b      	lsls	r3, r3, #2
 800c720:	4413      	add	r3, r2
 800c722:	2200      	movs	r2, #0
 800c724:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c726:	693b      	ldr	r3, [r7, #16]
 800c728:	3301      	adds	r3, #1
 800c72a:	613b      	str	r3, [r7, #16]
 800c72c:	693b      	ldr	r3, [r7, #16]
 800c72e:	2b0e      	cmp	r3, #14
 800c730:	d9f2      	bls.n	800c718 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c732:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c734:	2b00      	cmp	r3, #0
 800c736:	d112      	bne.n	800c75e <USB_DevInit+0x66>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c73c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c748:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c754:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	639a      	str	r2, [r3, #56]	; 0x38
 800c75c:	e00b      	b.n	800c776 <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c762:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c76e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c77c:	461a      	mov	r2, r3
 800c77e:	2300      	movs	r3, #0
 800c780:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c788:	4619      	mov	r1, r3
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c790:	461a      	mov	r2, r3
 800c792:	680b      	ldr	r3, [r1, #0]
 800c794:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c798:	2b01      	cmp	r3, #1
 800c79a:	d10c      	bne.n	800c7b6 <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c79c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d104      	bne.n	800c7ac <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c7a2:	2100      	movs	r1, #0
 800c7a4:	6878      	ldr	r0, [r7, #4]
 800c7a6:	f000 f95d 	bl	800ca64 <USB_SetDevSpeed>
 800c7aa:	e008      	b.n	800c7be <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c7ac:	2101      	movs	r1, #1
 800c7ae:	6878      	ldr	r0, [r7, #4]
 800c7b0:	f000 f958 	bl	800ca64 <USB_SetDevSpeed>
 800c7b4:	e003      	b.n	800c7be <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c7b6:	2103      	movs	r1, #3
 800c7b8:	6878      	ldr	r0, [r7, #4]
 800c7ba:	f000 f953 	bl	800ca64 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c7be:	2110      	movs	r1, #16
 800c7c0:	6878      	ldr	r0, [r7, #4]
 800c7c2:	f000 f90b 	bl	800c9dc <USB_FlushTxFifo>
 800c7c6:	4603      	mov	r3, r0
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d001      	beq.n	800c7d0 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 800c7cc:	2301      	movs	r3, #1
 800c7ce:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c7d0:	6878      	ldr	r0, [r7, #4]
 800c7d2:	f000 f927 	bl	800ca24 <USB_FlushRxFifo>
 800c7d6:	4603      	mov	r3, r0
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d001      	beq.n	800c7e0 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 800c7dc:	2301      	movs	r3, #1
 800c7de:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7e6:	461a      	mov	r2, r3
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7f2:	461a      	mov	r2, r3
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7fe:	461a      	mov	r2, r3
 800c800:	2300      	movs	r3, #0
 800c802:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c804:	2300      	movs	r3, #0
 800c806:	613b      	str	r3, [r7, #16]
 800c808:	e043      	b.n	800c892 <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c80a:	693b      	ldr	r3, [r7, #16]
 800c80c:	015a      	lsls	r2, r3, #5
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	4413      	add	r3, r2
 800c812:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c81c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c820:	d118      	bne.n	800c854 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 800c822:	693b      	ldr	r3, [r7, #16]
 800c824:	2b00      	cmp	r3, #0
 800c826:	d10a      	bne.n	800c83e <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c828:	693b      	ldr	r3, [r7, #16]
 800c82a:	015a      	lsls	r2, r3, #5
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	4413      	add	r3, r2
 800c830:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c834:	461a      	mov	r2, r3
 800c836:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c83a:	6013      	str	r3, [r2, #0]
 800c83c:	e013      	b.n	800c866 <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c83e:	693b      	ldr	r3, [r7, #16]
 800c840:	015a      	lsls	r2, r3, #5
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	4413      	add	r3, r2
 800c846:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c84a:	461a      	mov	r2, r3
 800c84c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c850:	6013      	str	r3, [r2, #0]
 800c852:	e008      	b.n	800c866 <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c854:	693b      	ldr	r3, [r7, #16]
 800c856:	015a      	lsls	r2, r3, #5
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	4413      	add	r3, r2
 800c85c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c860:	461a      	mov	r2, r3
 800c862:	2300      	movs	r3, #0
 800c864:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c866:	693b      	ldr	r3, [r7, #16]
 800c868:	015a      	lsls	r2, r3, #5
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	4413      	add	r3, r2
 800c86e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c872:	461a      	mov	r2, r3
 800c874:	2300      	movs	r3, #0
 800c876:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c878:	693b      	ldr	r3, [r7, #16]
 800c87a:	015a      	lsls	r2, r3, #5
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	4413      	add	r3, r2
 800c880:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c884:	461a      	mov	r2, r3
 800c886:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c88a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c88c:	693b      	ldr	r3, [r7, #16]
 800c88e:	3301      	adds	r3, #1
 800c890:	613b      	str	r3, [r7, #16]
 800c892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c894:	693a      	ldr	r2, [r7, #16]
 800c896:	429a      	cmp	r2, r3
 800c898:	d3b7      	bcc.n	800c80a <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c89a:	2300      	movs	r3, #0
 800c89c:	613b      	str	r3, [r7, #16]
 800c89e:	e043      	b.n	800c928 <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c8a0:	693b      	ldr	r3, [r7, #16]
 800c8a2:	015a      	lsls	r2, r3, #5
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	4413      	add	r3, r2
 800c8a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c8b2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c8b6:	d118      	bne.n	800c8ea <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 800c8b8:	693b      	ldr	r3, [r7, #16]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d10a      	bne.n	800c8d4 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c8be:	693b      	ldr	r3, [r7, #16]
 800c8c0:	015a      	lsls	r2, r3, #5
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	4413      	add	r3, r2
 800c8c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8ca:	461a      	mov	r2, r3
 800c8cc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c8d0:	6013      	str	r3, [r2, #0]
 800c8d2:	e013      	b.n	800c8fc <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c8d4:	693b      	ldr	r3, [r7, #16]
 800c8d6:	015a      	lsls	r2, r3, #5
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	4413      	add	r3, r2
 800c8dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8e0:	461a      	mov	r2, r3
 800c8e2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c8e6:	6013      	str	r3, [r2, #0]
 800c8e8:	e008      	b.n	800c8fc <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c8ea:	693b      	ldr	r3, [r7, #16]
 800c8ec:	015a      	lsls	r2, r3, #5
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	4413      	add	r3, r2
 800c8f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8f6:	461a      	mov	r2, r3
 800c8f8:	2300      	movs	r3, #0
 800c8fa:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c8fc:	693b      	ldr	r3, [r7, #16]
 800c8fe:	015a      	lsls	r2, r3, #5
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	4413      	add	r3, r2
 800c904:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c908:	461a      	mov	r2, r3
 800c90a:	2300      	movs	r3, #0
 800c90c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c90e:	693b      	ldr	r3, [r7, #16]
 800c910:	015a      	lsls	r2, r3, #5
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	4413      	add	r3, r2
 800c916:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c91a:	461a      	mov	r2, r3
 800c91c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c920:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c922:	693b      	ldr	r3, [r7, #16]
 800c924:	3301      	adds	r3, #1
 800c926:	613b      	str	r3, [r7, #16]
 800c928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c92a:	693a      	ldr	r2, [r7, #16]
 800c92c:	429a      	cmp	r2, r3
 800c92e:	d3b7      	bcc.n	800c8a0 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c936:	691b      	ldr	r3, [r3, #16]
 800c938:	68fa      	ldr	r2, [r7, #12]
 800c93a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c93e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c942:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 800c944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c946:	2b01      	cmp	r3, #1
 800c948:	d111      	bne.n	800c96e <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c950:	461a      	mov	r2, r3
 800c952:	4b20      	ldr	r3, [pc, #128]	; (800c9d4 <USB_DevInit+0x2dc>)
 800c954:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c95c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c95e:	68fa      	ldr	r2, [r7, #12]
 800c960:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c964:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c968:	f043 0303 	orr.w	r3, r3, #3
 800c96c:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	2200      	movs	r2, #0
 800c972:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800c97a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c97c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d105      	bne.n	800c98e <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	699b      	ldr	r3, [r3, #24]
 800c986:	f043 0210 	orr.w	r2, r3, #16
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	699a      	ldr	r2, [r3, #24]
 800c992:	4b11      	ldr	r3, [pc, #68]	; (800c9d8 <USB_DevInit+0x2e0>)
 800c994:	4313      	orrs	r3, r2
 800c996:	687a      	ldr	r2, [r7, #4]
 800c998:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c99a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d005      	beq.n	800c9ac <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	699b      	ldr	r3, [r3, #24]
 800c9a4:	f043 0208 	orr.w	r2, r3, #8
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c9ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c9ae:	2b01      	cmp	r3, #1
 800c9b0:	d107      	bne.n	800c9c2 <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	699b      	ldr	r3, [r3, #24]
 800c9b6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c9ba:	f043 0304 	orr.w	r3, r3, #4
 800c9be:	687a      	ldr	r2, [r7, #4]
 800c9c0:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c9c2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	3718      	adds	r7, #24
 800c9c8:	46bd      	mov	sp, r7
 800c9ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c9ce:	b004      	add	sp, #16
 800c9d0:	4770      	bx	lr
 800c9d2:	bf00      	nop
 800c9d4:	00800100 	.word	0x00800100
 800c9d8:	803c3800 	.word	0x803c3800

0800c9dc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c9dc:	b480      	push	{r7}
 800c9de:	b085      	sub	sp, #20
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	6078      	str	r0, [r7, #4]
 800c9e4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800c9e6:	2300      	movs	r3, #0
 800c9e8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c9ea:	683b      	ldr	r3, [r7, #0]
 800c9ec:	019b      	lsls	r3, r3, #6
 800c9ee:	f043 0220 	orr.w	r2, r3, #32
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	3301      	adds	r3, #1
 800c9fa:	60fb      	str	r3, [r7, #12]
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	4a08      	ldr	r2, [pc, #32]	; (800ca20 <USB_FlushTxFifo+0x44>)
 800ca00:	4293      	cmp	r3, r2
 800ca02:	d901      	bls.n	800ca08 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800ca04:	2303      	movs	r3, #3
 800ca06:	e006      	b.n	800ca16 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	691b      	ldr	r3, [r3, #16]
 800ca0c:	f003 0320 	and.w	r3, r3, #32
 800ca10:	2b20      	cmp	r3, #32
 800ca12:	d0f0      	beq.n	800c9f6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800ca14:	2300      	movs	r3, #0
}
 800ca16:	4618      	mov	r0, r3
 800ca18:	3714      	adds	r7, #20
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	bc80      	pop	{r7}
 800ca1e:	4770      	bx	lr
 800ca20:	00030d40 	.word	0x00030d40

0800ca24 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ca24:	b480      	push	{r7}
 800ca26:	b085      	sub	sp, #20
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	2210      	movs	r2, #16
 800ca34:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	3301      	adds	r3, #1
 800ca3a:	60fb      	str	r3, [r7, #12]
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	4a08      	ldr	r2, [pc, #32]	; (800ca60 <USB_FlushRxFifo+0x3c>)
 800ca40:	4293      	cmp	r3, r2
 800ca42:	d901      	bls.n	800ca48 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800ca44:	2303      	movs	r3, #3
 800ca46:	e006      	b.n	800ca56 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	691b      	ldr	r3, [r3, #16]
 800ca4c:	f003 0310 	and.w	r3, r3, #16
 800ca50:	2b10      	cmp	r3, #16
 800ca52:	d0f0      	beq.n	800ca36 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800ca54:	2300      	movs	r3, #0
}
 800ca56:	4618      	mov	r0, r3
 800ca58:	3714      	adds	r7, #20
 800ca5a:	46bd      	mov	sp, r7
 800ca5c:	bc80      	pop	{r7}
 800ca5e:	4770      	bx	lr
 800ca60:	00030d40 	.word	0x00030d40

0800ca64 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ca64:	b480      	push	{r7}
 800ca66:	b085      	sub	sp, #20
 800ca68:	af00      	add	r7, sp, #0
 800ca6a:	6078      	str	r0, [r7, #4]
 800ca6c:	460b      	mov	r3, r1
 800ca6e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca7a:	681a      	ldr	r2, [r3, #0]
 800ca7c:	78fb      	ldrb	r3, [r7, #3]
 800ca7e:	68f9      	ldr	r1, [r7, #12]
 800ca80:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ca84:	4313      	orrs	r3, r2
 800ca86:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ca88:	2300      	movs	r3, #0
}
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	3714      	adds	r7, #20
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	bc80      	pop	{r7}
 800ca92:	4770      	bx	lr

0800ca94 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800ca94:	b480      	push	{r7}
 800ca96:	b087      	sub	sp, #28
 800ca98:	af00      	add	r7, sp, #0
 800ca9a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800caa0:	693b      	ldr	r3, [r7, #16]
 800caa2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800caa6:	689b      	ldr	r3, [r3, #8]
 800caa8:	f003 0306 	and.w	r3, r3, #6
 800caac:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d102      	bne.n	800caba <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800cab4:	2300      	movs	r3, #0
 800cab6:	75fb      	strb	r3, [r7, #23]
 800cab8:	e00a      	b.n	800cad0 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	2b02      	cmp	r3, #2
 800cabe:	d002      	beq.n	800cac6 <USB_GetDevSpeed+0x32>
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	2b06      	cmp	r3, #6
 800cac4:	d102      	bne.n	800cacc <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800cac6:	2302      	movs	r3, #2
 800cac8:	75fb      	strb	r3, [r7, #23]
 800caca:	e001      	b.n	800cad0 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800cacc:	230f      	movs	r3, #15
 800cace:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800cad0:	7dfb      	ldrb	r3, [r7, #23]
}
 800cad2:	4618      	mov	r0, r3
 800cad4:	371c      	adds	r7, #28
 800cad6:	46bd      	mov	sp, r7
 800cad8:	bc80      	pop	{r7}
 800cada:	4770      	bx	lr

0800cadc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cadc:	b480      	push	{r7}
 800cade:	b085      	sub	sp, #20
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	6078      	str	r0, [r7, #4]
 800cae4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800caea:	683b      	ldr	r3, [r7, #0]
 800caec:	781b      	ldrb	r3, [r3, #0]
 800caee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800caf0:	683b      	ldr	r3, [r7, #0]
 800caf2:	785b      	ldrb	r3, [r3, #1]
 800caf4:	2b01      	cmp	r3, #1
 800caf6:	d13a      	bne.n	800cb6e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cafe:	69da      	ldr	r2, [r3, #28]
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	781b      	ldrb	r3, [r3, #0]
 800cb04:	f003 030f 	and.w	r3, r3, #15
 800cb08:	2101      	movs	r1, #1
 800cb0a:	fa01 f303 	lsl.w	r3, r1, r3
 800cb0e:	b29b      	uxth	r3, r3
 800cb10:	68f9      	ldr	r1, [r7, #12]
 800cb12:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cb16:	4313      	orrs	r3, r2
 800cb18:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	015a      	lsls	r2, r3, #5
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	4413      	add	r3, r2
 800cb22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d155      	bne.n	800cbdc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cb30:	68bb      	ldr	r3, [r7, #8]
 800cb32:	015a      	lsls	r2, r3, #5
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	4413      	add	r3, r2
 800cb38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb3c:	681a      	ldr	r2, [r3, #0]
 800cb3e:	683b      	ldr	r3, [r7, #0]
 800cb40:	689b      	ldr	r3, [r3, #8]
 800cb42:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cb46:	683b      	ldr	r3, [r7, #0]
 800cb48:	78db      	ldrb	r3, [r3, #3]
 800cb4a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cb4c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cb4e:	68bb      	ldr	r3, [r7, #8]
 800cb50:	059b      	lsls	r3, r3, #22
 800cb52:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cb54:	4313      	orrs	r3, r2
 800cb56:	68ba      	ldr	r2, [r7, #8]
 800cb58:	0151      	lsls	r1, r2, #5
 800cb5a:	68fa      	ldr	r2, [r7, #12]
 800cb5c:	440a      	add	r2, r1
 800cb5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cb62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cb66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cb6a:	6013      	str	r3, [r2, #0]
 800cb6c:	e036      	b.n	800cbdc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb74:	69da      	ldr	r2, [r3, #28]
 800cb76:	683b      	ldr	r3, [r7, #0]
 800cb78:	781b      	ldrb	r3, [r3, #0]
 800cb7a:	f003 030f 	and.w	r3, r3, #15
 800cb7e:	2101      	movs	r1, #1
 800cb80:	fa01 f303 	lsl.w	r3, r1, r3
 800cb84:	041b      	lsls	r3, r3, #16
 800cb86:	68f9      	ldr	r1, [r7, #12]
 800cb88:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cb8c:	4313      	orrs	r3, r2
 800cb8e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800cb90:	68bb      	ldr	r3, [r7, #8]
 800cb92:	015a      	lsls	r2, r3, #5
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	4413      	add	r3, r2
 800cb98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d11a      	bne.n	800cbdc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cba6:	68bb      	ldr	r3, [r7, #8]
 800cba8:	015a      	lsls	r2, r3, #5
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	4413      	add	r3, r2
 800cbae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cbb2:	681a      	ldr	r2, [r3, #0]
 800cbb4:	683b      	ldr	r3, [r7, #0]
 800cbb6:	689b      	ldr	r3, [r3, #8]
 800cbb8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800cbbc:	683b      	ldr	r3, [r7, #0]
 800cbbe:	78db      	ldrb	r3, [r3, #3]
 800cbc0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cbc2:	430b      	orrs	r3, r1
 800cbc4:	4313      	orrs	r3, r2
 800cbc6:	68ba      	ldr	r2, [r7, #8]
 800cbc8:	0151      	lsls	r1, r2, #5
 800cbca:	68fa      	ldr	r2, [r7, #12]
 800cbcc:	440a      	add	r2, r1
 800cbce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cbd2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cbd6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cbda:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800cbdc:	2300      	movs	r3, #0
}
 800cbde:	4618      	mov	r0, r3
 800cbe0:	3714      	adds	r7, #20
 800cbe2:	46bd      	mov	sp, r7
 800cbe4:	bc80      	pop	{r7}
 800cbe6:	4770      	bx	lr

0800cbe8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cbe8:	b480      	push	{r7}
 800cbea:	b085      	sub	sp, #20
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	6078      	str	r0, [r7, #4]
 800cbf0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cbf6:	683b      	ldr	r3, [r7, #0]
 800cbf8:	781b      	ldrb	r3, [r3, #0]
 800cbfa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800cbfc:	683b      	ldr	r3, [r7, #0]
 800cbfe:	785b      	ldrb	r3, [r3, #1]
 800cc00:	2b01      	cmp	r3, #1
 800cc02:	d135      	bne.n	800cc70 <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cc0c:	683b      	ldr	r3, [r7, #0]
 800cc0e:	781b      	ldrb	r3, [r3, #0]
 800cc10:	f003 030f 	and.w	r3, r3, #15
 800cc14:	2101      	movs	r1, #1
 800cc16:	fa01 f303 	lsl.w	r3, r1, r3
 800cc1a:	b29b      	uxth	r3, r3
 800cc1c:	43db      	mvns	r3, r3
 800cc1e:	68f9      	ldr	r1, [r7, #12]
 800cc20:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cc24:	4013      	ands	r3, r2
 800cc26:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc2e:	69da      	ldr	r2, [r3, #28]
 800cc30:	683b      	ldr	r3, [r7, #0]
 800cc32:	781b      	ldrb	r3, [r3, #0]
 800cc34:	f003 030f 	and.w	r3, r3, #15
 800cc38:	2101      	movs	r1, #1
 800cc3a:	fa01 f303 	lsl.w	r3, r1, r3
 800cc3e:	b29b      	uxth	r3, r3
 800cc40:	43db      	mvns	r3, r3
 800cc42:	68f9      	ldr	r1, [r7, #12]
 800cc44:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cc48:	4013      	ands	r3, r2
 800cc4a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800cc4c:	68bb      	ldr	r3, [r7, #8]
 800cc4e:	015a      	lsls	r2, r3, #5
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	4413      	add	r3, r2
 800cc54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc58:	681a      	ldr	r2, [r3, #0]
 800cc5a:	68bb      	ldr	r3, [r7, #8]
 800cc5c:	0159      	lsls	r1, r3, #5
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	440b      	add	r3, r1
 800cc62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc66:	4619      	mov	r1, r3
 800cc68:	4b1f      	ldr	r3, [pc, #124]	; (800cce8 <USB_DeactivateEndpoint+0x100>)
 800cc6a:	4013      	ands	r3, r2
 800cc6c:	600b      	str	r3, [r1, #0]
 800cc6e:	e034      	b.n	800ccda <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cc78:	683b      	ldr	r3, [r7, #0]
 800cc7a:	781b      	ldrb	r3, [r3, #0]
 800cc7c:	f003 030f 	and.w	r3, r3, #15
 800cc80:	2101      	movs	r1, #1
 800cc82:	fa01 f303 	lsl.w	r3, r1, r3
 800cc86:	041b      	lsls	r3, r3, #16
 800cc88:	43db      	mvns	r3, r3
 800cc8a:	68f9      	ldr	r1, [r7, #12]
 800cc8c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cc90:	4013      	ands	r3, r2
 800cc92:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc9a:	69da      	ldr	r2, [r3, #28]
 800cc9c:	683b      	ldr	r3, [r7, #0]
 800cc9e:	781b      	ldrb	r3, [r3, #0]
 800cca0:	f003 030f 	and.w	r3, r3, #15
 800cca4:	2101      	movs	r1, #1
 800cca6:	fa01 f303 	lsl.w	r3, r1, r3
 800ccaa:	041b      	lsls	r3, r3, #16
 800ccac:	43db      	mvns	r3, r3
 800ccae:	68f9      	ldr	r1, [r7, #12]
 800ccb0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ccb4:	4013      	ands	r3, r2
 800ccb6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800ccb8:	68bb      	ldr	r3, [r7, #8]
 800ccba:	015a      	lsls	r2, r3, #5
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	4413      	add	r3, r2
 800ccc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ccc4:	681a      	ldr	r2, [r3, #0]
 800ccc6:	68bb      	ldr	r3, [r7, #8]
 800ccc8:	0159      	lsls	r1, r3, #5
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	440b      	add	r3, r1
 800ccce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ccd2:	4619      	mov	r1, r3
 800ccd4:	4b05      	ldr	r3, [pc, #20]	; (800ccec <USB_DeactivateEndpoint+0x104>)
 800ccd6:	4013      	ands	r3, r2
 800ccd8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ccda:	2300      	movs	r3, #0
}
 800ccdc:	4618      	mov	r0, r3
 800ccde:	3714      	adds	r7, #20
 800cce0:	46bd      	mov	sp, r7
 800cce2:	bc80      	pop	{r7}
 800cce4:	4770      	bx	lr
 800cce6:	bf00      	nop
 800cce8:	ec337800 	.word	0xec337800
 800ccec:	eff37800 	.word	0xeff37800

0800ccf0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ccf0:	b580      	push	{r7, lr}
 800ccf2:	b08a      	sub	sp, #40	; 0x28
 800ccf4:	af02      	add	r7, sp, #8
 800ccf6:	60f8      	str	r0, [r7, #12]
 800ccf8:	60b9      	str	r1, [r7, #8]
 800ccfa:	4613      	mov	r3, r2
 800ccfc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800cd02:	68bb      	ldr	r3, [r7, #8]
 800cd04:	781b      	ldrb	r3, [r3, #0]
 800cd06:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cd08:	68bb      	ldr	r3, [r7, #8]
 800cd0a:	785b      	ldrb	r3, [r3, #1]
 800cd0c:	2b01      	cmp	r3, #1
 800cd0e:	f040 815c 	bne.w	800cfca <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800cd12:	68bb      	ldr	r3, [r7, #8]
 800cd14:	695b      	ldr	r3, [r3, #20]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d132      	bne.n	800cd80 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cd1a:	69bb      	ldr	r3, [r7, #24]
 800cd1c:	015a      	lsls	r2, r3, #5
 800cd1e:	69fb      	ldr	r3, [r7, #28]
 800cd20:	4413      	add	r3, r2
 800cd22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd26:	691b      	ldr	r3, [r3, #16]
 800cd28:	69ba      	ldr	r2, [r7, #24]
 800cd2a:	0151      	lsls	r1, r2, #5
 800cd2c:	69fa      	ldr	r2, [r7, #28]
 800cd2e:	440a      	add	r2, r1
 800cd30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cd34:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cd38:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cd3c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800cd3e:	69bb      	ldr	r3, [r7, #24]
 800cd40:	015a      	lsls	r2, r3, #5
 800cd42:	69fb      	ldr	r3, [r7, #28]
 800cd44:	4413      	add	r3, r2
 800cd46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd4a:	691b      	ldr	r3, [r3, #16]
 800cd4c:	69ba      	ldr	r2, [r7, #24]
 800cd4e:	0151      	lsls	r1, r2, #5
 800cd50:	69fa      	ldr	r2, [r7, #28]
 800cd52:	440a      	add	r2, r1
 800cd54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cd58:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cd5c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cd5e:	69bb      	ldr	r3, [r7, #24]
 800cd60:	015a      	lsls	r2, r3, #5
 800cd62:	69fb      	ldr	r3, [r7, #28]
 800cd64:	4413      	add	r3, r2
 800cd66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd6a:	691b      	ldr	r3, [r3, #16]
 800cd6c:	69ba      	ldr	r2, [r7, #24]
 800cd6e:	0151      	lsls	r1, r2, #5
 800cd70:	69fa      	ldr	r2, [r7, #28]
 800cd72:	440a      	add	r2, r1
 800cd74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cd78:	0cdb      	lsrs	r3, r3, #19
 800cd7a:	04db      	lsls	r3, r3, #19
 800cd7c:	6113      	str	r3, [r2, #16]
 800cd7e:	e074      	b.n	800ce6a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cd80:	69bb      	ldr	r3, [r7, #24]
 800cd82:	015a      	lsls	r2, r3, #5
 800cd84:	69fb      	ldr	r3, [r7, #28]
 800cd86:	4413      	add	r3, r2
 800cd88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd8c:	691b      	ldr	r3, [r3, #16]
 800cd8e:	69ba      	ldr	r2, [r7, #24]
 800cd90:	0151      	lsls	r1, r2, #5
 800cd92:	69fa      	ldr	r2, [r7, #28]
 800cd94:	440a      	add	r2, r1
 800cd96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cd9a:	0cdb      	lsrs	r3, r3, #19
 800cd9c:	04db      	lsls	r3, r3, #19
 800cd9e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cda0:	69bb      	ldr	r3, [r7, #24]
 800cda2:	015a      	lsls	r2, r3, #5
 800cda4:	69fb      	ldr	r3, [r7, #28]
 800cda6:	4413      	add	r3, r2
 800cda8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdac:	691b      	ldr	r3, [r3, #16]
 800cdae:	69ba      	ldr	r2, [r7, #24]
 800cdb0:	0151      	lsls	r1, r2, #5
 800cdb2:	69fa      	ldr	r2, [r7, #28]
 800cdb4:	440a      	add	r2, r1
 800cdb6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cdba:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cdbe:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cdc2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800cdc4:	69bb      	ldr	r3, [r7, #24]
 800cdc6:	015a      	lsls	r2, r3, #5
 800cdc8:	69fb      	ldr	r3, [r7, #28]
 800cdca:	4413      	add	r3, r2
 800cdcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdd0:	691a      	ldr	r2, [r3, #16]
 800cdd2:	68bb      	ldr	r3, [r7, #8]
 800cdd4:	6959      	ldr	r1, [r3, #20]
 800cdd6:	68bb      	ldr	r3, [r7, #8]
 800cdd8:	689b      	ldr	r3, [r3, #8]
 800cdda:	440b      	add	r3, r1
 800cddc:	1e59      	subs	r1, r3, #1
 800cdde:	68bb      	ldr	r3, [r7, #8]
 800cde0:	689b      	ldr	r3, [r3, #8]
 800cde2:	fbb1 f3f3 	udiv	r3, r1, r3
 800cde6:	04d9      	lsls	r1, r3, #19
 800cde8:	4b9d      	ldr	r3, [pc, #628]	; (800d060 <USB_EPStartXfer+0x370>)
 800cdea:	400b      	ands	r3, r1
 800cdec:	69b9      	ldr	r1, [r7, #24]
 800cdee:	0148      	lsls	r0, r1, #5
 800cdf0:	69f9      	ldr	r1, [r7, #28]
 800cdf2:	4401      	add	r1, r0
 800cdf4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800cdf8:	4313      	orrs	r3, r2
 800cdfa:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800cdfc:	69bb      	ldr	r3, [r7, #24]
 800cdfe:	015a      	lsls	r2, r3, #5
 800ce00:	69fb      	ldr	r3, [r7, #28]
 800ce02:	4413      	add	r3, r2
 800ce04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce08:	691a      	ldr	r2, [r3, #16]
 800ce0a:	68bb      	ldr	r3, [r7, #8]
 800ce0c:	695b      	ldr	r3, [r3, #20]
 800ce0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ce12:	69b9      	ldr	r1, [r7, #24]
 800ce14:	0148      	lsls	r0, r1, #5
 800ce16:	69f9      	ldr	r1, [r7, #28]
 800ce18:	4401      	add	r1, r0
 800ce1a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ce1e:	4313      	orrs	r3, r2
 800ce20:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800ce22:	68bb      	ldr	r3, [r7, #8]
 800ce24:	78db      	ldrb	r3, [r3, #3]
 800ce26:	2b01      	cmp	r3, #1
 800ce28:	d11f      	bne.n	800ce6a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800ce2a:	69bb      	ldr	r3, [r7, #24]
 800ce2c:	015a      	lsls	r2, r3, #5
 800ce2e:	69fb      	ldr	r3, [r7, #28]
 800ce30:	4413      	add	r3, r2
 800ce32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce36:	691b      	ldr	r3, [r3, #16]
 800ce38:	69ba      	ldr	r2, [r7, #24]
 800ce3a:	0151      	lsls	r1, r2, #5
 800ce3c:	69fa      	ldr	r2, [r7, #28]
 800ce3e:	440a      	add	r2, r1
 800ce40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce44:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800ce48:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800ce4a:	69bb      	ldr	r3, [r7, #24]
 800ce4c:	015a      	lsls	r2, r3, #5
 800ce4e:	69fb      	ldr	r3, [r7, #28]
 800ce50:	4413      	add	r3, r2
 800ce52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce56:	691b      	ldr	r3, [r3, #16]
 800ce58:	69ba      	ldr	r2, [r7, #24]
 800ce5a:	0151      	lsls	r1, r2, #5
 800ce5c:	69fa      	ldr	r2, [r7, #28]
 800ce5e:	440a      	add	r2, r1
 800ce60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce64:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ce68:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800ce6a:	79fb      	ldrb	r3, [r7, #7]
 800ce6c:	2b01      	cmp	r3, #1
 800ce6e:	d14b      	bne.n	800cf08 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800ce70:	68bb      	ldr	r3, [r7, #8]
 800ce72:	691b      	ldr	r3, [r3, #16]
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d009      	beq.n	800ce8c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800ce78:	69bb      	ldr	r3, [r7, #24]
 800ce7a:	015a      	lsls	r2, r3, #5
 800ce7c:	69fb      	ldr	r3, [r7, #28]
 800ce7e:	4413      	add	r3, r2
 800ce80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce84:	461a      	mov	r2, r3
 800ce86:	68bb      	ldr	r3, [r7, #8]
 800ce88:	691b      	ldr	r3, [r3, #16]
 800ce8a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800ce8c:	68bb      	ldr	r3, [r7, #8]
 800ce8e:	78db      	ldrb	r3, [r3, #3]
 800ce90:	2b01      	cmp	r3, #1
 800ce92:	d128      	bne.n	800cee6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ce94:	69fb      	ldr	r3, [r7, #28]
 800ce96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ce9a:	689b      	ldr	r3, [r3, #8]
 800ce9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d110      	bne.n	800cec6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800cea4:	69bb      	ldr	r3, [r7, #24]
 800cea6:	015a      	lsls	r2, r3, #5
 800cea8:	69fb      	ldr	r3, [r7, #28]
 800ceaa:	4413      	add	r3, r2
 800ceac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	69ba      	ldr	r2, [r7, #24]
 800ceb4:	0151      	lsls	r1, r2, #5
 800ceb6:	69fa      	ldr	r2, [r7, #28]
 800ceb8:	440a      	add	r2, r1
 800ceba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cebe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cec2:	6013      	str	r3, [r2, #0]
 800cec4:	e00f      	b.n	800cee6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800cec6:	69bb      	ldr	r3, [r7, #24]
 800cec8:	015a      	lsls	r2, r3, #5
 800ceca:	69fb      	ldr	r3, [r7, #28]
 800cecc:	4413      	add	r3, r2
 800cece:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	69ba      	ldr	r2, [r7, #24]
 800ced6:	0151      	lsls	r1, r2, #5
 800ced8:	69fa      	ldr	r2, [r7, #28]
 800ceda:	440a      	add	r2, r1
 800cedc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cee0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cee4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cee6:	69bb      	ldr	r3, [r7, #24]
 800cee8:	015a      	lsls	r2, r3, #5
 800ceea:	69fb      	ldr	r3, [r7, #28]
 800ceec:	4413      	add	r3, r2
 800ceee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	69ba      	ldr	r2, [r7, #24]
 800cef6:	0151      	lsls	r1, r2, #5
 800cef8:	69fa      	ldr	r2, [r7, #28]
 800cefa:	440a      	add	r2, r1
 800cefc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf00:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cf04:	6013      	str	r3, [r2, #0]
 800cf06:	e12f      	b.n	800d168 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cf08:	69bb      	ldr	r3, [r7, #24]
 800cf0a:	015a      	lsls	r2, r3, #5
 800cf0c:	69fb      	ldr	r3, [r7, #28]
 800cf0e:	4413      	add	r3, r2
 800cf10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	69ba      	ldr	r2, [r7, #24]
 800cf18:	0151      	lsls	r1, r2, #5
 800cf1a:	69fa      	ldr	r2, [r7, #28]
 800cf1c:	440a      	add	r2, r1
 800cf1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf22:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cf26:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800cf28:	68bb      	ldr	r3, [r7, #8]
 800cf2a:	78db      	ldrb	r3, [r3, #3]
 800cf2c:	2b01      	cmp	r3, #1
 800cf2e:	d015      	beq.n	800cf5c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800cf30:	68bb      	ldr	r3, [r7, #8]
 800cf32:	695b      	ldr	r3, [r3, #20]
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	f000 8117 	beq.w	800d168 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800cf3a:	69fb      	ldr	r3, [r7, #28]
 800cf3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cf40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cf42:	68bb      	ldr	r3, [r7, #8]
 800cf44:	781b      	ldrb	r3, [r3, #0]
 800cf46:	f003 030f 	and.w	r3, r3, #15
 800cf4a:	2101      	movs	r1, #1
 800cf4c:	fa01 f303 	lsl.w	r3, r1, r3
 800cf50:	69f9      	ldr	r1, [r7, #28]
 800cf52:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cf56:	4313      	orrs	r3, r2
 800cf58:	634b      	str	r3, [r1, #52]	; 0x34
 800cf5a:	e105      	b.n	800d168 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800cf5c:	69fb      	ldr	r3, [r7, #28]
 800cf5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cf62:	689b      	ldr	r3, [r3, #8]
 800cf64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d110      	bne.n	800cf8e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800cf6c:	69bb      	ldr	r3, [r7, #24]
 800cf6e:	015a      	lsls	r2, r3, #5
 800cf70:	69fb      	ldr	r3, [r7, #28]
 800cf72:	4413      	add	r3, r2
 800cf74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	69ba      	ldr	r2, [r7, #24]
 800cf7c:	0151      	lsls	r1, r2, #5
 800cf7e:	69fa      	ldr	r2, [r7, #28]
 800cf80:	440a      	add	r2, r1
 800cf82:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf86:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cf8a:	6013      	str	r3, [r2, #0]
 800cf8c:	e00f      	b.n	800cfae <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800cf8e:	69bb      	ldr	r3, [r7, #24]
 800cf90:	015a      	lsls	r2, r3, #5
 800cf92:	69fb      	ldr	r3, [r7, #28]
 800cf94:	4413      	add	r3, r2
 800cf96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	69ba      	ldr	r2, [r7, #24]
 800cf9e:	0151      	lsls	r1, r2, #5
 800cfa0:	69fa      	ldr	r2, [r7, #28]
 800cfa2:	440a      	add	r2, r1
 800cfa4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cfa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cfac:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800cfae:	68bb      	ldr	r3, [r7, #8]
 800cfb0:	68d9      	ldr	r1, [r3, #12]
 800cfb2:	68bb      	ldr	r3, [r7, #8]
 800cfb4:	781a      	ldrb	r2, [r3, #0]
 800cfb6:	68bb      	ldr	r3, [r7, #8]
 800cfb8:	695b      	ldr	r3, [r3, #20]
 800cfba:	b298      	uxth	r0, r3
 800cfbc:	79fb      	ldrb	r3, [r7, #7]
 800cfbe:	9300      	str	r3, [sp, #0]
 800cfc0:	4603      	mov	r3, r0
 800cfc2:	68f8      	ldr	r0, [r7, #12]
 800cfc4:	f000 fa2a 	bl	800d41c <USB_WritePacket>
 800cfc8:	e0ce      	b.n	800d168 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800cfca:	69bb      	ldr	r3, [r7, #24]
 800cfcc:	015a      	lsls	r2, r3, #5
 800cfce:	69fb      	ldr	r3, [r7, #28]
 800cfd0:	4413      	add	r3, r2
 800cfd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cfd6:	691b      	ldr	r3, [r3, #16]
 800cfd8:	69ba      	ldr	r2, [r7, #24]
 800cfda:	0151      	lsls	r1, r2, #5
 800cfdc:	69fa      	ldr	r2, [r7, #28]
 800cfde:	440a      	add	r2, r1
 800cfe0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cfe4:	0cdb      	lsrs	r3, r3, #19
 800cfe6:	04db      	lsls	r3, r3, #19
 800cfe8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800cfea:	69bb      	ldr	r3, [r7, #24]
 800cfec:	015a      	lsls	r2, r3, #5
 800cfee:	69fb      	ldr	r3, [r7, #28]
 800cff0:	4413      	add	r3, r2
 800cff2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cff6:	691b      	ldr	r3, [r3, #16]
 800cff8:	69ba      	ldr	r2, [r7, #24]
 800cffa:	0151      	lsls	r1, r2, #5
 800cffc:	69fa      	ldr	r2, [r7, #28]
 800cffe:	440a      	add	r2, r1
 800d000:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d004:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d008:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d00c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800d00e:	68bb      	ldr	r3, [r7, #8]
 800d010:	695b      	ldr	r3, [r3, #20]
 800d012:	2b00      	cmp	r3, #0
 800d014:	d126      	bne.n	800d064 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d016:	69bb      	ldr	r3, [r7, #24]
 800d018:	015a      	lsls	r2, r3, #5
 800d01a:	69fb      	ldr	r3, [r7, #28]
 800d01c:	4413      	add	r3, r2
 800d01e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d022:	691a      	ldr	r2, [r3, #16]
 800d024:	68bb      	ldr	r3, [r7, #8]
 800d026:	689b      	ldr	r3, [r3, #8]
 800d028:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d02c:	69b9      	ldr	r1, [r7, #24]
 800d02e:	0148      	lsls	r0, r1, #5
 800d030:	69f9      	ldr	r1, [r7, #28]
 800d032:	4401      	add	r1, r0
 800d034:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d038:	4313      	orrs	r3, r2
 800d03a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d03c:	69bb      	ldr	r3, [r7, #24]
 800d03e:	015a      	lsls	r2, r3, #5
 800d040:	69fb      	ldr	r3, [r7, #28]
 800d042:	4413      	add	r3, r2
 800d044:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d048:	691b      	ldr	r3, [r3, #16]
 800d04a:	69ba      	ldr	r2, [r7, #24]
 800d04c:	0151      	lsls	r1, r2, #5
 800d04e:	69fa      	ldr	r2, [r7, #28]
 800d050:	440a      	add	r2, r1
 800d052:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d056:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d05a:	6113      	str	r3, [r2, #16]
 800d05c:	e036      	b.n	800d0cc <USB_EPStartXfer+0x3dc>
 800d05e:	bf00      	nop
 800d060:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d064:	68bb      	ldr	r3, [r7, #8]
 800d066:	695a      	ldr	r2, [r3, #20]
 800d068:	68bb      	ldr	r3, [r7, #8]
 800d06a:	689b      	ldr	r3, [r3, #8]
 800d06c:	4413      	add	r3, r2
 800d06e:	1e5a      	subs	r2, r3, #1
 800d070:	68bb      	ldr	r3, [r7, #8]
 800d072:	689b      	ldr	r3, [r3, #8]
 800d074:	fbb2 f3f3 	udiv	r3, r2, r3
 800d078:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d07a:	69bb      	ldr	r3, [r7, #24]
 800d07c:	015a      	lsls	r2, r3, #5
 800d07e:	69fb      	ldr	r3, [r7, #28]
 800d080:	4413      	add	r3, r2
 800d082:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d086:	691a      	ldr	r2, [r3, #16]
 800d088:	8afb      	ldrh	r3, [r7, #22]
 800d08a:	04d9      	lsls	r1, r3, #19
 800d08c:	4b39      	ldr	r3, [pc, #228]	; (800d174 <USB_EPStartXfer+0x484>)
 800d08e:	400b      	ands	r3, r1
 800d090:	69b9      	ldr	r1, [r7, #24]
 800d092:	0148      	lsls	r0, r1, #5
 800d094:	69f9      	ldr	r1, [r7, #28]
 800d096:	4401      	add	r1, r0
 800d098:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d09c:	4313      	orrs	r3, r2
 800d09e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800d0a0:	69bb      	ldr	r3, [r7, #24]
 800d0a2:	015a      	lsls	r2, r3, #5
 800d0a4:	69fb      	ldr	r3, [r7, #28]
 800d0a6:	4413      	add	r3, r2
 800d0a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0ac:	691a      	ldr	r2, [r3, #16]
 800d0ae:	68bb      	ldr	r3, [r7, #8]
 800d0b0:	689b      	ldr	r3, [r3, #8]
 800d0b2:	8af9      	ldrh	r1, [r7, #22]
 800d0b4:	fb01 f303 	mul.w	r3, r1, r3
 800d0b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d0bc:	69b9      	ldr	r1, [r7, #24]
 800d0be:	0148      	lsls	r0, r1, #5
 800d0c0:	69f9      	ldr	r1, [r7, #28]
 800d0c2:	4401      	add	r1, r0
 800d0c4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d0c8:	4313      	orrs	r3, r2
 800d0ca:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d0cc:	79fb      	ldrb	r3, [r7, #7]
 800d0ce:	2b01      	cmp	r3, #1
 800d0d0:	d10d      	bne.n	800d0ee <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d0d2:	68bb      	ldr	r3, [r7, #8]
 800d0d4:	68db      	ldr	r3, [r3, #12]
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d009      	beq.n	800d0ee <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d0da:	68bb      	ldr	r3, [r7, #8]
 800d0dc:	68d9      	ldr	r1, [r3, #12]
 800d0de:	69bb      	ldr	r3, [r7, #24]
 800d0e0:	015a      	lsls	r2, r3, #5
 800d0e2:	69fb      	ldr	r3, [r7, #28]
 800d0e4:	4413      	add	r3, r2
 800d0e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0ea:	460a      	mov	r2, r1
 800d0ec:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800d0ee:	68bb      	ldr	r3, [r7, #8]
 800d0f0:	78db      	ldrb	r3, [r3, #3]
 800d0f2:	2b01      	cmp	r3, #1
 800d0f4:	d128      	bne.n	800d148 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d0f6:	69fb      	ldr	r3, [r7, #28]
 800d0f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0fc:	689b      	ldr	r3, [r3, #8]
 800d0fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d102:	2b00      	cmp	r3, #0
 800d104:	d110      	bne.n	800d128 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d106:	69bb      	ldr	r3, [r7, #24]
 800d108:	015a      	lsls	r2, r3, #5
 800d10a:	69fb      	ldr	r3, [r7, #28]
 800d10c:	4413      	add	r3, r2
 800d10e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	69ba      	ldr	r2, [r7, #24]
 800d116:	0151      	lsls	r1, r2, #5
 800d118:	69fa      	ldr	r2, [r7, #28]
 800d11a:	440a      	add	r2, r1
 800d11c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d120:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d124:	6013      	str	r3, [r2, #0]
 800d126:	e00f      	b.n	800d148 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800d128:	69bb      	ldr	r3, [r7, #24]
 800d12a:	015a      	lsls	r2, r3, #5
 800d12c:	69fb      	ldr	r3, [r7, #28]
 800d12e:	4413      	add	r3, r2
 800d130:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	69ba      	ldr	r2, [r7, #24]
 800d138:	0151      	lsls	r1, r2, #5
 800d13a:	69fa      	ldr	r2, [r7, #28]
 800d13c:	440a      	add	r2, r1
 800d13e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d142:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d146:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d148:	69bb      	ldr	r3, [r7, #24]
 800d14a:	015a      	lsls	r2, r3, #5
 800d14c:	69fb      	ldr	r3, [r7, #28]
 800d14e:	4413      	add	r3, r2
 800d150:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	69ba      	ldr	r2, [r7, #24]
 800d158:	0151      	lsls	r1, r2, #5
 800d15a:	69fa      	ldr	r2, [r7, #28]
 800d15c:	440a      	add	r2, r1
 800d15e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d162:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d166:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d168:	2300      	movs	r3, #0
}
 800d16a:	4618      	mov	r0, r3
 800d16c:	3720      	adds	r7, #32
 800d16e:	46bd      	mov	sp, r7
 800d170:	bd80      	pop	{r7, pc}
 800d172:	bf00      	nop
 800d174:	1ff80000 	.word	0x1ff80000

0800d178 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800d178:	b480      	push	{r7}
 800d17a:	b087      	sub	sp, #28
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	60f8      	str	r0, [r7, #12]
 800d180:	60b9      	str	r1, [r7, #8]
 800d182:	4613      	mov	r3, r2
 800d184:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800d18a:	68bb      	ldr	r3, [r7, #8]
 800d18c:	781b      	ldrb	r3, [r3, #0]
 800d18e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d190:	68bb      	ldr	r3, [r7, #8]
 800d192:	785b      	ldrb	r3, [r3, #1]
 800d194:	2b01      	cmp	r3, #1
 800d196:	f040 80cd 	bne.w	800d334 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d19a:	68bb      	ldr	r3, [r7, #8]
 800d19c:	695b      	ldr	r3, [r3, #20]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d132      	bne.n	800d208 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d1a2:	693b      	ldr	r3, [r7, #16]
 800d1a4:	015a      	lsls	r2, r3, #5
 800d1a6:	697b      	ldr	r3, [r7, #20]
 800d1a8:	4413      	add	r3, r2
 800d1aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d1ae:	691b      	ldr	r3, [r3, #16]
 800d1b0:	693a      	ldr	r2, [r7, #16]
 800d1b2:	0151      	lsls	r1, r2, #5
 800d1b4:	697a      	ldr	r2, [r7, #20]
 800d1b6:	440a      	add	r2, r1
 800d1b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d1bc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d1c0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d1c4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d1c6:	693b      	ldr	r3, [r7, #16]
 800d1c8:	015a      	lsls	r2, r3, #5
 800d1ca:	697b      	ldr	r3, [r7, #20]
 800d1cc:	4413      	add	r3, r2
 800d1ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d1d2:	691b      	ldr	r3, [r3, #16]
 800d1d4:	693a      	ldr	r2, [r7, #16]
 800d1d6:	0151      	lsls	r1, r2, #5
 800d1d8:	697a      	ldr	r2, [r7, #20]
 800d1da:	440a      	add	r2, r1
 800d1dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d1e0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d1e4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d1e6:	693b      	ldr	r3, [r7, #16]
 800d1e8:	015a      	lsls	r2, r3, #5
 800d1ea:	697b      	ldr	r3, [r7, #20]
 800d1ec:	4413      	add	r3, r2
 800d1ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d1f2:	691b      	ldr	r3, [r3, #16]
 800d1f4:	693a      	ldr	r2, [r7, #16]
 800d1f6:	0151      	lsls	r1, r2, #5
 800d1f8:	697a      	ldr	r2, [r7, #20]
 800d1fa:	440a      	add	r2, r1
 800d1fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d200:	0cdb      	lsrs	r3, r3, #19
 800d202:	04db      	lsls	r3, r3, #19
 800d204:	6113      	str	r3, [r2, #16]
 800d206:	e04e      	b.n	800d2a6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d208:	693b      	ldr	r3, [r7, #16]
 800d20a:	015a      	lsls	r2, r3, #5
 800d20c:	697b      	ldr	r3, [r7, #20]
 800d20e:	4413      	add	r3, r2
 800d210:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d214:	691b      	ldr	r3, [r3, #16]
 800d216:	693a      	ldr	r2, [r7, #16]
 800d218:	0151      	lsls	r1, r2, #5
 800d21a:	697a      	ldr	r2, [r7, #20]
 800d21c:	440a      	add	r2, r1
 800d21e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d222:	0cdb      	lsrs	r3, r3, #19
 800d224:	04db      	lsls	r3, r3, #19
 800d226:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d228:	693b      	ldr	r3, [r7, #16]
 800d22a:	015a      	lsls	r2, r3, #5
 800d22c:	697b      	ldr	r3, [r7, #20]
 800d22e:	4413      	add	r3, r2
 800d230:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d234:	691b      	ldr	r3, [r3, #16]
 800d236:	693a      	ldr	r2, [r7, #16]
 800d238:	0151      	lsls	r1, r2, #5
 800d23a:	697a      	ldr	r2, [r7, #20]
 800d23c:	440a      	add	r2, r1
 800d23e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d242:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d246:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d24a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800d24c:	68bb      	ldr	r3, [r7, #8]
 800d24e:	695a      	ldr	r2, [r3, #20]
 800d250:	68bb      	ldr	r3, [r7, #8]
 800d252:	689b      	ldr	r3, [r3, #8]
 800d254:	429a      	cmp	r2, r3
 800d256:	d903      	bls.n	800d260 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800d258:	68bb      	ldr	r3, [r7, #8]
 800d25a:	689a      	ldr	r2, [r3, #8]
 800d25c:	68bb      	ldr	r3, [r7, #8]
 800d25e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d260:	693b      	ldr	r3, [r7, #16]
 800d262:	015a      	lsls	r2, r3, #5
 800d264:	697b      	ldr	r3, [r7, #20]
 800d266:	4413      	add	r3, r2
 800d268:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d26c:	691b      	ldr	r3, [r3, #16]
 800d26e:	693a      	ldr	r2, [r7, #16]
 800d270:	0151      	lsls	r1, r2, #5
 800d272:	697a      	ldr	r2, [r7, #20]
 800d274:	440a      	add	r2, r1
 800d276:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d27a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d27e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d280:	693b      	ldr	r3, [r7, #16]
 800d282:	015a      	lsls	r2, r3, #5
 800d284:	697b      	ldr	r3, [r7, #20]
 800d286:	4413      	add	r3, r2
 800d288:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d28c:	691a      	ldr	r2, [r3, #16]
 800d28e:	68bb      	ldr	r3, [r7, #8]
 800d290:	695b      	ldr	r3, [r3, #20]
 800d292:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d296:	6939      	ldr	r1, [r7, #16]
 800d298:	0148      	lsls	r0, r1, #5
 800d29a:	6979      	ldr	r1, [r7, #20]
 800d29c:	4401      	add	r1, r0
 800d29e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800d2a2:	4313      	orrs	r3, r2
 800d2a4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d2a6:	79fb      	ldrb	r3, [r7, #7]
 800d2a8:	2b01      	cmp	r3, #1
 800d2aa:	d11e      	bne.n	800d2ea <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800d2ac:	68bb      	ldr	r3, [r7, #8]
 800d2ae:	691b      	ldr	r3, [r3, #16]
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d009      	beq.n	800d2c8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800d2b4:	693b      	ldr	r3, [r7, #16]
 800d2b6:	015a      	lsls	r2, r3, #5
 800d2b8:	697b      	ldr	r3, [r7, #20]
 800d2ba:	4413      	add	r3, r2
 800d2bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2c0:	461a      	mov	r2, r3
 800d2c2:	68bb      	ldr	r3, [r7, #8]
 800d2c4:	691b      	ldr	r3, [r3, #16]
 800d2c6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d2c8:	693b      	ldr	r3, [r7, #16]
 800d2ca:	015a      	lsls	r2, r3, #5
 800d2cc:	697b      	ldr	r3, [r7, #20]
 800d2ce:	4413      	add	r3, r2
 800d2d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	693a      	ldr	r2, [r7, #16]
 800d2d8:	0151      	lsls	r1, r2, #5
 800d2da:	697a      	ldr	r2, [r7, #20]
 800d2dc:	440a      	add	r2, r1
 800d2de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d2e2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d2e6:	6013      	str	r3, [r2, #0]
 800d2e8:	e092      	b.n	800d410 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d2ea:	693b      	ldr	r3, [r7, #16]
 800d2ec:	015a      	lsls	r2, r3, #5
 800d2ee:	697b      	ldr	r3, [r7, #20]
 800d2f0:	4413      	add	r3, r2
 800d2f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	693a      	ldr	r2, [r7, #16]
 800d2fa:	0151      	lsls	r1, r2, #5
 800d2fc:	697a      	ldr	r2, [r7, #20]
 800d2fe:	440a      	add	r2, r1
 800d300:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d304:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d308:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800d30a:	68bb      	ldr	r3, [r7, #8]
 800d30c:	695b      	ldr	r3, [r3, #20]
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d07e      	beq.n	800d410 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d312:	697b      	ldr	r3, [r7, #20]
 800d314:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d318:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d31a:	68bb      	ldr	r3, [r7, #8]
 800d31c:	781b      	ldrb	r3, [r3, #0]
 800d31e:	f003 030f 	and.w	r3, r3, #15
 800d322:	2101      	movs	r1, #1
 800d324:	fa01 f303 	lsl.w	r3, r1, r3
 800d328:	6979      	ldr	r1, [r7, #20]
 800d32a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d32e:	4313      	orrs	r3, r2
 800d330:	634b      	str	r3, [r1, #52]	; 0x34
 800d332:	e06d      	b.n	800d410 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d334:	693b      	ldr	r3, [r7, #16]
 800d336:	015a      	lsls	r2, r3, #5
 800d338:	697b      	ldr	r3, [r7, #20]
 800d33a:	4413      	add	r3, r2
 800d33c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d340:	691b      	ldr	r3, [r3, #16]
 800d342:	693a      	ldr	r2, [r7, #16]
 800d344:	0151      	lsls	r1, r2, #5
 800d346:	697a      	ldr	r2, [r7, #20]
 800d348:	440a      	add	r2, r1
 800d34a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d34e:	0cdb      	lsrs	r3, r3, #19
 800d350:	04db      	lsls	r3, r3, #19
 800d352:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d354:	693b      	ldr	r3, [r7, #16]
 800d356:	015a      	lsls	r2, r3, #5
 800d358:	697b      	ldr	r3, [r7, #20]
 800d35a:	4413      	add	r3, r2
 800d35c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d360:	691b      	ldr	r3, [r3, #16]
 800d362:	693a      	ldr	r2, [r7, #16]
 800d364:	0151      	lsls	r1, r2, #5
 800d366:	697a      	ldr	r2, [r7, #20]
 800d368:	440a      	add	r2, r1
 800d36a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d36e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d372:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d376:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800d378:	68bb      	ldr	r3, [r7, #8]
 800d37a:	695b      	ldr	r3, [r3, #20]
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d003      	beq.n	800d388 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800d380:	68bb      	ldr	r3, [r7, #8]
 800d382:	689a      	ldr	r2, [r3, #8]
 800d384:	68bb      	ldr	r3, [r7, #8]
 800d386:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d388:	693b      	ldr	r3, [r7, #16]
 800d38a:	015a      	lsls	r2, r3, #5
 800d38c:	697b      	ldr	r3, [r7, #20]
 800d38e:	4413      	add	r3, r2
 800d390:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d394:	691b      	ldr	r3, [r3, #16]
 800d396:	693a      	ldr	r2, [r7, #16]
 800d398:	0151      	lsls	r1, r2, #5
 800d39a:	697a      	ldr	r2, [r7, #20]
 800d39c:	440a      	add	r2, r1
 800d39e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d3a2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d3a6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800d3a8:	693b      	ldr	r3, [r7, #16]
 800d3aa:	015a      	lsls	r2, r3, #5
 800d3ac:	697b      	ldr	r3, [r7, #20]
 800d3ae:	4413      	add	r3, r2
 800d3b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d3b4:	691a      	ldr	r2, [r3, #16]
 800d3b6:	68bb      	ldr	r3, [r7, #8]
 800d3b8:	689b      	ldr	r3, [r3, #8]
 800d3ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d3be:	6939      	ldr	r1, [r7, #16]
 800d3c0:	0148      	lsls	r0, r1, #5
 800d3c2:	6979      	ldr	r1, [r7, #20]
 800d3c4:	4401      	add	r1, r0
 800d3c6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d3ca:	4313      	orrs	r3, r2
 800d3cc:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800d3ce:	79fb      	ldrb	r3, [r7, #7]
 800d3d0:	2b01      	cmp	r3, #1
 800d3d2:	d10d      	bne.n	800d3f0 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d3d4:	68bb      	ldr	r3, [r7, #8]
 800d3d6:	68db      	ldr	r3, [r3, #12]
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d009      	beq.n	800d3f0 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d3dc:	68bb      	ldr	r3, [r7, #8]
 800d3de:	68d9      	ldr	r1, [r3, #12]
 800d3e0:	693b      	ldr	r3, [r7, #16]
 800d3e2:	015a      	lsls	r2, r3, #5
 800d3e4:	697b      	ldr	r3, [r7, #20]
 800d3e6:	4413      	add	r3, r2
 800d3e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d3ec:	460a      	mov	r2, r1
 800d3ee:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d3f0:	693b      	ldr	r3, [r7, #16]
 800d3f2:	015a      	lsls	r2, r3, #5
 800d3f4:	697b      	ldr	r3, [r7, #20]
 800d3f6:	4413      	add	r3, r2
 800d3f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	693a      	ldr	r2, [r7, #16]
 800d400:	0151      	lsls	r1, r2, #5
 800d402:	697a      	ldr	r2, [r7, #20]
 800d404:	440a      	add	r2, r1
 800d406:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d40a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d40e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d410:	2300      	movs	r3, #0
}
 800d412:	4618      	mov	r0, r3
 800d414:	371c      	adds	r7, #28
 800d416:	46bd      	mov	sp, r7
 800d418:	bc80      	pop	{r7}
 800d41a:	4770      	bx	lr

0800d41c <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800d41c:	b480      	push	{r7}
 800d41e:	b089      	sub	sp, #36	; 0x24
 800d420:	af00      	add	r7, sp, #0
 800d422:	60f8      	str	r0, [r7, #12]
 800d424:	60b9      	str	r1, [r7, #8]
 800d426:	4611      	mov	r1, r2
 800d428:	461a      	mov	r2, r3
 800d42a:	460b      	mov	r3, r1
 800d42c:	71fb      	strb	r3, [r7, #7]
 800d42e:	4613      	mov	r3, r2
 800d430:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800d436:	68bb      	ldr	r3, [r7, #8]
 800d438:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800d43a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d11a      	bne.n	800d478 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800d442:	88bb      	ldrh	r3, [r7, #4]
 800d444:	3303      	adds	r3, #3
 800d446:	089b      	lsrs	r3, r3, #2
 800d448:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800d44a:	2300      	movs	r3, #0
 800d44c:	61bb      	str	r3, [r7, #24]
 800d44e:	e00f      	b.n	800d470 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d450:	79fb      	ldrb	r3, [r7, #7]
 800d452:	031a      	lsls	r2, r3, #12
 800d454:	697b      	ldr	r3, [r7, #20]
 800d456:	4413      	add	r3, r2
 800d458:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d45c:	461a      	mov	r2, r3
 800d45e:	69fb      	ldr	r3, [r7, #28]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	6013      	str	r3, [r2, #0]
      pSrc++;
 800d464:	69fb      	ldr	r3, [r7, #28]
 800d466:	3304      	adds	r3, #4
 800d468:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800d46a:	69bb      	ldr	r3, [r7, #24]
 800d46c:	3301      	adds	r3, #1
 800d46e:	61bb      	str	r3, [r7, #24]
 800d470:	69ba      	ldr	r2, [r7, #24]
 800d472:	693b      	ldr	r3, [r7, #16]
 800d474:	429a      	cmp	r2, r3
 800d476:	d3eb      	bcc.n	800d450 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800d478:	2300      	movs	r3, #0
}
 800d47a:	4618      	mov	r0, r3
 800d47c:	3724      	adds	r7, #36	; 0x24
 800d47e:	46bd      	mov	sp, r7
 800d480:	bc80      	pop	{r7}
 800d482:	4770      	bx	lr

0800d484 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800d484:	b480      	push	{r7}
 800d486:	b089      	sub	sp, #36	; 0x24
 800d488:	af00      	add	r7, sp, #0
 800d48a:	60f8      	str	r0, [r7, #12]
 800d48c:	60b9      	str	r1, [r7, #8]
 800d48e:	4613      	mov	r3, r2
 800d490:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800d496:	68bb      	ldr	r3, [r7, #8]
 800d498:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800d49a:	88fb      	ldrh	r3, [r7, #6]
 800d49c:	3303      	adds	r3, #3
 800d49e:	089b      	lsrs	r3, r3, #2
 800d4a0:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800d4a2:	2300      	movs	r3, #0
 800d4a4:	61bb      	str	r3, [r7, #24]
 800d4a6:	e00b      	b.n	800d4c0 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d4a8:	697b      	ldr	r3, [r7, #20]
 800d4aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d4ae:	681a      	ldr	r2, [r3, #0]
 800d4b0:	69fb      	ldr	r3, [r7, #28]
 800d4b2:	601a      	str	r2, [r3, #0]
    pDest++;
 800d4b4:	69fb      	ldr	r3, [r7, #28]
 800d4b6:	3304      	adds	r3, #4
 800d4b8:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800d4ba:	69bb      	ldr	r3, [r7, #24]
 800d4bc:	3301      	adds	r3, #1
 800d4be:	61bb      	str	r3, [r7, #24]
 800d4c0:	69ba      	ldr	r2, [r7, #24]
 800d4c2:	693b      	ldr	r3, [r7, #16]
 800d4c4:	429a      	cmp	r2, r3
 800d4c6:	d3ef      	bcc.n	800d4a8 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800d4c8:	69fb      	ldr	r3, [r7, #28]
}
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	3724      	adds	r7, #36	; 0x24
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	bc80      	pop	{r7}
 800d4d2:	4770      	bx	lr

0800d4d4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d4d4:	b480      	push	{r7}
 800d4d6:	b085      	sub	sp, #20
 800d4d8:	af00      	add	r7, sp, #0
 800d4da:	6078      	str	r0, [r7, #4]
 800d4dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d4e2:	683b      	ldr	r3, [r7, #0]
 800d4e4:	781b      	ldrb	r3, [r3, #0]
 800d4e6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d4e8:	683b      	ldr	r3, [r7, #0]
 800d4ea:	785b      	ldrb	r3, [r3, #1]
 800d4ec:	2b01      	cmp	r3, #1
 800d4ee:	d12c      	bne.n	800d54a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d4f0:	68bb      	ldr	r3, [r7, #8]
 800d4f2:	015a      	lsls	r2, r3, #5
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	4413      	add	r3, r2
 800d4f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	db12      	blt.n	800d528 <USB_EPSetStall+0x54>
 800d502:	68bb      	ldr	r3, [r7, #8]
 800d504:	2b00      	cmp	r3, #0
 800d506:	d00f      	beq.n	800d528 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800d508:	68bb      	ldr	r3, [r7, #8]
 800d50a:	015a      	lsls	r2, r3, #5
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	4413      	add	r3, r2
 800d510:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	68ba      	ldr	r2, [r7, #8]
 800d518:	0151      	lsls	r1, r2, #5
 800d51a:	68fa      	ldr	r2, [r7, #12]
 800d51c:	440a      	add	r2, r1
 800d51e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d522:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d526:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d528:	68bb      	ldr	r3, [r7, #8]
 800d52a:	015a      	lsls	r2, r3, #5
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	4413      	add	r3, r2
 800d530:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	68ba      	ldr	r2, [r7, #8]
 800d538:	0151      	lsls	r1, r2, #5
 800d53a:	68fa      	ldr	r2, [r7, #12]
 800d53c:	440a      	add	r2, r1
 800d53e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d542:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d546:	6013      	str	r3, [r2, #0]
 800d548:	e02b      	b.n	800d5a2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d54a:	68bb      	ldr	r3, [r7, #8]
 800d54c:	015a      	lsls	r2, r3, #5
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	4413      	add	r3, r2
 800d552:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	2b00      	cmp	r3, #0
 800d55a:	db12      	blt.n	800d582 <USB_EPSetStall+0xae>
 800d55c:	68bb      	ldr	r3, [r7, #8]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d00f      	beq.n	800d582 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800d562:	68bb      	ldr	r3, [r7, #8]
 800d564:	015a      	lsls	r2, r3, #5
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	4413      	add	r3, r2
 800d56a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	68ba      	ldr	r2, [r7, #8]
 800d572:	0151      	lsls	r1, r2, #5
 800d574:	68fa      	ldr	r2, [r7, #12]
 800d576:	440a      	add	r2, r1
 800d578:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d57c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d580:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800d582:	68bb      	ldr	r3, [r7, #8]
 800d584:	015a      	lsls	r2, r3, #5
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	4413      	add	r3, r2
 800d58a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	68ba      	ldr	r2, [r7, #8]
 800d592:	0151      	lsls	r1, r2, #5
 800d594:	68fa      	ldr	r2, [r7, #12]
 800d596:	440a      	add	r2, r1
 800d598:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d59c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d5a0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d5a2:	2300      	movs	r3, #0
}
 800d5a4:	4618      	mov	r0, r3
 800d5a6:	3714      	adds	r7, #20
 800d5a8:	46bd      	mov	sp, r7
 800d5aa:	bc80      	pop	{r7}
 800d5ac:	4770      	bx	lr

0800d5ae <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d5ae:	b480      	push	{r7}
 800d5b0:	b085      	sub	sp, #20
 800d5b2:	af00      	add	r7, sp, #0
 800d5b4:	6078      	str	r0, [r7, #4]
 800d5b6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d5bc:	683b      	ldr	r3, [r7, #0]
 800d5be:	781b      	ldrb	r3, [r3, #0]
 800d5c0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d5c2:	683b      	ldr	r3, [r7, #0]
 800d5c4:	785b      	ldrb	r3, [r3, #1]
 800d5c6:	2b01      	cmp	r3, #1
 800d5c8:	d128      	bne.n	800d61c <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d5ca:	68bb      	ldr	r3, [r7, #8]
 800d5cc:	015a      	lsls	r2, r3, #5
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	4413      	add	r3, r2
 800d5d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	68ba      	ldr	r2, [r7, #8]
 800d5da:	0151      	lsls	r1, r2, #5
 800d5dc:	68fa      	ldr	r2, [r7, #12]
 800d5de:	440a      	add	r2, r1
 800d5e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d5e4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d5e8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d5ea:	683b      	ldr	r3, [r7, #0]
 800d5ec:	78db      	ldrb	r3, [r3, #3]
 800d5ee:	2b03      	cmp	r3, #3
 800d5f0:	d003      	beq.n	800d5fa <USB_EPClearStall+0x4c>
 800d5f2:	683b      	ldr	r3, [r7, #0]
 800d5f4:	78db      	ldrb	r3, [r3, #3]
 800d5f6:	2b02      	cmp	r3, #2
 800d5f8:	d138      	bne.n	800d66c <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d5fa:	68bb      	ldr	r3, [r7, #8]
 800d5fc:	015a      	lsls	r2, r3, #5
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	4413      	add	r3, r2
 800d602:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	68ba      	ldr	r2, [r7, #8]
 800d60a:	0151      	lsls	r1, r2, #5
 800d60c:	68fa      	ldr	r2, [r7, #12]
 800d60e:	440a      	add	r2, r1
 800d610:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d618:	6013      	str	r3, [r2, #0]
 800d61a:	e027      	b.n	800d66c <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d61c:	68bb      	ldr	r3, [r7, #8]
 800d61e:	015a      	lsls	r2, r3, #5
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	4413      	add	r3, r2
 800d624:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	68ba      	ldr	r2, [r7, #8]
 800d62c:	0151      	lsls	r1, r2, #5
 800d62e:	68fa      	ldr	r2, [r7, #12]
 800d630:	440a      	add	r2, r1
 800d632:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d636:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d63a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d63c:	683b      	ldr	r3, [r7, #0]
 800d63e:	78db      	ldrb	r3, [r3, #3]
 800d640:	2b03      	cmp	r3, #3
 800d642:	d003      	beq.n	800d64c <USB_EPClearStall+0x9e>
 800d644:	683b      	ldr	r3, [r7, #0]
 800d646:	78db      	ldrb	r3, [r3, #3]
 800d648:	2b02      	cmp	r3, #2
 800d64a:	d10f      	bne.n	800d66c <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d64c:	68bb      	ldr	r3, [r7, #8]
 800d64e:	015a      	lsls	r2, r3, #5
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	4413      	add	r3, r2
 800d654:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	68ba      	ldr	r2, [r7, #8]
 800d65c:	0151      	lsls	r1, r2, #5
 800d65e:	68fa      	ldr	r2, [r7, #12]
 800d660:	440a      	add	r2, r1
 800d662:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d666:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d66a:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800d66c:	2300      	movs	r3, #0
}
 800d66e:	4618      	mov	r0, r3
 800d670:	3714      	adds	r7, #20
 800d672:	46bd      	mov	sp, r7
 800d674:	bc80      	pop	{r7}
 800d676:	4770      	bx	lr

0800d678 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800d678:	b480      	push	{r7}
 800d67a:	b085      	sub	sp, #20
 800d67c:	af00      	add	r7, sp, #0
 800d67e:	6078      	str	r0, [r7, #4]
 800d680:	460b      	mov	r3, r1
 800d682:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	68fa      	ldr	r2, [r7, #12]
 800d692:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d696:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800d69a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d6a2:	681a      	ldr	r2, [r3, #0]
 800d6a4:	78fb      	ldrb	r3, [r7, #3]
 800d6a6:	011b      	lsls	r3, r3, #4
 800d6a8:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800d6ac:	68f9      	ldr	r1, [r7, #12]
 800d6ae:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d6b2:	4313      	orrs	r3, r2
 800d6b4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800d6b6:	2300      	movs	r3, #0
}
 800d6b8:	4618      	mov	r0, r3
 800d6ba:	3714      	adds	r7, #20
 800d6bc:	46bd      	mov	sp, r7
 800d6be:	bc80      	pop	{r7}
 800d6c0:	4770      	bx	lr

0800d6c2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d6c2:	b580      	push	{r7, lr}
 800d6c4:	b084      	sub	sp, #16
 800d6c6:	af00      	add	r7, sp, #0
 800d6c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d6d4:	685b      	ldr	r3, [r3, #4]
 800d6d6:	68fa      	ldr	r2, [r7, #12]
 800d6d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d6dc:	f023 0302 	bic.w	r3, r3, #2
 800d6e0:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800d6e2:	2003      	movs	r0, #3
 800d6e4:	f7f5 fe40 	bl	8003368 <HAL_Delay>

  return HAL_OK;
 800d6e8:	2300      	movs	r3, #0
}
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	3710      	adds	r7, #16
 800d6ee:	46bd      	mov	sp, r7
 800d6f0:	bd80      	pop	{r7, pc}

0800d6f2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d6f2:	b580      	push	{r7, lr}
 800d6f4:	b084      	sub	sp, #16
 800d6f6:	af00      	add	r7, sp, #0
 800d6f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d704:	685b      	ldr	r3, [r3, #4]
 800d706:	68fa      	ldr	r2, [r7, #12]
 800d708:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d70c:	f043 0302 	orr.w	r3, r3, #2
 800d710:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800d712:	2003      	movs	r0, #3
 800d714:	f7f5 fe28 	bl	8003368 <HAL_Delay>

  return HAL_OK;
 800d718:	2300      	movs	r3, #0
}
 800d71a:	4618      	mov	r0, r3
 800d71c:	3710      	adds	r7, #16
 800d71e:	46bd      	mov	sp, r7
 800d720:	bd80      	pop	{r7, pc}

0800d722 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800d722:	b480      	push	{r7}
 800d724:	b085      	sub	sp, #20
 800d726:	af00      	add	r7, sp, #0
 800d728:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	695b      	ldr	r3, [r3, #20]
 800d72e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	699b      	ldr	r3, [r3, #24]
 800d734:	68fa      	ldr	r2, [r7, #12]
 800d736:	4013      	ands	r3, r2
 800d738:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d73a:	68fb      	ldr	r3, [r7, #12]
}
 800d73c:	4618      	mov	r0, r3
 800d73e:	3714      	adds	r7, #20
 800d740:	46bd      	mov	sp, r7
 800d742:	bc80      	pop	{r7}
 800d744:	4770      	bx	lr

0800d746 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d746:	b480      	push	{r7}
 800d748:	b085      	sub	sp, #20
 800d74a:	af00      	add	r7, sp, #0
 800d74c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d752:	68fb      	ldr	r3, [r7, #12]
 800d754:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d758:	699b      	ldr	r3, [r3, #24]
 800d75a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d75c:	68fb      	ldr	r3, [r7, #12]
 800d75e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d762:	69db      	ldr	r3, [r3, #28]
 800d764:	68ba      	ldr	r2, [r7, #8]
 800d766:	4013      	ands	r3, r2
 800d768:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d76a:	68bb      	ldr	r3, [r7, #8]
 800d76c:	0c1b      	lsrs	r3, r3, #16
}
 800d76e:	4618      	mov	r0, r3
 800d770:	3714      	adds	r7, #20
 800d772:	46bd      	mov	sp, r7
 800d774:	bc80      	pop	{r7}
 800d776:	4770      	bx	lr

0800d778 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d778:	b480      	push	{r7}
 800d77a:	b085      	sub	sp, #20
 800d77c:	af00      	add	r7, sp, #0
 800d77e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d78a:	699b      	ldr	r3, [r3, #24]
 800d78c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d794:	69db      	ldr	r3, [r3, #28]
 800d796:	68ba      	ldr	r2, [r7, #8]
 800d798:	4013      	ands	r3, r2
 800d79a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d79c:	68bb      	ldr	r3, [r7, #8]
 800d79e:	b29b      	uxth	r3, r3
}
 800d7a0:	4618      	mov	r0, r3
 800d7a2:	3714      	adds	r7, #20
 800d7a4:	46bd      	mov	sp, r7
 800d7a6:	bc80      	pop	{r7}
 800d7a8:	4770      	bx	lr

0800d7aa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d7aa:	b480      	push	{r7}
 800d7ac:	b085      	sub	sp, #20
 800d7ae:	af00      	add	r7, sp, #0
 800d7b0:	6078      	str	r0, [r7, #4]
 800d7b2:	460b      	mov	r3, r1
 800d7b4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d7ba:	78fb      	ldrb	r3, [r7, #3]
 800d7bc:	015a      	lsls	r2, r3, #5
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	4413      	add	r3, r2
 800d7c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d7c6:	689b      	ldr	r3, [r3, #8]
 800d7c8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d7d0:	695b      	ldr	r3, [r3, #20]
 800d7d2:	68ba      	ldr	r2, [r7, #8]
 800d7d4:	4013      	ands	r3, r2
 800d7d6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d7d8:	68bb      	ldr	r3, [r7, #8]
}
 800d7da:	4618      	mov	r0, r3
 800d7dc:	3714      	adds	r7, #20
 800d7de:	46bd      	mov	sp, r7
 800d7e0:	bc80      	pop	{r7}
 800d7e2:	4770      	bx	lr

0800d7e4 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d7e4:	b480      	push	{r7}
 800d7e6:	b087      	sub	sp, #28
 800d7e8:	af00      	add	r7, sp, #0
 800d7ea:	6078      	str	r0, [r7, #4]
 800d7ec:	460b      	mov	r3, r1
 800d7ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d7f4:	697b      	ldr	r3, [r7, #20]
 800d7f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d7fa:	691b      	ldr	r3, [r3, #16]
 800d7fc:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d7fe:	697b      	ldr	r3, [r7, #20]
 800d800:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d804:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d806:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d808:	78fb      	ldrb	r3, [r7, #3]
 800d80a:	f003 030f 	and.w	r3, r3, #15
 800d80e:	68fa      	ldr	r2, [r7, #12]
 800d810:	fa22 f303 	lsr.w	r3, r2, r3
 800d814:	01db      	lsls	r3, r3, #7
 800d816:	b2db      	uxtb	r3, r3
 800d818:	693a      	ldr	r2, [r7, #16]
 800d81a:	4313      	orrs	r3, r2
 800d81c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d81e:	78fb      	ldrb	r3, [r7, #3]
 800d820:	015a      	lsls	r2, r3, #5
 800d822:	697b      	ldr	r3, [r7, #20]
 800d824:	4413      	add	r3, r2
 800d826:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d82a:	689b      	ldr	r3, [r3, #8]
 800d82c:	693a      	ldr	r2, [r7, #16]
 800d82e:	4013      	ands	r3, r2
 800d830:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d832:	68bb      	ldr	r3, [r7, #8]
}
 800d834:	4618      	mov	r0, r3
 800d836:	371c      	adds	r7, #28
 800d838:	46bd      	mov	sp, r7
 800d83a:	bc80      	pop	{r7}
 800d83c:	4770      	bx	lr

0800d83e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800d83e:	b480      	push	{r7}
 800d840:	b083      	sub	sp, #12
 800d842:	af00      	add	r7, sp, #0
 800d844:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	695b      	ldr	r3, [r3, #20]
 800d84a:	f003 0301 	and.w	r3, r3, #1
}
 800d84e:	4618      	mov	r0, r3
 800d850:	370c      	adds	r7, #12
 800d852:	46bd      	mov	sp, r7
 800d854:	bc80      	pop	{r7}
 800d856:	4770      	bx	lr

0800d858 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800d858:	b480      	push	{r7}
 800d85a:	b085      	sub	sp, #20
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	68fa      	ldr	r2, [r7, #12]
 800d86e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d872:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800d876:	f023 0307 	bic.w	r3, r3, #7
 800d87a:	6013      	str	r3, [r2, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d882:	689b      	ldr	r3, [r3, #8]
 800d884:	f003 0306 	and.w	r3, r3, #6
 800d888:	2b04      	cmp	r3, #4
 800d88a:	d109      	bne.n	800d8a0 <USB_ActivateSetup+0x48>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	68fa      	ldr	r2, [r7, #12]
 800d896:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d89a:	f043 0303 	orr.w	r3, r3, #3
 800d89e:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d8a6:	685b      	ldr	r3, [r3, #4]
 800d8a8:	68fa      	ldr	r2, [r7, #12]
 800d8aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d8ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d8b2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d8b4:	2300      	movs	r3, #0
}
 800d8b6:	4618      	mov	r0, r3
 800d8b8:	3714      	adds	r7, #20
 800d8ba:	46bd      	mov	sp, r7
 800d8bc:	bc80      	pop	{r7}
 800d8be:	4770      	bx	lr

0800d8c0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800d8c0:	b480      	push	{r7}
 800d8c2:	b087      	sub	sp, #28
 800d8c4:	af00      	add	r7, sp, #0
 800d8c6:	60f8      	str	r0, [r7, #12]
 800d8c8:	460b      	mov	r3, r1
 800d8ca:	607a      	str	r2, [r7, #4]
 800d8cc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	333c      	adds	r3, #60	; 0x3c
 800d8d6:	3304      	adds	r3, #4
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d8dc:	693b      	ldr	r3, [r7, #16]
 800d8de:	4a25      	ldr	r2, [pc, #148]	; (800d974 <USB_EP0_OutStart+0xb4>)
 800d8e0:	4293      	cmp	r3, r2
 800d8e2:	d90a      	bls.n	800d8fa <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d8e4:	697b      	ldr	r3, [r7, #20]
 800d8e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d8f0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d8f4:	d101      	bne.n	800d8fa <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800d8f6:	2300      	movs	r3, #0
 800d8f8:	e037      	b.n	800d96a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d8fa:	697b      	ldr	r3, [r7, #20]
 800d8fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d900:	461a      	mov	r2, r3
 800d902:	2300      	movs	r3, #0
 800d904:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d906:	697b      	ldr	r3, [r7, #20]
 800d908:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d90c:	691b      	ldr	r3, [r3, #16]
 800d90e:	697a      	ldr	r2, [r7, #20]
 800d910:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d914:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d918:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d91a:	697b      	ldr	r3, [r7, #20]
 800d91c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d920:	691b      	ldr	r3, [r3, #16]
 800d922:	697a      	ldr	r2, [r7, #20]
 800d924:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d928:	f043 0318 	orr.w	r3, r3, #24
 800d92c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d92e:	697b      	ldr	r3, [r7, #20]
 800d930:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d934:	691b      	ldr	r3, [r3, #16]
 800d936:	697a      	ldr	r2, [r7, #20]
 800d938:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d93c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800d940:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800d942:	7afb      	ldrb	r3, [r7, #11]
 800d944:	2b01      	cmp	r3, #1
 800d946:	d10f      	bne.n	800d968 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800d948:	697b      	ldr	r3, [r7, #20]
 800d94a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d94e:	461a      	mov	r2, r3
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d954:	697b      	ldr	r3, [r7, #20]
 800d956:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	697a      	ldr	r2, [r7, #20]
 800d95e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d962:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800d966:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d968:	2300      	movs	r3, #0
}
 800d96a:	4618      	mov	r0, r3
 800d96c:	371c      	adds	r7, #28
 800d96e:	46bd      	mov	sp, r7
 800d970:	bc80      	pop	{r7}
 800d972:	4770      	bx	lr
 800d974:	4f54300a 	.word	0x4f54300a

0800d978 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d978:	b480      	push	{r7}
 800d97a:	b085      	sub	sp, #20
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800d980:	2300      	movs	r3, #0
 800d982:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800d984:	68fb      	ldr	r3, [r7, #12]
 800d986:	3301      	adds	r3, #1
 800d988:	60fb      	str	r3, [r7, #12]
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	4a12      	ldr	r2, [pc, #72]	; (800d9d8 <USB_CoreReset+0x60>)
 800d98e:	4293      	cmp	r3, r2
 800d990:	d901      	bls.n	800d996 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d992:	2303      	movs	r3, #3
 800d994:	e01b      	b.n	800d9ce <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	691b      	ldr	r3, [r3, #16]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	daf2      	bge.n	800d984 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800d99e:	2300      	movs	r3, #0
 800d9a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	691b      	ldr	r3, [r3, #16]
 800d9a6:	f043 0201 	orr.w	r2, r3, #1
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	3301      	adds	r3, #1
 800d9b2:	60fb      	str	r3, [r7, #12]
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	4a08      	ldr	r2, [pc, #32]	; (800d9d8 <USB_CoreReset+0x60>)
 800d9b8:	4293      	cmp	r3, r2
 800d9ba:	d901      	bls.n	800d9c0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800d9bc:	2303      	movs	r3, #3
 800d9be:	e006      	b.n	800d9ce <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	691b      	ldr	r3, [r3, #16]
 800d9c4:	f003 0301 	and.w	r3, r3, #1
 800d9c8:	2b01      	cmp	r3, #1
 800d9ca:	d0f0      	beq.n	800d9ae <USB_CoreReset+0x36>

  return HAL_OK;
 800d9cc:	2300      	movs	r3, #0
}
 800d9ce:	4618      	mov	r0, r3
 800d9d0:	3714      	adds	r7, #20
 800d9d2:	46bd      	mov	sp, r7
 800d9d4:	bc80      	pop	{r7}
 800d9d6:	4770      	bx	lr
 800d9d8:	00030d40 	.word	0x00030d40

0800d9dc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800d9dc:	b580      	push	{r7, lr}
 800d9de:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800d9e0:	4904      	ldr	r1, [pc, #16]	; (800d9f4 <MX_FATFS_Init+0x18>)
 800d9e2:	4805      	ldr	r0, [pc, #20]	; (800d9f8 <MX_FATFS_Init+0x1c>)
 800d9e4:	f002 f9a0 	bl	800fd28 <FATFS_LinkDriver>
 800d9e8:	4603      	mov	r3, r0
 800d9ea:	461a      	mov	r2, r3
 800d9ec:	4b03      	ldr	r3, [pc, #12]	; (800d9fc <MX_FATFS_Init+0x20>)
 800d9ee:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800d9f0:	bf00      	nop
 800d9f2:	bd80      	pop	{r7, pc}
 800d9f4:	200009e0 	.word	0x200009e0
 800d9f8:	08019148 	.word	0x08019148
 800d9fc:	2000115c 	.word	0x2000115c

0800da00 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800da00:	b580      	push	{r7, lr}
 800da02:	b082      	sub	sp, #8
 800da04:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800da06:	2300      	movs	r3, #0
 800da08:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800da0a:	f000 f895 	bl	800db38 <BSP_SD_IsDetected>
 800da0e:	4603      	mov	r3, r0
 800da10:	2b01      	cmp	r3, #1
 800da12:	d001      	beq.n	800da18 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800da14:	2301      	movs	r3, #1
 800da16:	e012      	b.n	800da3e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800da18:	480b      	ldr	r0, [pc, #44]	; (800da48 <BSP_SD_Init+0x48>)
 800da1a:	f7fb faed 	bl	8008ff8 <HAL_SD_Init>
 800da1e:	4603      	mov	r3, r0
 800da20:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800da22:	79fb      	ldrb	r3, [r7, #7]
 800da24:	2b00      	cmp	r3, #0
 800da26:	d109      	bne.n	800da3c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800da28:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800da2c:	4806      	ldr	r0, [pc, #24]	; (800da48 <BSP_SD_Init+0x48>)
 800da2e:	f7fc f899 	bl	8009b64 <HAL_SD_ConfigWideBusOperation>
 800da32:	4603      	mov	r3, r0
 800da34:	2b00      	cmp	r3, #0
 800da36:	d001      	beq.n	800da3c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800da38:	2301      	movs	r3, #1
 800da3a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800da3c:	79fb      	ldrb	r3, [r7, #7]
}
 800da3e:	4618      	mov	r0, r3
 800da40:	3708      	adds	r7, #8
 800da42:	46bd      	mov	sp, r7
 800da44:	bd80      	pop	{r7, pc}
 800da46:	bf00      	nop
 800da48:	20000ce4 	.word	0x20000ce4

0800da4c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800da4c:	b580      	push	{r7, lr}
 800da4e:	b086      	sub	sp, #24
 800da50:	af00      	add	r7, sp, #0
 800da52:	60f8      	str	r0, [r7, #12]
 800da54:	60b9      	str	r1, [r7, #8]
 800da56:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800da58:	2300      	movs	r3, #0
 800da5a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	68ba      	ldr	r2, [r7, #8]
 800da60:	68f9      	ldr	r1, [r7, #12]
 800da62:	4806      	ldr	r0, [pc, #24]	; (800da7c <BSP_SD_ReadBlocks_DMA+0x30>)
 800da64:	f7fb fb58 	bl	8009118 <HAL_SD_ReadBlocks_DMA>
 800da68:	4603      	mov	r3, r0
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d001      	beq.n	800da72 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800da6e:	2301      	movs	r3, #1
 800da70:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800da72:	7dfb      	ldrb	r3, [r7, #23]
}
 800da74:	4618      	mov	r0, r3
 800da76:	3718      	adds	r7, #24
 800da78:	46bd      	mov	sp, r7
 800da7a:	bd80      	pop	{r7, pc}
 800da7c:	20000ce4 	.word	0x20000ce4

0800da80 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800da80:	b580      	push	{r7, lr}
 800da82:	b086      	sub	sp, #24
 800da84:	af00      	add	r7, sp, #0
 800da86:	60f8      	str	r0, [r7, #12]
 800da88:	60b9      	str	r1, [r7, #8]
 800da8a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800da8c:	2300      	movs	r3, #0
 800da8e:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	68ba      	ldr	r2, [r7, #8]
 800da94:	68f9      	ldr	r1, [r7, #12]
 800da96:	4806      	ldr	r0, [pc, #24]	; (800dab0 <BSP_SD_WriteBlocks_DMA+0x30>)
 800da98:	f7fb fc26 	bl	80092e8 <HAL_SD_WriteBlocks_DMA>
 800da9c:	4603      	mov	r3, r0
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d001      	beq.n	800daa6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800daa2:	2301      	movs	r3, #1
 800daa4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800daa6:	7dfb      	ldrb	r3, [r7, #23]
}
 800daa8:	4618      	mov	r0, r3
 800daaa:	3718      	adds	r7, #24
 800daac:	46bd      	mov	sp, r7
 800daae:	bd80      	pop	{r7, pc}
 800dab0:	20000ce4 	.word	0x20000ce4

0800dab4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800dab4:	b580      	push	{r7, lr}
 800dab6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800dab8:	4805      	ldr	r0, [pc, #20]	; (800dad0 <BSP_SD_GetCardState+0x1c>)
 800daba:	f7fc f8cf 	bl	8009c5c <HAL_SD_GetCardState>
 800dabe:	4603      	mov	r3, r0
 800dac0:	2b04      	cmp	r3, #4
 800dac2:	bf14      	ite	ne
 800dac4:	2301      	movne	r3, #1
 800dac6:	2300      	moveq	r3, #0
 800dac8:	b2db      	uxtb	r3, r3
}
 800daca:	4618      	mov	r0, r3
 800dacc:	bd80      	pop	{r7, pc}
 800dace:	bf00      	nop
 800dad0:	20000ce4 	.word	0x20000ce4

0800dad4 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800dad4:	b580      	push	{r7, lr}
 800dad6:	b082      	sub	sp, #8
 800dad8:	af00      	add	r7, sp, #0
 800dada:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800dadc:	6879      	ldr	r1, [r7, #4]
 800dade:	4803      	ldr	r0, [pc, #12]	; (800daec <BSP_SD_GetCardInfo+0x18>)
 800dae0:	f7fc f814 	bl	8009b0c <HAL_SD_GetCardInfo>
}
 800dae4:	bf00      	nop
 800dae6:	3708      	adds	r7, #8
 800dae8:	46bd      	mov	sp, r7
 800daea:	bd80      	pop	{r7, pc}
 800daec:	20000ce4 	.word	0x20000ce4

0800daf0 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800daf0:	b580      	push	{r7, lr}
 800daf2:	b082      	sub	sp, #8
 800daf4:	af00      	add	r7, sp, #0
 800daf6:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800daf8:	f000 f818 	bl	800db2c <BSP_SD_AbortCallback>
}
 800dafc:	bf00      	nop
 800dafe:	3708      	adds	r7, #8
 800db00:	46bd      	mov	sp, r7
 800db02:	bd80      	pop	{r7, pc}

0800db04 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800db04:	b580      	push	{r7, lr}
 800db06:	b082      	sub	sp, #8
 800db08:	af00      	add	r7, sp, #0
 800db0a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800db0c:	f002 fa54 	bl	800ffb8 <BSP_SD_WriteCpltCallback>
}
 800db10:	bf00      	nop
 800db12:	3708      	adds	r7, #8
 800db14:	46bd      	mov	sp, r7
 800db16:	bd80      	pop	{r7, pc}

0800db18 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800db18:	b580      	push	{r7, lr}
 800db1a:	b082      	sub	sp, #8
 800db1c:	af00      	add	r7, sp, #0
 800db1e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800db20:	f002 fa56 	bl	800ffd0 <BSP_SD_ReadCpltCallback>
}
 800db24:	bf00      	nop
 800db26:	3708      	adds	r7, #8
 800db28:	46bd      	mov	sp, r7
 800db2a:	bd80      	pop	{r7, pc}

0800db2c <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800db2c:	b480      	push	{r7}
 800db2e:	af00      	add	r7, sp, #0

}
 800db30:	bf00      	nop
 800db32:	46bd      	mov	sp, r7
 800db34:	bc80      	pop	{r7}
 800db36:	4770      	bx	lr

0800db38 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800db38:	b580      	push	{r7, lr}
 800db3a:	b082      	sub	sp, #8
 800db3c:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800db3e:	2301      	movs	r3, #1
 800db40:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800db42:	f000 f80b 	bl	800db5c <BSP_PlatformIsDetected>
 800db46:	4603      	mov	r3, r0
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d101      	bne.n	800db50 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800db4c:	2300      	movs	r3, #0
 800db4e:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800db50:	79fb      	ldrb	r3, [r7, #7]
 800db52:	b2db      	uxtb	r3, r3
}
 800db54:	4618      	mov	r0, r3
 800db56:	3708      	adds	r7, #8
 800db58:	46bd      	mov	sp, r7
 800db5a:	bd80      	pop	{r7, pc}

0800db5c <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800db5c:	b580      	push	{r7, lr}
 800db5e:	b082      	sub	sp, #8
 800db60:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800db62:	2301      	movs	r3, #1
 800db64:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800db66:	2104      	movs	r1, #4
 800db68:	4806      	ldr	r0, [pc, #24]	; (800db84 <BSP_PlatformIsDetected+0x28>)
 800db6a:	f7f9 fc0d 	bl	8007388 <HAL_GPIO_ReadPin>
 800db6e:	4603      	mov	r3, r0
 800db70:	2b00      	cmp	r3, #0
 800db72:	d001      	beq.n	800db78 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800db74:	2300      	movs	r3, #0
 800db76:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800db78:	79fb      	ldrb	r3, [r7, #7]
}
 800db7a:	4618      	mov	r0, r3
 800db7c:	3708      	adds	r7, #8
 800db7e:	46bd      	mov	sp, r7
 800db80:	bd80      	pop	{r7, pc}
 800db82:	bf00      	nop
 800db84:	40021800 	.word	0x40021800

0800db88 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800db88:	b580      	push	{r7, lr}
 800db8a:	b084      	sub	sp, #16
 800db8c:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800db8e:	4b8d      	ldr	r3, [pc, #564]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800db90:	22c0      	movs	r2, #192	; 0xc0
 800db92:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800db94:	4b8b      	ldr	r3, [pc, #556]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800db96:	22a8      	movs	r2, #168	; 0xa8
 800db98:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800db9a:	4b8a      	ldr	r3, [pc, #552]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800db9c:	2201      	movs	r2, #1
 800db9e:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 230;
 800dba0:	4b88      	ldr	r3, [pc, #544]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800dba2:	22e6      	movs	r2, #230	; 0xe6
 800dba4:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800dba6:	4b88      	ldr	r3, [pc, #544]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dba8:	22ff      	movs	r2, #255	; 0xff
 800dbaa:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800dbac:	4b86      	ldr	r3, [pc, #536]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dbae:	22ff      	movs	r2, #255	; 0xff
 800dbb0:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800dbb2:	4b85      	ldr	r3, [pc, #532]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dbb4:	22ff      	movs	r2, #255	; 0xff
 800dbb6:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800dbb8:	4b83      	ldr	r3, [pc, #524]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dbba:	2200      	movs	r2, #0
 800dbbc:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800dbbe:	4b83      	ldr	r3, [pc, #524]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dbc0:	22c0      	movs	r2, #192	; 0xc0
 800dbc2:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800dbc4:	4b81      	ldr	r3, [pc, #516]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dbc6:	22a8      	movs	r2, #168	; 0xa8
 800dbc8:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800dbca:	4b80      	ldr	r3, [pc, #512]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dbcc:	2201      	movs	r2, #1
 800dbce:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800dbd0:	4b7e      	ldr	r3, [pc, #504]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dbd2:	2201      	movs	r2, #1
 800dbd4:	70da      	strb	r2, [r3, #3]

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800dbd6:	f002 fa14 	bl	8010002 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800dbda:	4b7a      	ldr	r3, [pc, #488]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800dbdc:	781b      	ldrb	r3, [r3, #0]
 800dbde:	061a      	lsls	r2, r3, #24
 800dbe0:	4b78      	ldr	r3, [pc, #480]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800dbe2:	785b      	ldrb	r3, [r3, #1]
 800dbe4:	041b      	lsls	r3, r3, #16
 800dbe6:	431a      	orrs	r2, r3
 800dbe8:	4b76      	ldr	r3, [pc, #472]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800dbea:	789b      	ldrb	r3, [r3, #2]
 800dbec:	021b      	lsls	r3, r3, #8
 800dbee:	4313      	orrs	r3, r2
 800dbf0:	4a74      	ldr	r2, [pc, #464]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800dbf2:	78d2      	ldrb	r2, [r2, #3]
 800dbf4:	4313      	orrs	r3, r2
 800dbf6:	061a      	lsls	r2, r3, #24
 800dbf8:	4b72      	ldr	r3, [pc, #456]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800dbfa:	781b      	ldrb	r3, [r3, #0]
 800dbfc:	0619      	lsls	r1, r3, #24
 800dbfe:	4b71      	ldr	r3, [pc, #452]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800dc00:	785b      	ldrb	r3, [r3, #1]
 800dc02:	041b      	lsls	r3, r3, #16
 800dc04:	4319      	orrs	r1, r3
 800dc06:	4b6f      	ldr	r3, [pc, #444]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800dc08:	789b      	ldrb	r3, [r3, #2]
 800dc0a:	021b      	lsls	r3, r3, #8
 800dc0c:	430b      	orrs	r3, r1
 800dc0e:	496d      	ldr	r1, [pc, #436]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800dc10:	78c9      	ldrb	r1, [r1, #3]
 800dc12:	430b      	orrs	r3, r1
 800dc14:	021b      	lsls	r3, r3, #8
 800dc16:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800dc1a:	431a      	orrs	r2, r3
 800dc1c:	4b69      	ldr	r3, [pc, #420]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800dc1e:	781b      	ldrb	r3, [r3, #0]
 800dc20:	0619      	lsls	r1, r3, #24
 800dc22:	4b68      	ldr	r3, [pc, #416]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800dc24:	785b      	ldrb	r3, [r3, #1]
 800dc26:	041b      	lsls	r3, r3, #16
 800dc28:	4319      	orrs	r1, r3
 800dc2a:	4b66      	ldr	r3, [pc, #408]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800dc2c:	789b      	ldrb	r3, [r3, #2]
 800dc2e:	021b      	lsls	r3, r3, #8
 800dc30:	430b      	orrs	r3, r1
 800dc32:	4964      	ldr	r1, [pc, #400]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800dc34:	78c9      	ldrb	r1, [r1, #3]
 800dc36:	430b      	orrs	r3, r1
 800dc38:	0a1b      	lsrs	r3, r3, #8
 800dc3a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800dc3e:	431a      	orrs	r2, r3
 800dc40:	4b60      	ldr	r3, [pc, #384]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800dc42:	781b      	ldrb	r3, [r3, #0]
 800dc44:	0619      	lsls	r1, r3, #24
 800dc46:	4b5f      	ldr	r3, [pc, #380]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800dc48:	785b      	ldrb	r3, [r3, #1]
 800dc4a:	041b      	lsls	r3, r3, #16
 800dc4c:	4319      	orrs	r1, r3
 800dc4e:	4b5d      	ldr	r3, [pc, #372]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800dc50:	789b      	ldrb	r3, [r3, #2]
 800dc52:	021b      	lsls	r3, r3, #8
 800dc54:	430b      	orrs	r3, r1
 800dc56:	495b      	ldr	r1, [pc, #364]	; (800ddc4 <MX_LWIP_Init+0x23c>)
 800dc58:	78c9      	ldrb	r1, [r1, #3]
 800dc5a:	430b      	orrs	r3, r1
 800dc5c:	0e1b      	lsrs	r3, r3, #24
 800dc5e:	4313      	orrs	r3, r2
 800dc60:	4a5b      	ldr	r2, [pc, #364]	; (800ddd0 <MX_LWIP_Init+0x248>)
 800dc62:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800dc64:	4b58      	ldr	r3, [pc, #352]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dc66:	781b      	ldrb	r3, [r3, #0]
 800dc68:	061a      	lsls	r2, r3, #24
 800dc6a:	4b57      	ldr	r3, [pc, #348]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dc6c:	785b      	ldrb	r3, [r3, #1]
 800dc6e:	041b      	lsls	r3, r3, #16
 800dc70:	431a      	orrs	r2, r3
 800dc72:	4b55      	ldr	r3, [pc, #340]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dc74:	789b      	ldrb	r3, [r3, #2]
 800dc76:	021b      	lsls	r3, r3, #8
 800dc78:	4313      	orrs	r3, r2
 800dc7a:	4a53      	ldr	r2, [pc, #332]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dc7c:	78d2      	ldrb	r2, [r2, #3]
 800dc7e:	4313      	orrs	r3, r2
 800dc80:	061a      	lsls	r2, r3, #24
 800dc82:	4b51      	ldr	r3, [pc, #324]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dc84:	781b      	ldrb	r3, [r3, #0]
 800dc86:	0619      	lsls	r1, r3, #24
 800dc88:	4b4f      	ldr	r3, [pc, #316]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dc8a:	785b      	ldrb	r3, [r3, #1]
 800dc8c:	041b      	lsls	r3, r3, #16
 800dc8e:	4319      	orrs	r1, r3
 800dc90:	4b4d      	ldr	r3, [pc, #308]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dc92:	789b      	ldrb	r3, [r3, #2]
 800dc94:	021b      	lsls	r3, r3, #8
 800dc96:	430b      	orrs	r3, r1
 800dc98:	494b      	ldr	r1, [pc, #300]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dc9a:	78c9      	ldrb	r1, [r1, #3]
 800dc9c:	430b      	orrs	r3, r1
 800dc9e:	021b      	lsls	r3, r3, #8
 800dca0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800dca4:	431a      	orrs	r2, r3
 800dca6:	4b48      	ldr	r3, [pc, #288]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dca8:	781b      	ldrb	r3, [r3, #0]
 800dcaa:	0619      	lsls	r1, r3, #24
 800dcac:	4b46      	ldr	r3, [pc, #280]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dcae:	785b      	ldrb	r3, [r3, #1]
 800dcb0:	041b      	lsls	r3, r3, #16
 800dcb2:	4319      	orrs	r1, r3
 800dcb4:	4b44      	ldr	r3, [pc, #272]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dcb6:	789b      	ldrb	r3, [r3, #2]
 800dcb8:	021b      	lsls	r3, r3, #8
 800dcba:	430b      	orrs	r3, r1
 800dcbc:	4942      	ldr	r1, [pc, #264]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dcbe:	78c9      	ldrb	r1, [r1, #3]
 800dcc0:	430b      	orrs	r3, r1
 800dcc2:	0a1b      	lsrs	r3, r3, #8
 800dcc4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800dcc8:	431a      	orrs	r2, r3
 800dcca:	4b3f      	ldr	r3, [pc, #252]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dccc:	781b      	ldrb	r3, [r3, #0]
 800dcce:	0619      	lsls	r1, r3, #24
 800dcd0:	4b3d      	ldr	r3, [pc, #244]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dcd2:	785b      	ldrb	r3, [r3, #1]
 800dcd4:	041b      	lsls	r3, r3, #16
 800dcd6:	4319      	orrs	r1, r3
 800dcd8:	4b3b      	ldr	r3, [pc, #236]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dcda:	789b      	ldrb	r3, [r3, #2]
 800dcdc:	021b      	lsls	r3, r3, #8
 800dcde:	430b      	orrs	r3, r1
 800dce0:	4939      	ldr	r1, [pc, #228]	; (800ddc8 <MX_LWIP_Init+0x240>)
 800dce2:	78c9      	ldrb	r1, [r1, #3]
 800dce4:	430b      	orrs	r3, r1
 800dce6:	0e1b      	lsrs	r3, r3, #24
 800dce8:	4313      	orrs	r3, r2
 800dcea:	4a3a      	ldr	r2, [pc, #232]	; (800ddd4 <MX_LWIP_Init+0x24c>)
 800dcec:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800dcee:	4b37      	ldr	r3, [pc, #220]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dcf0:	781b      	ldrb	r3, [r3, #0]
 800dcf2:	061a      	lsls	r2, r3, #24
 800dcf4:	4b35      	ldr	r3, [pc, #212]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dcf6:	785b      	ldrb	r3, [r3, #1]
 800dcf8:	041b      	lsls	r3, r3, #16
 800dcfa:	431a      	orrs	r2, r3
 800dcfc:	4b33      	ldr	r3, [pc, #204]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dcfe:	789b      	ldrb	r3, [r3, #2]
 800dd00:	021b      	lsls	r3, r3, #8
 800dd02:	4313      	orrs	r3, r2
 800dd04:	4a31      	ldr	r2, [pc, #196]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dd06:	78d2      	ldrb	r2, [r2, #3]
 800dd08:	4313      	orrs	r3, r2
 800dd0a:	061a      	lsls	r2, r3, #24
 800dd0c:	4b2f      	ldr	r3, [pc, #188]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dd0e:	781b      	ldrb	r3, [r3, #0]
 800dd10:	0619      	lsls	r1, r3, #24
 800dd12:	4b2e      	ldr	r3, [pc, #184]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dd14:	785b      	ldrb	r3, [r3, #1]
 800dd16:	041b      	lsls	r3, r3, #16
 800dd18:	4319      	orrs	r1, r3
 800dd1a:	4b2c      	ldr	r3, [pc, #176]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dd1c:	789b      	ldrb	r3, [r3, #2]
 800dd1e:	021b      	lsls	r3, r3, #8
 800dd20:	430b      	orrs	r3, r1
 800dd22:	492a      	ldr	r1, [pc, #168]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dd24:	78c9      	ldrb	r1, [r1, #3]
 800dd26:	430b      	orrs	r3, r1
 800dd28:	021b      	lsls	r3, r3, #8
 800dd2a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800dd2e:	431a      	orrs	r2, r3
 800dd30:	4b26      	ldr	r3, [pc, #152]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dd32:	781b      	ldrb	r3, [r3, #0]
 800dd34:	0619      	lsls	r1, r3, #24
 800dd36:	4b25      	ldr	r3, [pc, #148]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dd38:	785b      	ldrb	r3, [r3, #1]
 800dd3a:	041b      	lsls	r3, r3, #16
 800dd3c:	4319      	orrs	r1, r3
 800dd3e:	4b23      	ldr	r3, [pc, #140]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dd40:	789b      	ldrb	r3, [r3, #2]
 800dd42:	021b      	lsls	r3, r3, #8
 800dd44:	430b      	orrs	r3, r1
 800dd46:	4921      	ldr	r1, [pc, #132]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dd48:	78c9      	ldrb	r1, [r1, #3]
 800dd4a:	430b      	orrs	r3, r1
 800dd4c:	0a1b      	lsrs	r3, r3, #8
 800dd4e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800dd52:	431a      	orrs	r2, r3
 800dd54:	4b1d      	ldr	r3, [pc, #116]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dd56:	781b      	ldrb	r3, [r3, #0]
 800dd58:	0619      	lsls	r1, r3, #24
 800dd5a:	4b1c      	ldr	r3, [pc, #112]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dd5c:	785b      	ldrb	r3, [r3, #1]
 800dd5e:	041b      	lsls	r3, r3, #16
 800dd60:	4319      	orrs	r1, r3
 800dd62:	4b1a      	ldr	r3, [pc, #104]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dd64:	789b      	ldrb	r3, [r3, #2]
 800dd66:	021b      	lsls	r3, r3, #8
 800dd68:	430b      	orrs	r3, r1
 800dd6a:	4918      	ldr	r1, [pc, #96]	; (800ddcc <MX_LWIP_Init+0x244>)
 800dd6c:	78c9      	ldrb	r1, [r1, #3]
 800dd6e:	430b      	orrs	r3, r1
 800dd70:	0e1b      	lsrs	r3, r3, #24
 800dd72:	4313      	orrs	r3, r2
 800dd74:	4a18      	ldr	r2, [pc, #96]	; (800ddd8 <MX_LWIP_Init+0x250>)
 800dd76:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800dd78:	4b18      	ldr	r3, [pc, #96]	; (800dddc <MX_LWIP_Init+0x254>)
 800dd7a:	9302      	str	r3, [sp, #8]
 800dd7c:	4b18      	ldr	r3, [pc, #96]	; (800dde0 <MX_LWIP_Init+0x258>)
 800dd7e:	9301      	str	r3, [sp, #4]
 800dd80:	2300      	movs	r3, #0
 800dd82:	9300      	str	r3, [sp, #0]
 800dd84:	4b14      	ldr	r3, [pc, #80]	; (800ddd8 <MX_LWIP_Init+0x250>)
 800dd86:	4a13      	ldr	r2, [pc, #76]	; (800ddd4 <MX_LWIP_Init+0x24c>)
 800dd88:	4911      	ldr	r1, [pc, #68]	; (800ddd0 <MX_LWIP_Init+0x248>)
 800dd8a:	4816      	ldr	r0, [pc, #88]	; (800dde4 <MX_LWIP_Init+0x25c>)
 800dd8c:	f002 fd36 	bl	80107fc <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800dd90:	4814      	ldr	r0, [pc, #80]	; (800dde4 <MX_LWIP_Init+0x25c>)
 800dd92:	f002 fe0d 	bl	80109b0 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800dd96:	4b13      	ldr	r3, [pc, #76]	; (800dde4 <MX_LWIP_Init+0x25c>)
 800dd98:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800dd9c:	089b      	lsrs	r3, r3, #2
 800dd9e:	f003 0301 	and.w	r3, r3, #1
 800dda2:	b2db      	uxtb	r3, r3
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d003      	beq.n	800ddb0 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800dda8:	480e      	ldr	r0, [pc, #56]	; (800dde4 <MX_LWIP_Init+0x25c>)
 800ddaa:	f002 fe0f 	bl	80109cc <netif_set_up>
 800ddae:	e002      	b.n	800ddb6 <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800ddb0:	480c      	ldr	r0, [pc, #48]	; (800dde4 <MX_LWIP_Init+0x25c>)
 800ddb2:	f002 fe4f 	bl	8010a54 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800ddb6:	490c      	ldr	r1, [pc, #48]	; (800dde8 <MX_LWIP_Init+0x260>)
 800ddb8:	480a      	ldr	r0, [pc, #40]	; (800dde4 <MX_LWIP_Init+0x25c>)
 800ddba:	f002 fe6d 	bl	8010a98 <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800ddbe:	bf00      	nop
 800ddc0:	46bd      	mov	sp, r7
 800ddc2:	bd80      	pop	{r7, pc}
 800ddc4:	200015fc 	.word	0x200015fc
 800ddc8:	200015f8 	.word	0x200015f8
 800ddcc:	200015bc 	.word	0x200015bc
 800ddd0:	200015f4 	.word	0x200015f4
 800ddd4:	20001600 	.word	0x20001600
 800ddd8:	20001604 	.word	0x20001604
 800dddc:	08014181 	.word	0x08014181
 800dde0:	0800e3dd 	.word	0x0800e3dd
 800dde4:	200015c0 	.word	0x200015c0
 800dde8:	0800e449 	.word	0x0800e449

0800ddec <MX_LWIP_Process>:
 * Send it to the lwIP stack for handling
 * Handle timeouts if LWIP_TIMERS is set and without RTOS
 * Handle the llink status if LWIP_NETIF_LINK_CALLBACK is set and without RTOS
 */
void MX_LWIP_Process(void)
{
 800ddec:	b580      	push	{r7, lr}
 800ddee:	af00      	add	r7, sp, #0
/* USER CODE BEGIN 4_1 */
/* USER CODE END 4_1 */
  ethernetif_input(&gnetif);
 800ddf0:	4803      	ldr	r0, [pc, #12]	; (800de00 <MX_LWIP_Process+0x14>)
 800ddf2:	f000 fad3 	bl	800e39c <ethernetif_input>

/* USER CODE BEGIN 4_2 */
/* USER CODE END 4_2 */
  /* Handle timeouts */
  sys_check_timeouts();
 800ddf6:	f003 fcad 	bl	8011754 <sys_check_timeouts>

/* USER CODE BEGIN 4_3 */
/* USER CODE END 4_3 */
}
 800ddfa:	bf00      	nop
 800ddfc:	bd80      	pop	{r7, pc}
 800ddfe:	bf00      	nop
 800de00:	200015c0 	.word	0x200015c0

0800de04 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800de04:	b580      	push	{r7, lr}
 800de06:	b08e      	sub	sp, #56	; 0x38
 800de08:	af00      	add	r7, sp, #0
 800de0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800de0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800de10:	2200      	movs	r2, #0
 800de12:	601a      	str	r2, [r3, #0]
 800de14:	605a      	str	r2, [r3, #4]
 800de16:	609a      	str	r2, [r3, #8]
 800de18:	60da      	str	r2, [r3, #12]
 800de1a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	4a5d      	ldr	r2, [pc, #372]	; (800df98 <HAL_ETH_MspInit+0x194>)
 800de22:	4293      	cmp	r3, r2
 800de24:	f040 80b4 	bne.w	800df90 <HAL_ETH_MspInit+0x18c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800de28:	2300      	movs	r3, #0
 800de2a:	623b      	str	r3, [r7, #32]
 800de2c:	4b5b      	ldr	r3, [pc, #364]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800de2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de30:	4a5a      	ldr	r2, [pc, #360]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800de32:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800de36:	6313      	str	r3, [r2, #48]	; 0x30
 800de38:	4b58      	ldr	r3, [pc, #352]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800de3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800de40:	623b      	str	r3, [r7, #32]
 800de42:	6a3b      	ldr	r3, [r7, #32]
 800de44:	2300      	movs	r3, #0
 800de46:	61fb      	str	r3, [r7, #28]
 800de48:	4b54      	ldr	r3, [pc, #336]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800de4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de4c:	4a53      	ldr	r2, [pc, #332]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800de4e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800de52:	6313      	str	r3, [r2, #48]	; 0x30
 800de54:	4b51      	ldr	r3, [pc, #324]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800de56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de58:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800de5c:	61fb      	str	r3, [r7, #28]
 800de5e:	69fb      	ldr	r3, [r7, #28]
 800de60:	2300      	movs	r3, #0
 800de62:	61bb      	str	r3, [r7, #24]
 800de64:	4b4d      	ldr	r3, [pc, #308]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800de66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de68:	4a4c      	ldr	r2, [pc, #304]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800de6a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800de6e:	6313      	str	r3, [r2, #48]	; 0x30
 800de70:	4b4a      	ldr	r3, [pc, #296]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800de72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800de78:	61bb      	str	r3, [r7, #24]
 800de7a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800de7c:	2300      	movs	r3, #0
 800de7e:	617b      	str	r3, [r7, #20]
 800de80:	4b46      	ldr	r3, [pc, #280]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800de82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de84:	4a45      	ldr	r2, [pc, #276]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800de86:	f043 0304 	orr.w	r3, r3, #4
 800de8a:	6313      	str	r3, [r2, #48]	; 0x30
 800de8c:	4b43      	ldr	r3, [pc, #268]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800de8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de90:	f003 0304 	and.w	r3, r3, #4
 800de94:	617b      	str	r3, [r7, #20]
 800de96:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800de98:	2300      	movs	r3, #0
 800de9a:	613b      	str	r3, [r7, #16]
 800de9c:	4b3f      	ldr	r3, [pc, #252]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800de9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dea0:	4a3e      	ldr	r2, [pc, #248]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800dea2:	f043 0301 	orr.w	r3, r3, #1
 800dea6:	6313      	str	r3, [r2, #48]	; 0x30
 800dea8:	4b3c      	ldr	r3, [pc, #240]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800deaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800deac:	f003 0301 	and.w	r3, r3, #1
 800deb0:	613b      	str	r3, [r7, #16]
 800deb2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800deb4:	2300      	movs	r3, #0
 800deb6:	60fb      	str	r3, [r7, #12]
 800deb8:	4b38      	ldr	r3, [pc, #224]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800deba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800debc:	4a37      	ldr	r2, [pc, #220]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800debe:	f043 0302 	orr.w	r3, r3, #2
 800dec2:	6313      	str	r3, [r2, #48]	; 0x30
 800dec4:	4b35      	ldr	r3, [pc, #212]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800dec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dec8:	f003 0302 	and.w	r3, r3, #2
 800decc:	60fb      	str	r3, [r7, #12]
 800dece:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800ded0:	2300      	movs	r3, #0
 800ded2:	60bb      	str	r3, [r7, #8]
 800ded4:	4b31      	ldr	r3, [pc, #196]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800ded6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ded8:	4a30      	ldr	r2, [pc, #192]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800deda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dede:	6313      	str	r3, [r2, #48]	; 0x30
 800dee0:	4b2e      	ldr	r3, [pc, #184]	; (800df9c <HAL_ETH_MspInit+0x198>)
 800dee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dee4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dee8:	60bb      	str	r3, [r7, #8]
 800deea:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800deec:	2332      	movs	r3, #50	; 0x32
 800deee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800def0:	2302      	movs	r3, #2
 800def2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800def4:	2300      	movs	r3, #0
 800def6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800def8:	2303      	movs	r3, #3
 800defa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800defc:	230b      	movs	r3, #11
 800defe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800df00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800df04:	4619      	mov	r1, r3
 800df06:	4826      	ldr	r0, [pc, #152]	; (800dfa0 <HAL_ETH_MspInit+0x19c>)
 800df08:	f7f9 f8a0 	bl	800704c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800df0c:	2386      	movs	r3, #134	; 0x86
 800df0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800df10:	2302      	movs	r3, #2
 800df12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800df14:	2300      	movs	r3, #0
 800df16:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800df18:	2303      	movs	r3, #3
 800df1a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800df1c:	230b      	movs	r3, #11
 800df1e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800df20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800df24:	4619      	mov	r1, r3
 800df26:	481f      	ldr	r0, [pc, #124]	; (800dfa4 <HAL_ETH_MspInit+0x1a0>)
 800df28:	f7f9 f890 	bl	800704c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800df2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800df30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800df32:	2302      	movs	r3, #2
 800df34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800df36:	2300      	movs	r3, #0
 800df38:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800df3a:	2303      	movs	r3, #3
 800df3c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800df3e:	230b      	movs	r3, #11
 800df40:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800df42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800df46:	4619      	mov	r1, r3
 800df48:	4817      	ldr	r0, [pc, #92]	; (800dfa8 <HAL_ETH_MspInit+0x1a4>)
 800df4a:	f7f9 f87f 	bl	800704c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800df4e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800df52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800df54:	2302      	movs	r3, #2
 800df56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800df58:	2300      	movs	r3, #0
 800df5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800df5c:	2303      	movs	r3, #3
 800df5e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800df60:	230b      	movs	r3, #11
 800df62:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800df64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800df68:	4619      	mov	r1, r3
 800df6a:	4810      	ldr	r0, [pc, #64]	; (800dfac <HAL_ETH_MspInit+0x1a8>)
 800df6c:	f7f9 f86e 	bl	800704c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 1, 0);
 800df70:	2200      	movs	r2, #0
 800df72:	2101      	movs	r1, #1
 800df74:	203d      	movs	r0, #61	; 0x3d
 800df76:	f7f6 fee4 	bl	8004d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800df7a:	203d      	movs	r0, #61	; 0x3d
 800df7c:	f7f6 fefd 	bl	8004d7a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 1, 0);
 800df80:	2200      	movs	r2, #0
 800df82:	2101      	movs	r1, #1
 800df84:	203e      	movs	r0, #62	; 0x3e
 800df86:	f7f6 fedc 	bl	8004d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 800df8a:	203e      	movs	r0, #62	; 0x3e
 800df8c:	f7f6 fef5 	bl	8004d7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800df90:	bf00      	nop
 800df92:	3738      	adds	r7, #56	; 0x38
 800df94:	46bd      	mov	sp, r7
 800df96:	bd80      	pop	{r7, pc}
 800df98:	40028000 	.word	0x40028000
 800df9c:	40023800 	.word	0x40023800
 800dfa0:	40020800 	.word	0x40020800
 800dfa4:	40020000 	.word	0x40020000
 800dfa8:	40020400 	.word	0x40020400
 800dfac:	40021800 	.word	0x40021800

0800dfb0 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800dfb0:	b580      	push	{r7, lr}
 800dfb2:	b086      	sub	sp, #24
 800dfb4:	af00      	add	r7, sp, #0
 800dfb6:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800dfb8:	2300      	movs	r3, #0
 800dfba:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800dfbc:	4b49      	ldr	r3, [pc, #292]	; (800e0e4 <low_level_init+0x134>)
 800dfbe:	4a4a      	ldr	r2, [pc, #296]	; (800e0e8 <low_level_init+0x138>)
 800dfc0:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800dfc2:	4b48      	ldr	r3, [pc, #288]	; (800e0e4 <low_level_init+0x134>)
 800dfc4:	2201      	movs	r2, #1
 800dfc6:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800dfc8:	4b46      	ldr	r3, [pc, #280]	; (800e0e4 <low_level_init+0x134>)
 800dfca:	2200      	movs	r2, #0
 800dfcc:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800dfce:	2300      	movs	r3, #0
 800dfd0:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800dfd2:	2380      	movs	r3, #128	; 0x80
 800dfd4:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800dfd6:	23e1      	movs	r3, #225	; 0xe1
 800dfd8:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800dfda:	2300      	movs	r3, #0
 800dfdc:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800dfde:	2300      	movs	r3, #0
 800dfe0:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800dfe2:	2300      	movs	r3, #0
 800dfe4:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800dfe6:	4a3f      	ldr	r2, [pc, #252]	; (800e0e4 <low_level_init+0x134>)
 800dfe8:	f107 0308 	add.w	r3, r7, #8
 800dfec:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800dfee:	4b3d      	ldr	r3, [pc, #244]	; (800e0e4 <low_level_init+0x134>)
 800dff0:	2200      	movs	r2, #0
 800dff2:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800dff4:	4b3b      	ldr	r3, [pc, #236]	; (800e0e4 <low_level_init+0x134>)
 800dff6:	2200      	movs	r2, #0
 800dff8:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800dffa:	4b3a      	ldr	r3, [pc, #232]	; (800e0e4 <low_level_init+0x134>)
 800dffc:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800e000:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800e002:	4838      	ldr	r0, [pc, #224]	; (800e0e4 <low_level_init+0x134>)
 800e004:	f7f7 fbba 	bl	800577c <HAL_ETH_Init>
 800e008:	4603      	mov	r3, r0
 800e00a:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800e00c:	7dfb      	ldrb	r3, [r7, #23]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d108      	bne.n	800e024 <low_level_init+0x74>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e018:	f043 0304 	orr.w	r3, r3, #4
 800e01c:	b2da      	uxtb	r2, r3
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800e024:	2304      	movs	r3, #4
 800e026:	4a31      	ldr	r2, [pc, #196]	; (800e0ec <low_level_init+0x13c>)
 800e028:	4931      	ldr	r1, [pc, #196]	; (800e0f0 <low_level_init+0x140>)
 800e02a:	482e      	ldr	r0, [pc, #184]	; (800e0e4 <low_level_init+0x134>)
 800e02c:	f7f7 fd34 	bl	8005a98 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800e030:	2304      	movs	r3, #4
 800e032:	4a30      	ldr	r2, [pc, #192]	; (800e0f4 <low_level_init+0x144>)
 800e034:	4930      	ldr	r1, [pc, #192]	; (800e0f8 <low_level_init+0x148>)
 800e036:	482b      	ldr	r0, [pc, #172]	; (800e0e4 <low_level_init+0x134>)
 800e038:	f7f7 fd96 	bl	8005b68 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	2206      	movs	r2, #6
 800e040:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800e044:	4b27      	ldr	r3, [pc, #156]	; (800e0e4 <low_level_init+0x134>)
 800e046:	695b      	ldr	r3, [r3, #20]
 800e048:	781a      	ldrb	r2, [r3, #0]
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800e050:	4b24      	ldr	r3, [pc, #144]	; (800e0e4 <low_level_init+0x134>)
 800e052:	695b      	ldr	r3, [r3, #20]
 800e054:	785a      	ldrb	r2, [r3, #1]
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800e05c:	4b21      	ldr	r3, [pc, #132]	; (800e0e4 <low_level_init+0x134>)
 800e05e:	695b      	ldr	r3, [r3, #20]
 800e060:	789a      	ldrb	r2, [r3, #2]
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800e068:	4b1e      	ldr	r3, [pc, #120]	; (800e0e4 <low_level_init+0x134>)
 800e06a:	695b      	ldr	r3, [r3, #20]
 800e06c:	78da      	ldrb	r2, [r3, #3]
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800e074:	4b1b      	ldr	r3, [pc, #108]	; (800e0e4 <low_level_init+0x134>)
 800e076:	695b      	ldr	r3, [r3, #20]
 800e078:	791a      	ldrb	r2, [r3, #4]
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800e080:	4b18      	ldr	r3, [pc, #96]	; (800e0e4 <low_level_init+0x134>)
 800e082:	695b      	ldr	r3, [r3, #20]
 800e084:	795a      	ldrb	r2, [r3, #5]
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

  /* maximum transfer unit */
  netif->mtu = 1500;
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800e092:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e09a:	f043 030a 	orr.w	r3, r3, #10
 800e09e:	b2da      	uxtb	r2, r3
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800e0a6:	480f      	ldr	r0, [pc, #60]	; (800e0e4 <low_level_init+0x134>)
 800e0a8:	f7f8 f887 	bl	80061ba <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800e0ac:	f107 0310 	add.w	r3, r7, #16
 800e0b0:	461a      	mov	r2, r3
 800e0b2:	211d      	movs	r1, #29
 800e0b4:	480b      	ldr	r0, [pc, #44]	; (800e0e4 <low_level_init+0x134>)
 800e0b6:	f7f7 ffb2 	bl	800601e <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800e0ba:	693b      	ldr	r3, [r7, #16]
 800e0bc:	f043 030b 	orr.w	r3, r3, #11
 800e0c0:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800e0c2:	693b      	ldr	r3, [r7, #16]
 800e0c4:	461a      	mov	r2, r3
 800e0c6:	211d      	movs	r1, #29
 800e0c8:	4806      	ldr	r0, [pc, #24]	; (800e0e4 <low_level_init+0x134>)
 800e0ca:	f7f8 f810 	bl	80060ee <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800e0ce:	f107 0310 	add.w	r3, r7, #16
 800e0d2:	461a      	mov	r2, r3
 800e0d4:	211d      	movs	r1, #29
 800e0d6:	4803      	ldr	r0, [pc, #12]	; (800e0e4 <low_level_init+0x134>)
 800e0d8:	f7f7 ffa1 	bl	800601e <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800e0dc:	bf00      	nop
 800e0de:	3718      	adds	r7, #24
 800e0e0:	46bd      	mov	sp, r7
 800e0e2:	bd80      	pop	{r7, pc}
 800e0e4:	20002ed8 	.word	0x20002ed8
 800e0e8:	40028000 	.word	0x40028000
 800e0ec:	20002f20 	.word	0x20002f20
 800e0f0:	20001608 	.word	0x20001608
 800e0f4:	20001688 	.word	0x20001688
 800e0f8:	20002e58 	.word	0x20002e58

0800e0fc <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800e0fc:	b580      	push	{r7, lr}
 800e0fe:	b08a      	sub	sp, #40	; 0x28
 800e100:	af00      	add	r7, sp, #0
 800e102:	6078      	str	r0, [r7, #4]
 800e104:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800e106:	4b4b      	ldr	r3, [pc, #300]	; (800e234 <low_level_output+0x138>)
 800e108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e10a:	689b      	ldr	r3, [r3, #8]
 800e10c:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800e10e:	2300      	movs	r3, #0
 800e110:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800e112:	2300      	movs	r3, #0
 800e114:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800e116:	2300      	movs	r3, #0
 800e118:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800e11a:	2300      	movs	r3, #0
 800e11c:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800e11e:	4b45      	ldr	r3, [pc, #276]	; (800e234 <low_level_output+0x138>)
 800e120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e122:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800e124:	2300      	movs	r3, #0
 800e126:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800e128:	683b      	ldr	r3, [r7, #0]
 800e12a:	623b      	str	r3, [r7, #32]
 800e12c:	e05a      	b.n	800e1e4 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800e12e:	69bb      	ldr	r3, [r7, #24]
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	2b00      	cmp	r3, #0
 800e134:	da03      	bge.n	800e13e <low_level_output+0x42>
      {
        errval = ERR_USE;
 800e136:	23f8      	movs	r3, #248	; 0xf8
 800e138:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800e13c:	e05c      	b.n	800e1f8 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800e13e:	6a3b      	ldr	r3, [r7, #32]
 800e140:	895b      	ldrh	r3, [r3, #10]
 800e142:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800e144:	2300      	movs	r3, #0
 800e146:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800e148:	e02f      	b.n	800e1aa <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800e14a:	69fa      	ldr	r2, [r7, #28]
 800e14c:	693b      	ldr	r3, [r7, #16]
 800e14e:	18d0      	adds	r0, r2, r3
 800e150:	6a3b      	ldr	r3, [r7, #32]
 800e152:	685a      	ldr	r2, [r3, #4]
 800e154:	68bb      	ldr	r3, [r7, #8]
 800e156:	18d1      	adds	r1, r2, r3
 800e158:	693b      	ldr	r3, [r7, #16]
 800e15a:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800e15e:	3304      	adds	r3, #4
 800e160:	461a      	mov	r2, r3
 800e162:	f007 f8c2 	bl	80152ea <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800e166:	69bb      	ldr	r3, [r7, #24]
 800e168:	68db      	ldr	r3, [r3, #12]
 800e16a:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800e16c:	69bb      	ldr	r3, [r7, #24]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	2b00      	cmp	r3, #0
 800e172:	da03      	bge.n	800e17c <low_level_output+0x80>
        {
          errval = ERR_USE;
 800e174:	23f8      	movs	r3, #248	; 0xf8
 800e176:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800e17a:	e03d      	b.n	800e1f8 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800e17c:	69bb      	ldr	r3, [r7, #24]
 800e17e:	689b      	ldr	r3, [r3, #8]
 800e180:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800e182:	693a      	ldr	r2, [r7, #16]
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	4413      	add	r3, r2
 800e188:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800e18c:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800e18e:	68ba      	ldr	r2, [r7, #8]
 800e190:	693b      	ldr	r3, [r7, #16]
 800e192:	1ad3      	subs	r3, r2, r3
 800e194:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800e198:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800e19a:	697a      	ldr	r2, [r7, #20]
 800e19c:	693b      	ldr	r3, [r7, #16]
 800e19e:	1ad3      	subs	r3, r2, r3
 800e1a0:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800e1a4:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800e1a6:	2300      	movs	r3, #0
 800e1a8:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800e1aa:	68fa      	ldr	r2, [r7, #12]
 800e1ac:	693b      	ldr	r3, [r7, #16]
 800e1ae:	4413      	add	r3, r2
 800e1b0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800e1b4:	4293      	cmp	r3, r2
 800e1b6:	d8c8      	bhi.n	800e14a <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800e1b8:	69fa      	ldr	r2, [r7, #28]
 800e1ba:	693b      	ldr	r3, [r7, #16]
 800e1bc:	18d0      	adds	r0, r2, r3
 800e1be:	6a3b      	ldr	r3, [r7, #32]
 800e1c0:	685a      	ldr	r2, [r3, #4]
 800e1c2:	68bb      	ldr	r3, [r7, #8]
 800e1c4:	4413      	add	r3, r2
 800e1c6:	68fa      	ldr	r2, [r7, #12]
 800e1c8:	4619      	mov	r1, r3
 800e1ca:	f007 f88e 	bl	80152ea <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800e1ce:	693a      	ldr	r2, [r7, #16]
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	4413      	add	r3, r2
 800e1d4:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800e1d6:	697a      	ldr	r2, [r7, #20]
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	4413      	add	r3, r2
 800e1dc:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800e1de:	6a3b      	ldr	r3, [r7, #32]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	623b      	str	r3, [r7, #32]
 800e1e4:	6a3b      	ldr	r3, [r7, #32]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d1a1      	bne.n	800e12e <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800e1ea:	6979      	ldr	r1, [r7, #20]
 800e1ec:	4811      	ldr	r0, [pc, #68]	; (800e234 <low_level_output+0x138>)
 800e1ee:	f7f7 fd27 	bl	8005c40 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800e1f2:	2300      	movs	r3, #0
 800e1f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800e1f8:	4b0e      	ldr	r3, [pc, #56]	; (800e234 <low_level_output+0x138>)
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e200:	3314      	adds	r3, #20
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	f003 0320 	and.w	r3, r3, #32
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d00d      	beq.n	800e228 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800e20c:	4b09      	ldr	r3, [pc, #36]	; (800e234 <low_level_output+0x138>)
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e214:	3314      	adds	r3, #20
 800e216:	2220      	movs	r2, #32
 800e218:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800e21a:	4b06      	ldr	r3, [pc, #24]	; (800e234 <low_level_output+0x138>)
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e222:	3304      	adds	r3, #4
 800e224:	2200      	movs	r2, #0
 800e226:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800e228:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800e22c:	4618      	mov	r0, r3
 800e22e:	3728      	adds	r7, #40	; 0x28
 800e230:	46bd      	mov	sp, r7
 800e232:	bd80      	pop	{r7, pc}
 800e234:	20002ed8 	.word	0x20002ed8

0800e238 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800e238:	b580      	push	{r7, lr}
 800e23a:	b08c      	sub	sp, #48	; 0x30
 800e23c:	af00      	add	r7, sp, #0
 800e23e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800e240:	2300      	movs	r3, #0
 800e242:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800e244:	2300      	movs	r3, #0
 800e246:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800e248:	2300      	movs	r3, #0
 800e24a:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800e24c:	2300      	movs	r3, #0
 800e24e:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800e250:	2300      	movs	r3, #0
 800e252:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800e254:	2300      	movs	r3, #0
 800e256:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800e258:	2300      	movs	r3, #0
 800e25a:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame(&heth) != HAL_OK)
 800e25c:	484e      	ldr	r0, [pc, #312]	; (800e398 <low_level_input+0x160>)
 800e25e:	f7f7 fdd9 	bl	8005e14 <HAL_ETH_GetReceivedFrame>
 800e262:	4603      	mov	r3, r0
 800e264:	2b00      	cmp	r3, #0
 800e266:	d001      	beq.n	800e26c <low_level_input+0x34>

    return NULL;
 800e268:	2300      	movs	r3, #0
 800e26a:	e091      	b.n	800e390 <low_level_input+0x158>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800e26c:	4b4a      	ldr	r3, [pc, #296]	; (800e398 <low_level_input+0x160>)
 800e26e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e270:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800e272:	4b49      	ldr	r3, [pc, #292]	; (800e398 <low_level_input+0x160>)
 800e274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e276:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800e278:	89fb      	ldrh	r3, [r7, #14]
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d006      	beq.n	800e28c <low_level_input+0x54>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800e27e:	89fb      	ldrh	r3, [r7, #14]
 800e280:	2203      	movs	r2, #3
 800e282:	4619      	mov	r1, r3
 800e284:	2004      	movs	r0, #4
 800e286:	f002 fc17 	bl	8010ab8 <pbuf_alloc>
 800e28a:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800e28c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d04b      	beq.n	800e32a <low_level_input+0xf2>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800e292:	4b41      	ldr	r3, [pc, #260]	; (800e398 <low_level_input+0x160>)
 800e294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e296:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800e298:	2300      	movs	r3, #0
 800e29a:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800e29c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e29e:	62bb      	str	r3, [r7, #40]	; 0x28
 800e2a0:	e040      	b.n	800e324 <low_level_input+0xec>
    {
      byteslefttocopy = q->len;
 800e2a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e2a4:	895b      	ldrh	r3, [r3, #10]
 800e2a6:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800e2a8:	2300      	movs	r3, #0
 800e2aa:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800e2ac:	e021      	b.n	800e2f2 <low_level_input+0xba>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800e2ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e2b0:	685a      	ldr	r2, [r3, #4]
 800e2b2:	69bb      	ldr	r3, [r7, #24]
 800e2b4:	18d0      	adds	r0, r2, r3
 800e2b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e2b8:	69fb      	ldr	r3, [r7, #28]
 800e2ba:	18d1      	adds	r1, r2, r3
 800e2bc:	69fb      	ldr	r3, [r7, #28]
 800e2be:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800e2c2:	3304      	adds	r3, #4
 800e2c4:	461a      	mov	r2, r3
 800e2c6:	f007 f810 	bl	80152ea <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800e2ca:	6a3b      	ldr	r3, [r7, #32]
 800e2cc:	68db      	ldr	r3, [r3, #12]
 800e2ce:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800e2d0:	6a3b      	ldr	r3, [r7, #32]
 800e2d2:	689b      	ldr	r3, [r3, #8]
 800e2d4:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800e2d6:	69fa      	ldr	r2, [r7, #28]
 800e2d8:	697b      	ldr	r3, [r7, #20]
 800e2da:	4413      	add	r3, r2
 800e2dc:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800e2e0:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800e2e2:	69ba      	ldr	r2, [r7, #24]
 800e2e4:	69fb      	ldr	r3, [r7, #28]
 800e2e6:	1ad3      	subs	r3, r2, r3
 800e2e8:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800e2ec:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800e2ee:	2300      	movs	r3, #0
 800e2f0:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800e2f2:	697a      	ldr	r2, [r7, #20]
 800e2f4:	69fb      	ldr	r3, [r7, #28]
 800e2f6:	4413      	add	r3, r2
 800e2f8:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800e2fc:	4293      	cmp	r3, r2
 800e2fe:	d8d6      	bhi.n	800e2ae <low_level_input+0x76>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800e300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e302:	685a      	ldr	r2, [r3, #4]
 800e304:	69bb      	ldr	r3, [r7, #24]
 800e306:	18d0      	adds	r0, r2, r3
 800e308:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e30a:	69fb      	ldr	r3, [r7, #28]
 800e30c:	4413      	add	r3, r2
 800e30e:	697a      	ldr	r2, [r7, #20]
 800e310:	4619      	mov	r1, r3
 800e312:	f006 ffea 	bl	80152ea <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800e316:	69fa      	ldr	r2, [r7, #28]
 800e318:	697b      	ldr	r3, [r7, #20]
 800e31a:	4413      	add	r3, r2
 800e31c:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800e31e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	62bb      	str	r3, [r7, #40]	; 0x28
 800e324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e326:	2b00      	cmp	r3, #0
 800e328:	d1bb      	bne.n	800e2a2 <low_level_input+0x6a>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800e32a:	4b1b      	ldr	r3, [pc, #108]	; (800e398 <low_level_input+0x160>)
 800e32c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e32e:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800e330:	2300      	movs	r3, #0
 800e332:	613b      	str	r3, [r7, #16]
 800e334:	e00b      	b.n	800e34e <low_level_input+0x116>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800e336:	6a3b      	ldr	r3, [r7, #32]
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800e33e:	6a3b      	ldr	r3, [r7, #32]
 800e340:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800e342:	6a3b      	ldr	r3, [r7, #32]
 800e344:	68db      	ldr	r3, [r3, #12]
 800e346:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800e348:	693b      	ldr	r3, [r7, #16]
 800e34a:	3301      	adds	r3, #1
 800e34c:	613b      	str	r3, [r7, #16]
 800e34e:	4b12      	ldr	r3, [pc, #72]	; (800e398 <low_level_input+0x160>)
 800e350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e352:	693a      	ldr	r2, [r7, #16]
 800e354:	429a      	cmp	r2, r3
 800e356:	d3ee      	bcc.n	800e336 <low_level_input+0xfe>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800e358:	4b0f      	ldr	r3, [pc, #60]	; (800e398 <low_level_input+0x160>)
 800e35a:	2200      	movs	r2, #0
 800e35c:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800e35e:	4b0e      	ldr	r3, [pc, #56]	; (800e398 <low_level_input+0x160>)
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e366:	3314      	adds	r3, #20
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d00d      	beq.n	800e38e <low_level_input+0x156>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800e372:	4b09      	ldr	r3, [pc, #36]	; (800e398 <low_level_input+0x160>)
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e37a:	3314      	adds	r3, #20
 800e37c:	2280      	movs	r2, #128	; 0x80
 800e37e:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800e380:	4b05      	ldr	r3, [pc, #20]	; (800e398 <low_level_input+0x160>)
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e388:	3308      	adds	r3, #8
 800e38a:	2200      	movs	r2, #0
 800e38c:	601a      	str	r2, [r3, #0]
  }
  return p;
 800e38e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800e390:	4618      	mov	r0, r3
 800e392:	3730      	adds	r7, #48	; 0x30
 800e394:	46bd      	mov	sp, r7
 800e396:	bd80      	pop	{r7, pc}
 800e398:	20002ed8 	.word	0x20002ed8

0800e39c <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 800e39c:	b580      	push	{r7, lr}
 800e39e:	b084      	sub	sp, #16
 800e3a0:	af00      	add	r7, sp, #0
 800e3a2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 800e3a4:	6878      	ldr	r0, [r7, #4]
 800e3a6:	f7ff ff47 	bl	800e238 <low_level_input>
 800e3aa:	60f8      	str	r0, [r7, #12]

  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d010      	beq.n	800e3d4 <ethernetif_input+0x38>

  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	691b      	ldr	r3, [r3, #16]
 800e3b6:	6879      	ldr	r1, [r7, #4]
 800e3b8:	68f8      	ldr	r0, [r7, #12]
 800e3ba:	4798      	blx	r3
 800e3bc:	4603      	mov	r3, r0
 800e3be:	72fb      	strb	r3, [r7, #11]

  if (err != ERR_OK)
 800e3c0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d006      	beq.n	800e3d6 <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 800e3c8:	68f8      	ldr	r0, [r7, #12]
 800e3ca:	f002 fee3 	bl	8011194 <pbuf_free>
    p = NULL;
 800e3ce:	2300      	movs	r3, #0
 800e3d0:	60fb      	str	r3, [r7, #12]
 800e3d2:	e000      	b.n	800e3d6 <ethernetif_input+0x3a>
  if (p == NULL) return;
 800e3d4:	bf00      	nop
  }
}
 800e3d6:	3710      	adds	r7, #16
 800e3d8:	46bd      	mov	sp, r7
 800e3da:	bd80      	pop	{r7, pc}

0800e3dc <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800e3dc:	b580      	push	{r7, lr}
 800e3de:	b082      	sub	sp, #8
 800e3e0:	af00      	add	r7, sp, #0
 800e3e2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d106      	bne.n	800e3f8 <ethernetif_init+0x1c>
 800e3ea:	4b0e      	ldr	r3, [pc, #56]	; (800e424 <ethernetif_init+0x48>)
 800e3ec:	f240 2219 	movw	r2, #537	; 0x219
 800e3f0:	490d      	ldr	r1, [pc, #52]	; (800e428 <ethernetif_init+0x4c>)
 800e3f2:	480e      	ldr	r0, [pc, #56]	; (800e42c <ethernetif_init+0x50>)
 800e3f4:	f007 fc82 	bl	8015cfc <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	2273      	movs	r2, #115	; 0x73
 800e3fc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->name[1] = IFNAME1;
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	2274      	movs	r2, #116	; 0x74
 800e404:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	4a09      	ldr	r2, [pc, #36]	; (800e430 <ethernetif_init+0x54>)
 800e40c:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	4a08      	ldr	r2, [pc, #32]	; (800e434 <ethernetif_init+0x58>)
 800e412:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800e414:	6878      	ldr	r0, [r7, #4]
 800e416:	f7ff fdcb 	bl	800dfb0 <low_level_init>

  return ERR_OK;
 800e41a:	2300      	movs	r3, #0
}
 800e41c:	4618      	mov	r0, r3
 800e41e:	3708      	adds	r7, #8
 800e420:	46bd      	mov	sp, r7
 800e422:	bd80      	pop	{r7, pc}
 800e424:	08017f88 	.word	0x08017f88
 800e428:	08017fa4 	.word	0x08017fa4
 800e42c:	08017fb4 	.word	0x08017fb4
 800e430:	08012779 	.word	0x08012779
 800e434:	0800e0fd 	.word	0x0800e0fd

0800e438 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800e438:	b580      	push	{r7, lr}
 800e43a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800e43c:	f7f4 ff8a 	bl	8003354 <HAL_GetTick>
 800e440:	4603      	mov	r3, r0
}
 800e442:	4618      	mov	r0, r3
 800e444:	bd80      	pop	{r7, pc}
	...

0800e448 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	b084      	sub	sp, #16
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800e450:	2300      	movs	r3, #0
 800e452:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800e454:	2300      	movs	r3, #0
 800e456:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e45e:	089b      	lsrs	r3, r3, #2
 800e460:	f003 0301 	and.w	r3, r3, #1
 800e464:	b2db      	uxtb	r3, r3
 800e466:	2b00      	cmp	r3, #0
 800e468:	d05d      	beq.n	800e526 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800e46a:	4b34      	ldr	r3, [pc, #208]	; (800e53c <ethernetif_update_config+0xf4>)
 800e46c:	685b      	ldr	r3, [r3, #4]
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d03f      	beq.n	800e4f2 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800e472:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e476:	2100      	movs	r1, #0
 800e478:	4830      	ldr	r0, [pc, #192]	; (800e53c <ethernetif_update_config+0xf4>)
 800e47a:	f7f7 fe38 	bl	80060ee <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800e47e:	f7f4 ff69 	bl	8003354 <HAL_GetTick>
 800e482:	4603      	mov	r3, r0
 800e484:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800e486:	f107 0308 	add.w	r3, r7, #8
 800e48a:	461a      	mov	r2, r3
 800e48c:	2101      	movs	r1, #1
 800e48e:	482b      	ldr	r0, [pc, #172]	; (800e53c <ethernetif_update_config+0xf4>)
 800e490:	f7f7 fdc5 	bl	800601e <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800e494:	f7f4 ff5e 	bl	8003354 <HAL_GetTick>
 800e498:	4602      	mov	r2, r0
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	1ad3      	subs	r3, r2, r3
 800e49e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e4a2:	d828      	bhi.n	800e4f6 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800e4a4:	68bb      	ldr	r3, [r7, #8]
 800e4a6:	f003 0320 	and.w	r3, r3, #32
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d0eb      	beq.n	800e486 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800e4ae:	f107 0308 	add.w	r3, r7, #8
 800e4b2:	461a      	mov	r2, r3
 800e4b4:	211f      	movs	r1, #31
 800e4b6:	4821      	ldr	r0, [pc, #132]	; (800e53c <ethernetif_update_config+0xf4>)
 800e4b8:	f7f7 fdb1 	bl	800601e <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800e4bc:	68bb      	ldr	r3, [r7, #8]
 800e4be:	f003 0310 	and.w	r3, r3, #16
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d004      	beq.n	800e4d0 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800e4c6:	4b1d      	ldr	r3, [pc, #116]	; (800e53c <ethernetif_update_config+0xf4>)
 800e4c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e4cc:	60da      	str	r2, [r3, #12]
 800e4ce:	e002      	b.n	800e4d6 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800e4d0:	4b1a      	ldr	r3, [pc, #104]	; (800e53c <ethernetif_update_config+0xf4>)
 800e4d2:	2200      	movs	r2, #0
 800e4d4:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800e4d6:	68bb      	ldr	r3, [r7, #8]
 800e4d8:	f003 0304 	and.w	r3, r3, #4
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d003      	beq.n	800e4e8 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800e4e0:	4b16      	ldr	r3, [pc, #88]	; (800e53c <ethernetif_update_config+0xf4>)
 800e4e2:	2200      	movs	r2, #0
 800e4e4:	609a      	str	r2, [r3, #8]
 800e4e6:	e016      	b.n	800e516 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800e4e8:	4b14      	ldr	r3, [pc, #80]	; (800e53c <ethernetif_update_config+0xf4>)
 800e4ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800e4ee:	609a      	str	r2, [r3, #8]
 800e4f0:	e011      	b.n	800e516 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800e4f2:	bf00      	nop
 800e4f4:	e000      	b.n	800e4f8 <ethernetif_update_config+0xb0>
          goto error;
 800e4f6:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800e4f8:	4b10      	ldr	r3, [pc, #64]	; (800e53c <ethernetif_update_config+0xf4>)
 800e4fa:	68db      	ldr	r3, [r3, #12]
 800e4fc:	08db      	lsrs	r3, r3, #3
 800e4fe:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800e500:	4b0e      	ldr	r3, [pc, #56]	; (800e53c <ethernetif_update_config+0xf4>)
 800e502:	689b      	ldr	r3, [r3, #8]
 800e504:	085b      	lsrs	r3, r3, #1
 800e506:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800e508:	4313      	orrs	r3, r2
 800e50a:	b29b      	uxth	r3, r3
 800e50c:	461a      	mov	r2, r3
 800e50e:	2100      	movs	r1, #0
 800e510:	480a      	ldr	r0, [pc, #40]	; (800e53c <ethernetif_update_config+0xf4>)
 800e512:	f7f7 fdec 	bl	80060ee <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800e516:	2100      	movs	r1, #0
 800e518:	4808      	ldr	r0, [pc, #32]	; (800e53c <ethernetif_update_config+0xf4>)
 800e51a:	f7f7 fead 	bl	8006278 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800e51e:	4807      	ldr	r0, [pc, #28]	; (800e53c <ethernetif_update_config+0xf4>)
 800e520:	f7f7 fe4b 	bl	80061ba <HAL_ETH_Start>
 800e524:	e002      	b.n	800e52c <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800e526:	4805      	ldr	r0, [pc, #20]	; (800e53c <ethernetif_update_config+0xf4>)
 800e528:	f7f7 fe76 	bl	8006218 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800e52c:	6878      	ldr	r0, [r7, #4]
 800e52e:	f000 f807 	bl	800e540 <ethernetif_notify_conn_changed>
}
 800e532:	bf00      	nop
 800e534:	3710      	adds	r7, #16
 800e536:	46bd      	mov	sp, r7
 800e538:	bd80      	pop	{r7, pc}
 800e53a:	bf00      	nop
 800e53c:	20002ed8 	.word	0x20002ed8

0800e540 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800e540:	b480      	push	{r7}
 800e542:	b083      	sub	sp, #12
 800e544:	af00      	add	r7, sp, #0
 800e546:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800e548:	bf00      	nop
 800e54a:	370c      	adds	r7, #12
 800e54c:	46bd      	mov	sp, r7
 800e54e:	bc80      	pop	{r7}
 800e550:	4770      	bx	lr

0800e552 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e552:	b580      	push	{r7, lr}
 800e554:	b084      	sub	sp, #16
 800e556:	af00      	add	r7, sp, #0
 800e558:	6078      	str	r0, [r7, #4]
 800e55a:	460b      	mov	r3, r1
 800e55c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800e55e:	2300      	movs	r3, #0
 800e560:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	7c1b      	ldrb	r3, [r3, #16]
 800e566:	2b00      	cmp	r3, #0
 800e568:	d115      	bne.n	800e596 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e56a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e56e:	2202      	movs	r2, #2
 800e570:	2181      	movs	r1, #129	; 0x81
 800e572:	6878      	ldr	r0, [r7, #4]
 800e574:	f006 fd1f 	bl	8014fb6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	2201      	movs	r2, #1
 800e57c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e57e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e582:	2202      	movs	r2, #2
 800e584:	2101      	movs	r1, #1
 800e586:	6878      	ldr	r0, [r7, #4]
 800e588:	f006 fd15 	bl	8014fb6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	2201      	movs	r2, #1
 800e590:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800e594:	e012      	b.n	800e5bc <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e596:	2340      	movs	r3, #64	; 0x40
 800e598:	2202      	movs	r2, #2
 800e59a:	2181      	movs	r1, #129	; 0x81
 800e59c:	6878      	ldr	r0, [r7, #4]
 800e59e:	f006 fd0a 	bl	8014fb6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	2201      	movs	r2, #1
 800e5a6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e5a8:	2340      	movs	r3, #64	; 0x40
 800e5aa:	2202      	movs	r2, #2
 800e5ac:	2101      	movs	r1, #1
 800e5ae:	6878      	ldr	r0, [r7, #4]
 800e5b0:	f006 fd01 	bl	8014fb6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	2201      	movs	r2, #1
 800e5b8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e5bc:	2308      	movs	r3, #8
 800e5be:	2203      	movs	r2, #3
 800e5c0:	2182      	movs	r1, #130	; 0x82
 800e5c2:	6878      	ldr	r0, [r7, #4]
 800e5c4:	f006 fcf7 	bl	8014fb6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	2201      	movs	r2, #1
 800e5cc:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800e5ce:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800e5d2:	f006 fe6b 	bl	80152ac <malloc>
 800e5d6:	4603      	mov	r3, r0
 800e5d8:	461a      	mov	r2, r3
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  memset(pdev->pClassData,0,sizeof(USBD_CDC_HandleTypeDef)); // THIS LINE WAS ADDED
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e5e6:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800e5ea:	2100      	movs	r1, #0
 800e5ec:	4618      	mov	r0, r3
 800e5ee:	f006 fe87 	bl	8015300 <memset>
  if (pdev->pClassData == NULL)
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d102      	bne.n	800e602 <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800e5fc:	2301      	movs	r3, #1
 800e5fe:	73fb      	strb	r3, [r7, #15]
 800e600:	e026      	b.n	800e650 <USBD_CDC_Init+0xfe>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e608:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e610:	681b      	ldr	r3, [r3, #0]
 800e612:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800e614:	68bb      	ldr	r3, [r7, #8]
 800e616:	2200      	movs	r2, #0
 800e618:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800e61c:	68bb      	ldr	r3, [r7, #8]
 800e61e:	2200      	movs	r2, #0
 800e620:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	7c1b      	ldrb	r3, [r3, #16]
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d109      	bne.n	800e640 <USBD_CDC_Init+0xee>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e62c:	68bb      	ldr	r3, [r7, #8]
 800e62e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e632:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e636:	2101      	movs	r1, #1
 800e638:	6878      	ldr	r0, [r7, #4]
 800e63a:	f006 fdac 	bl	8015196 <USBD_LL_PrepareReceive>
 800e63e:	e007      	b.n	800e650 <USBD_CDC_Init+0xfe>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e640:	68bb      	ldr	r3, [r7, #8]
 800e642:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e646:	2340      	movs	r3, #64	; 0x40
 800e648:	2101      	movs	r1, #1
 800e64a:	6878      	ldr	r0, [r7, #4]
 800e64c:	f006 fda3 	bl	8015196 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800e650:	7bfb      	ldrb	r3, [r7, #15]
}
 800e652:	4618      	mov	r0, r3
 800e654:	3710      	adds	r7, #16
 800e656:	46bd      	mov	sp, r7
 800e658:	bd80      	pop	{r7, pc}

0800e65a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e65a:	b580      	push	{r7, lr}
 800e65c:	b084      	sub	sp, #16
 800e65e:	af00      	add	r7, sp, #0
 800e660:	6078      	str	r0, [r7, #4]
 800e662:	460b      	mov	r3, r1
 800e664:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800e666:	2300      	movs	r3, #0
 800e668:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800e66a:	2181      	movs	r1, #129	; 0x81
 800e66c:	6878      	ldr	r0, [r7, #4]
 800e66e:	f006 fcc8 	bl	8015002 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	2200      	movs	r2, #0
 800e676:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800e678:	2101      	movs	r1, #1
 800e67a:	6878      	ldr	r0, [r7, #4]
 800e67c:	f006 fcc1 	bl	8015002 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	2200      	movs	r2, #0
 800e684:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800e688:	2182      	movs	r1, #130	; 0x82
 800e68a:	6878      	ldr	r0, [r7, #4]
 800e68c:	f006 fcb9 	bl	8015002 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	2200      	movs	r2, #0
 800e694:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d00e      	beq.n	800e6be <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e6a6:	685b      	ldr	r3, [r3, #4]
 800e6a8:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e6b0:	4618      	mov	r0, r3
 800e6b2:	f006 fe03 	bl	80152bc <free>
    pdev->pClassData = NULL;
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	2200      	movs	r2, #0
 800e6ba:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800e6be:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6c0:	4618      	mov	r0, r3
 800e6c2:	3710      	adds	r7, #16
 800e6c4:	46bd      	mov	sp, r7
 800e6c6:	bd80      	pop	{r7, pc}

0800e6c8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800e6c8:	b580      	push	{r7, lr}
 800e6ca:	b086      	sub	sp, #24
 800e6cc:	af00      	add	r7, sp, #0
 800e6ce:	6078      	str	r0, [r7, #4]
 800e6d0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e6d8:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800e6da:	2300      	movs	r3, #0
 800e6dc:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800e6de:	2300      	movs	r3, #0
 800e6e0:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800e6e2:	2300      	movs	r3, #0
 800e6e4:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e6e6:	683b      	ldr	r3, [r7, #0]
 800e6e8:	781b      	ldrb	r3, [r3, #0]
 800e6ea:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d039      	beq.n	800e766 <USBD_CDC_Setup+0x9e>
 800e6f2:	2b20      	cmp	r3, #32
 800e6f4:	d17c      	bne.n	800e7f0 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800e6f6:	683b      	ldr	r3, [r7, #0]
 800e6f8:	88db      	ldrh	r3, [r3, #6]
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d029      	beq.n	800e752 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800e6fe:	683b      	ldr	r3, [r7, #0]
 800e700:	781b      	ldrb	r3, [r3, #0]
 800e702:	b25b      	sxtb	r3, r3
 800e704:	2b00      	cmp	r3, #0
 800e706:	da11      	bge.n	800e72c <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e70e:	689b      	ldr	r3, [r3, #8]
 800e710:	683a      	ldr	r2, [r7, #0]
 800e712:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800e714:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e716:	683a      	ldr	r2, [r7, #0]
 800e718:	88d2      	ldrh	r2, [r2, #6]
 800e71a:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800e71c:	6939      	ldr	r1, [r7, #16]
 800e71e:	683b      	ldr	r3, [r7, #0]
 800e720:	88db      	ldrh	r3, [r3, #6]
 800e722:	461a      	mov	r2, r3
 800e724:	6878      	ldr	r0, [r7, #4]
 800e726:	f001 fa31 	bl	800fb8c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800e72a:	e068      	b.n	800e7fe <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800e72c:	683b      	ldr	r3, [r7, #0]
 800e72e:	785a      	ldrb	r2, [r3, #1]
 800e730:	693b      	ldr	r3, [r7, #16]
 800e732:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800e736:	683b      	ldr	r3, [r7, #0]
 800e738:	88db      	ldrh	r3, [r3, #6]
 800e73a:	b2da      	uxtb	r2, r3
 800e73c:	693b      	ldr	r3, [r7, #16]
 800e73e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800e742:	6939      	ldr	r1, [r7, #16]
 800e744:	683b      	ldr	r3, [r7, #0]
 800e746:	88db      	ldrh	r3, [r3, #6]
 800e748:	461a      	mov	r2, r3
 800e74a:	6878      	ldr	r0, [r7, #4]
 800e74c:	f001 fa4c 	bl	800fbe8 <USBD_CtlPrepareRx>
      break;
 800e750:	e055      	b.n	800e7fe <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e758:	689b      	ldr	r3, [r3, #8]
 800e75a:	683a      	ldr	r2, [r7, #0]
 800e75c:	7850      	ldrb	r0, [r2, #1]
 800e75e:	2200      	movs	r2, #0
 800e760:	6839      	ldr	r1, [r7, #0]
 800e762:	4798      	blx	r3
      break;
 800e764:	e04b      	b.n	800e7fe <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e766:	683b      	ldr	r3, [r7, #0]
 800e768:	785b      	ldrb	r3, [r3, #1]
 800e76a:	2b0a      	cmp	r3, #10
 800e76c:	d017      	beq.n	800e79e <USBD_CDC_Setup+0xd6>
 800e76e:	2b0b      	cmp	r3, #11
 800e770:	d029      	beq.n	800e7c6 <USBD_CDC_Setup+0xfe>
 800e772:	2b00      	cmp	r3, #0
 800e774:	d133      	bne.n	800e7de <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e77c:	2b03      	cmp	r3, #3
 800e77e:	d107      	bne.n	800e790 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800e780:	f107 030c 	add.w	r3, r7, #12
 800e784:	2202      	movs	r2, #2
 800e786:	4619      	mov	r1, r3
 800e788:	6878      	ldr	r0, [r7, #4]
 800e78a:	f001 f9ff 	bl	800fb8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e78e:	e02e      	b.n	800e7ee <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800e790:	6839      	ldr	r1, [r7, #0]
 800e792:	6878      	ldr	r0, [r7, #4]
 800e794:	f001 f990 	bl	800fab8 <USBD_CtlError>
            ret = USBD_FAIL;
 800e798:	2302      	movs	r3, #2
 800e79a:	75fb      	strb	r3, [r7, #23]
          break;
 800e79c:	e027      	b.n	800e7ee <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e7a4:	2b03      	cmp	r3, #3
 800e7a6:	d107      	bne.n	800e7b8 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800e7a8:	f107 030f 	add.w	r3, r7, #15
 800e7ac:	2201      	movs	r2, #1
 800e7ae:	4619      	mov	r1, r3
 800e7b0:	6878      	ldr	r0, [r7, #4]
 800e7b2:	f001 f9eb 	bl	800fb8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e7b6:	e01a      	b.n	800e7ee <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800e7b8:	6839      	ldr	r1, [r7, #0]
 800e7ba:	6878      	ldr	r0, [r7, #4]
 800e7bc:	f001 f97c 	bl	800fab8 <USBD_CtlError>
            ret = USBD_FAIL;
 800e7c0:	2302      	movs	r3, #2
 800e7c2:	75fb      	strb	r3, [r7, #23]
          break;
 800e7c4:	e013      	b.n	800e7ee <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e7cc:	2b03      	cmp	r3, #3
 800e7ce:	d00d      	beq.n	800e7ec <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 800e7d0:	6839      	ldr	r1, [r7, #0]
 800e7d2:	6878      	ldr	r0, [r7, #4]
 800e7d4:	f001 f970 	bl	800fab8 <USBD_CtlError>
            ret = USBD_FAIL;
 800e7d8:	2302      	movs	r3, #2
 800e7da:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e7dc:	e006      	b.n	800e7ec <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 800e7de:	6839      	ldr	r1, [r7, #0]
 800e7e0:	6878      	ldr	r0, [r7, #4]
 800e7e2:	f001 f969 	bl	800fab8 <USBD_CtlError>
          ret = USBD_FAIL;
 800e7e6:	2302      	movs	r3, #2
 800e7e8:	75fb      	strb	r3, [r7, #23]
          break;
 800e7ea:	e000      	b.n	800e7ee <USBD_CDC_Setup+0x126>
          break;
 800e7ec:	bf00      	nop
      }
      break;
 800e7ee:	e006      	b.n	800e7fe <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 800e7f0:	6839      	ldr	r1, [r7, #0]
 800e7f2:	6878      	ldr	r0, [r7, #4]
 800e7f4:	f001 f960 	bl	800fab8 <USBD_CtlError>
      ret = USBD_FAIL;
 800e7f8:	2302      	movs	r3, #2
 800e7fa:	75fb      	strb	r3, [r7, #23]
      break;
 800e7fc:	bf00      	nop
  }

  return ret;
 800e7fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800e800:	4618      	mov	r0, r3
 800e802:	3718      	adds	r7, #24
 800e804:	46bd      	mov	sp, r7
 800e806:	bd80      	pop	{r7, pc}

0800e808 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e808:	b580      	push	{r7, lr}
 800e80a:	b084      	sub	sp, #16
 800e80c:	af00      	add	r7, sp, #0
 800e80e:	6078      	str	r0, [r7, #4]
 800e810:	460b      	mov	r3, r1
 800e812:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e81a:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e822:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d03a      	beq.n	800e8a4 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800e82e:	78fa      	ldrb	r2, [r7, #3]
 800e830:	6879      	ldr	r1, [r7, #4]
 800e832:	4613      	mov	r3, r2
 800e834:	009b      	lsls	r3, r3, #2
 800e836:	4413      	add	r3, r2
 800e838:	009b      	lsls	r3, r3, #2
 800e83a:	440b      	add	r3, r1
 800e83c:	331c      	adds	r3, #28
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	2b00      	cmp	r3, #0
 800e842:	d029      	beq.n	800e898 <USBD_CDC_DataIn+0x90>
 800e844:	78fa      	ldrb	r2, [r7, #3]
 800e846:	6879      	ldr	r1, [r7, #4]
 800e848:	4613      	mov	r3, r2
 800e84a:	009b      	lsls	r3, r3, #2
 800e84c:	4413      	add	r3, r2
 800e84e:	009b      	lsls	r3, r3, #2
 800e850:	440b      	add	r3, r1
 800e852:	331c      	adds	r3, #28
 800e854:	681a      	ldr	r2, [r3, #0]
 800e856:	78f9      	ldrb	r1, [r7, #3]
 800e858:	68b8      	ldr	r0, [r7, #8]
 800e85a:	460b      	mov	r3, r1
 800e85c:	00db      	lsls	r3, r3, #3
 800e85e:	1a5b      	subs	r3, r3, r1
 800e860:	009b      	lsls	r3, r3, #2
 800e862:	4403      	add	r3, r0
 800e864:	3344      	adds	r3, #68	; 0x44
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	fbb2 f1f3 	udiv	r1, r2, r3
 800e86c:	fb03 f301 	mul.w	r3, r3, r1
 800e870:	1ad3      	subs	r3, r2, r3
 800e872:	2b00      	cmp	r3, #0
 800e874:	d110      	bne.n	800e898 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800e876:	78fa      	ldrb	r2, [r7, #3]
 800e878:	6879      	ldr	r1, [r7, #4]
 800e87a:	4613      	mov	r3, r2
 800e87c:	009b      	lsls	r3, r3, #2
 800e87e:	4413      	add	r3, r2
 800e880:	009b      	lsls	r3, r3, #2
 800e882:	440b      	add	r3, r1
 800e884:	331c      	adds	r3, #28
 800e886:	2200      	movs	r2, #0
 800e888:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e88a:	78f9      	ldrb	r1, [r7, #3]
 800e88c:	2300      	movs	r3, #0
 800e88e:	2200      	movs	r2, #0
 800e890:	6878      	ldr	r0, [r7, #4]
 800e892:	f006 fc5d 	bl	8015150 <USBD_LL_Transmit>
 800e896:	e003      	b.n	800e8a0 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	2200      	movs	r2, #0
 800e89c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800e8a0:	2300      	movs	r3, #0
 800e8a2:	e000      	b.n	800e8a6 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800e8a4:	2302      	movs	r3, #2
  }
}
 800e8a6:	4618      	mov	r0, r3
 800e8a8:	3710      	adds	r7, #16
 800e8aa:	46bd      	mov	sp, r7
 800e8ac:	bd80      	pop	{r7, pc}

0800e8ae <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e8ae:	b580      	push	{r7, lr}
 800e8b0:	b084      	sub	sp, #16
 800e8b2:	af00      	add	r7, sp, #0
 800e8b4:	6078      	str	r0, [r7, #4]
 800e8b6:	460b      	mov	r3, r1
 800e8b8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e8c0:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e8c2:	78fb      	ldrb	r3, [r7, #3]
 800e8c4:	4619      	mov	r1, r3
 800e8c6:	6878      	ldr	r0, [r7, #4]
 800e8c8:	f006 fc88 	bl	80151dc <USBD_LL_GetRxDataSize>
 800e8cc:	4602      	mov	r2, r0
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d00d      	beq.n	800e8fa <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e8e4:	68db      	ldr	r3, [r3, #12]
 800e8e6:	68fa      	ldr	r2, [r7, #12]
 800e8e8:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800e8ec:	68fa      	ldr	r2, [r7, #12]
 800e8ee:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800e8f2:	4611      	mov	r1, r2
 800e8f4:	4798      	blx	r3

    return USBD_OK;
 800e8f6:	2300      	movs	r3, #0
 800e8f8:	e000      	b.n	800e8fc <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800e8fa:	2302      	movs	r3, #2
  }
}
 800e8fc:	4618      	mov	r0, r3
 800e8fe:	3710      	adds	r7, #16
 800e900:	46bd      	mov	sp, r7
 800e902:	bd80      	pop	{r7, pc}

0800e904 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e904:	b580      	push	{r7, lr}
 800e906:	b084      	sub	sp, #16
 800e908:	af00      	add	r7, sp, #0
 800e90a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e912:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d015      	beq.n	800e94a <USBD_CDC_EP0_RxReady+0x46>
 800e91e:	68fb      	ldr	r3, [r7, #12]
 800e920:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800e924:	2bff      	cmp	r3, #255	; 0xff
 800e926:	d010      	beq.n	800e94a <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e92e:	689b      	ldr	r3, [r3, #8]
 800e930:	68fa      	ldr	r2, [r7, #12]
 800e932:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800e936:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800e938:	68fa      	ldr	r2, [r7, #12]
 800e93a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e93e:	b292      	uxth	r2, r2
 800e940:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	22ff      	movs	r2, #255	; 0xff
 800e946:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800e94a:	2300      	movs	r3, #0
}
 800e94c:	4618      	mov	r0, r3
 800e94e:	3710      	adds	r7, #16
 800e950:	46bd      	mov	sp, r7
 800e952:	bd80      	pop	{r7, pc}

0800e954 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e954:	b480      	push	{r7}
 800e956:	b083      	sub	sp, #12
 800e958:	af00      	add	r7, sp, #0
 800e95a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	2243      	movs	r2, #67	; 0x43
 800e960:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800e962:	4b03      	ldr	r3, [pc, #12]	; (800e970 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800e964:	4618      	mov	r0, r3
 800e966:	370c      	adds	r7, #12
 800e968:	46bd      	mov	sp, r7
 800e96a:	bc80      	pop	{r7}
 800e96c:	4770      	bx	lr
 800e96e:	bf00      	nop
 800e970:	2000009c 	.word	0x2000009c

0800e974 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e974:	b480      	push	{r7}
 800e976:	b083      	sub	sp, #12
 800e978:	af00      	add	r7, sp, #0
 800e97a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	2243      	movs	r2, #67	; 0x43
 800e980:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800e982:	4b03      	ldr	r3, [pc, #12]	; (800e990 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800e984:	4618      	mov	r0, r3
 800e986:	370c      	adds	r7, #12
 800e988:	46bd      	mov	sp, r7
 800e98a:	bc80      	pop	{r7}
 800e98c:	4770      	bx	lr
 800e98e:	bf00      	nop
 800e990:	20000058 	.word	0x20000058

0800e994 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e994:	b480      	push	{r7}
 800e996:	b083      	sub	sp, #12
 800e998:	af00      	add	r7, sp, #0
 800e99a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	2243      	movs	r2, #67	; 0x43
 800e9a0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800e9a2:	4b03      	ldr	r3, [pc, #12]	; (800e9b0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800e9a4:	4618      	mov	r0, r3
 800e9a6:	370c      	adds	r7, #12
 800e9a8:	46bd      	mov	sp, r7
 800e9aa:	bc80      	pop	{r7}
 800e9ac:	4770      	bx	lr
 800e9ae:	bf00      	nop
 800e9b0:	200000e0 	.word	0x200000e0

0800e9b4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e9b4:	b480      	push	{r7}
 800e9b6:	b083      	sub	sp, #12
 800e9b8:	af00      	add	r7, sp, #0
 800e9ba:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	220a      	movs	r2, #10
 800e9c0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800e9c2:	4b03      	ldr	r3, [pc, #12]	; (800e9d0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	370c      	adds	r7, #12
 800e9c8:	46bd      	mov	sp, r7
 800e9ca:	bc80      	pop	{r7}
 800e9cc:	4770      	bx	lr
 800e9ce:	bf00      	nop
 800e9d0:	20000014 	.word	0x20000014

0800e9d4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800e9d4:	b480      	push	{r7}
 800e9d6:	b085      	sub	sp, #20
 800e9d8:	af00      	add	r7, sp, #0
 800e9da:	6078      	str	r0, [r7, #4]
 800e9dc:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800e9de:	2302      	movs	r3, #2
 800e9e0:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800e9e2:	683b      	ldr	r3, [r7, #0]
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d005      	beq.n	800e9f4 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	683a      	ldr	r2, [r7, #0]
 800e9ec:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800e9f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9f6:	4618      	mov	r0, r3
 800e9f8:	3714      	adds	r7, #20
 800e9fa:	46bd      	mov	sp, r7
 800e9fc:	bc80      	pop	{r7}
 800e9fe:	4770      	bx	lr

0800ea00 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800ea00:	b480      	push	{r7}
 800ea02:	b087      	sub	sp, #28
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	60f8      	str	r0, [r7, #12]
 800ea08:	60b9      	str	r1, [r7, #8]
 800ea0a:	4613      	mov	r3, r2
 800ea0c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800ea0e:	68fb      	ldr	r3, [r7, #12]
 800ea10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ea14:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800ea16:	697b      	ldr	r3, [r7, #20]
 800ea18:	68ba      	ldr	r2, [r7, #8]
 800ea1a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800ea1e:	88fa      	ldrh	r2, [r7, #6]
 800ea20:	697b      	ldr	r3, [r7, #20]
 800ea22:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800ea26:	2300      	movs	r3, #0
}
 800ea28:	4618      	mov	r0, r3
 800ea2a:	371c      	adds	r7, #28
 800ea2c:	46bd      	mov	sp, r7
 800ea2e:	bc80      	pop	{r7}
 800ea30:	4770      	bx	lr

0800ea32 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800ea32:	b480      	push	{r7}
 800ea34:	b085      	sub	sp, #20
 800ea36:	af00      	add	r7, sp, #0
 800ea38:	6078      	str	r0, [r7, #4]
 800ea3a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ea42:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	683a      	ldr	r2, [r7, #0]
 800ea48:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800ea4c:	2300      	movs	r3, #0
}
 800ea4e:	4618      	mov	r0, r3
 800ea50:	3714      	adds	r7, #20
 800ea52:	46bd      	mov	sp, r7
 800ea54:	bc80      	pop	{r7}
 800ea56:	4770      	bx	lr

0800ea58 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800ea58:	b580      	push	{r7, lr}
 800ea5a:	b084      	sub	sp, #16
 800ea5c:	af00      	add	r7, sp, #0
 800ea5e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ea66:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d01c      	beq.n	800eaac <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d115      	bne.n	800eaa8 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	2201      	movs	r2, #1
 800ea80:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800ea9a:	b29b      	uxth	r3, r3
 800ea9c:	2181      	movs	r1, #129	; 0x81
 800ea9e:	6878      	ldr	r0, [r7, #4]
 800eaa0:	f006 fb56 	bl	8015150 <USBD_LL_Transmit>

      return USBD_OK;
 800eaa4:	2300      	movs	r3, #0
 800eaa6:	e002      	b.n	800eaae <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800eaa8:	2301      	movs	r3, #1
 800eaaa:	e000      	b.n	800eaae <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800eaac:	2302      	movs	r3, #2
  }
}
 800eaae:	4618      	mov	r0, r3
 800eab0:	3710      	adds	r7, #16
 800eab2:	46bd      	mov	sp, r7
 800eab4:	bd80      	pop	{r7, pc}

0800eab6 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800eab6:	b580      	push	{r7, lr}
 800eab8:	b084      	sub	sp, #16
 800eaba:	af00      	add	r7, sp, #0
 800eabc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eac4:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d017      	beq.n	800eb00 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	7c1b      	ldrb	r3, [r3, #16]
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d109      	bne.n	800eaec <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800eade:	f44f 7300 	mov.w	r3, #512	; 0x200
 800eae2:	2101      	movs	r1, #1
 800eae4:	6878      	ldr	r0, [r7, #4]
 800eae6:	f006 fb56 	bl	8015196 <USBD_LL_PrepareReceive>
 800eaea:	e007      	b.n	800eafc <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800eaf2:	2340      	movs	r3, #64	; 0x40
 800eaf4:	2101      	movs	r1, #1
 800eaf6:	6878      	ldr	r0, [r7, #4]
 800eaf8:	f006 fb4d 	bl	8015196 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800eafc:	2300      	movs	r3, #0
 800eafe:	e000      	b.n	800eb02 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800eb00:	2302      	movs	r3, #2
  }
}
 800eb02:	4618      	mov	r0, r3
 800eb04:	3710      	adds	r7, #16
 800eb06:	46bd      	mov	sp, r7
 800eb08:	bd80      	pop	{r7, pc}

0800eb0a <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800eb0a:	b580      	push	{r7, lr}
 800eb0c:	b084      	sub	sp, #16
 800eb0e:	af00      	add	r7, sp, #0
 800eb10:	60f8      	str	r0, [r7, #12]
 800eb12:	60b9      	str	r1, [r7, #8]
 800eb14:	4613      	mov	r3, r2
 800eb16:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800eb18:	68fb      	ldr	r3, [r7, #12]
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d101      	bne.n	800eb22 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800eb1e:	2302      	movs	r3, #2
 800eb20:	e01a      	b.n	800eb58 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d003      	beq.n	800eb34 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800eb2c:	68fb      	ldr	r3, [r7, #12]
 800eb2e:	2200      	movs	r2, #0
 800eb30:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800eb34:	68bb      	ldr	r3, [r7, #8]
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d003      	beq.n	800eb42 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	68ba      	ldr	r2, [r7, #8]
 800eb3e:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	2201      	movs	r2, #1
 800eb46:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	79fa      	ldrb	r2, [r7, #7]
 800eb4e:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800eb50:	68f8      	ldr	r0, [r7, #12]
 800eb52:	f006 f9cb 	bl	8014eec <USBD_LL_Init>

  return USBD_OK;
 800eb56:	2300      	movs	r3, #0
}
 800eb58:	4618      	mov	r0, r3
 800eb5a:	3710      	adds	r7, #16
 800eb5c:	46bd      	mov	sp, r7
 800eb5e:	bd80      	pop	{r7, pc}

0800eb60 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800eb60:	b480      	push	{r7}
 800eb62:	b085      	sub	sp, #20
 800eb64:	af00      	add	r7, sp, #0
 800eb66:	6078      	str	r0, [r7, #4]
 800eb68:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800eb6e:	683b      	ldr	r3, [r7, #0]
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	d006      	beq.n	800eb82 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	683a      	ldr	r2, [r7, #0]
 800eb78:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	73fb      	strb	r3, [r7, #15]
 800eb80:	e001      	b.n	800eb86 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800eb82:	2302      	movs	r3, #2
 800eb84:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800eb86:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb88:	4618      	mov	r0, r3
 800eb8a:	3714      	adds	r7, #20
 800eb8c:	46bd      	mov	sp, r7
 800eb8e:	bc80      	pop	{r7}
 800eb90:	4770      	bx	lr

0800eb92 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800eb92:	b580      	push	{r7, lr}
 800eb94:	b082      	sub	sp, #8
 800eb96:	af00      	add	r7, sp, #0
 800eb98:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800eb9a:	6878      	ldr	r0, [r7, #4]
 800eb9c:	f006 f9f0 	bl	8014f80 <USBD_LL_Start>

  return USBD_OK;
 800eba0:	2300      	movs	r3, #0
}
 800eba2:	4618      	mov	r0, r3
 800eba4:	3708      	adds	r7, #8
 800eba6:	46bd      	mov	sp, r7
 800eba8:	bd80      	pop	{r7, pc}

0800ebaa <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800ebaa:	b480      	push	{r7}
 800ebac:	b083      	sub	sp, #12
 800ebae:	af00      	add	r7, sp, #0
 800ebb0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ebb2:	2300      	movs	r3, #0
}
 800ebb4:	4618      	mov	r0, r3
 800ebb6:	370c      	adds	r7, #12
 800ebb8:	46bd      	mov	sp, r7
 800ebba:	bc80      	pop	{r7}
 800ebbc:	4770      	bx	lr

0800ebbe <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800ebbe:	b580      	push	{r7, lr}
 800ebc0:	b084      	sub	sp, #16
 800ebc2:	af00      	add	r7, sp, #0
 800ebc4:	6078      	str	r0, [r7, #4]
 800ebc6:	460b      	mov	r3, r1
 800ebc8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800ebca:	2302      	movs	r3, #2
 800ebcc:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d00c      	beq.n	800ebf2 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ebde:	681b      	ldr	r3, [r3, #0]
 800ebe0:	78fa      	ldrb	r2, [r7, #3]
 800ebe2:	4611      	mov	r1, r2
 800ebe4:	6878      	ldr	r0, [r7, #4]
 800ebe6:	4798      	blx	r3
 800ebe8:	4603      	mov	r3, r0
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d101      	bne.n	800ebf2 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800ebee:	2300      	movs	r3, #0
 800ebf0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800ebf2:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebf4:	4618      	mov	r0, r3
 800ebf6:	3710      	adds	r7, #16
 800ebf8:	46bd      	mov	sp, r7
 800ebfa:	bd80      	pop	{r7, pc}

0800ebfc <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800ebfc:	b580      	push	{r7, lr}
 800ebfe:	b082      	sub	sp, #8
 800ec00:	af00      	add	r7, sp, #0
 800ec02:	6078      	str	r0, [r7, #4]
 800ec04:	460b      	mov	r3, r1
 800ec06:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ec0e:	685b      	ldr	r3, [r3, #4]
 800ec10:	78fa      	ldrb	r2, [r7, #3]
 800ec12:	4611      	mov	r1, r2
 800ec14:	6878      	ldr	r0, [r7, #4]
 800ec16:	4798      	blx	r3

  return USBD_OK;
 800ec18:	2300      	movs	r3, #0
}
 800ec1a:	4618      	mov	r0, r3
 800ec1c:	3708      	adds	r7, #8
 800ec1e:	46bd      	mov	sp, r7
 800ec20:	bd80      	pop	{r7, pc}

0800ec22 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ec22:	b580      	push	{r7, lr}
 800ec24:	b082      	sub	sp, #8
 800ec26:	af00      	add	r7, sp, #0
 800ec28:	6078      	str	r0, [r7, #4]
 800ec2a:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800ec32:	6839      	ldr	r1, [r7, #0]
 800ec34:	4618      	mov	r0, r3
 800ec36:	f000 ff03 	bl	800fa40 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	2201      	movs	r2, #1
 800ec3e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800ec48:	461a      	mov	r2, r3
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800ec56:	f003 031f 	and.w	r3, r3, #31
 800ec5a:	2b01      	cmp	r3, #1
 800ec5c:	d00c      	beq.n	800ec78 <USBD_LL_SetupStage+0x56>
 800ec5e:	2b01      	cmp	r3, #1
 800ec60:	d302      	bcc.n	800ec68 <USBD_LL_SetupStage+0x46>
 800ec62:	2b02      	cmp	r3, #2
 800ec64:	d010      	beq.n	800ec88 <USBD_LL_SetupStage+0x66>
 800ec66:	e017      	b.n	800ec98 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800ec6e:	4619      	mov	r1, r3
 800ec70:	6878      	ldr	r0, [r7, #4]
 800ec72:	f000 fa03 	bl	800f07c <USBD_StdDevReq>
      break;
 800ec76:	e01a      	b.n	800ecae <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800ec7e:	4619      	mov	r1, r3
 800ec80:	6878      	ldr	r0, [r7, #4]
 800ec82:	f000 fa65 	bl	800f150 <USBD_StdItfReq>
      break;
 800ec86:	e012      	b.n	800ecae <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800ec8e:	4619      	mov	r1, r3
 800ec90:	6878      	ldr	r0, [r7, #4]
 800ec92:	f000 faa3 	bl	800f1dc <USBD_StdEPReq>
      break;
 800ec96:	e00a      	b.n	800ecae <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800ec9e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800eca2:	b2db      	uxtb	r3, r3
 800eca4:	4619      	mov	r1, r3
 800eca6:	6878      	ldr	r0, [r7, #4]
 800eca8:	f006 f9ca 	bl	8015040 <USBD_LL_StallEP>
      break;
 800ecac:	bf00      	nop
  }

  return USBD_OK;
 800ecae:	2300      	movs	r3, #0
}
 800ecb0:	4618      	mov	r0, r3
 800ecb2:	3708      	adds	r7, #8
 800ecb4:	46bd      	mov	sp, r7
 800ecb6:	bd80      	pop	{r7, pc}

0800ecb8 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ecb8:	b580      	push	{r7, lr}
 800ecba:	b086      	sub	sp, #24
 800ecbc:	af00      	add	r7, sp, #0
 800ecbe:	60f8      	str	r0, [r7, #12]
 800ecc0:	460b      	mov	r3, r1
 800ecc2:	607a      	str	r2, [r7, #4]
 800ecc4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800ecc6:	7afb      	ldrb	r3, [r7, #11]
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d14b      	bne.n	800ed64 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800eccc:	68fb      	ldr	r3, [r7, #12]
 800ecce:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800ecd2:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ecd4:	68fb      	ldr	r3, [r7, #12]
 800ecd6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ecda:	2b03      	cmp	r3, #3
 800ecdc:	d134      	bne.n	800ed48 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800ecde:	697b      	ldr	r3, [r7, #20]
 800ece0:	68da      	ldr	r2, [r3, #12]
 800ece2:	697b      	ldr	r3, [r7, #20]
 800ece4:	691b      	ldr	r3, [r3, #16]
 800ece6:	429a      	cmp	r2, r3
 800ece8:	d919      	bls.n	800ed1e <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800ecea:	697b      	ldr	r3, [r7, #20]
 800ecec:	68da      	ldr	r2, [r3, #12]
 800ecee:	697b      	ldr	r3, [r7, #20]
 800ecf0:	691b      	ldr	r3, [r3, #16]
 800ecf2:	1ad2      	subs	r2, r2, r3
 800ecf4:	697b      	ldr	r3, [r7, #20]
 800ecf6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800ecf8:	697b      	ldr	r3, [r7, #20]
 800ecfa:	68da      	ldr	r2, [r3, #12]
 800ecfc:	697b      	ldr	r3, [r7, #20]
 800ecfe:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800ed00:	429a      	cmp	r2, r3
 800ed02:	d203      	bcs.n	800ed0c <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800ed04:	697b      	ldr	r3, [r7, #20]
 800ed06:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800ed08:	b29b      	uxth	r3, r3
 800ed0a:	e002      	b.n	800ed12 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800ed0c:	697b      	ldr	r3, [r7, #20]
 800ed0e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800ed10:	b29b      	uxth	r3, r3
 800ed12:	461a      	mov	r2, r3
 800ed14:	6879      	ldr	r1, [r7, #4]
 800ed16:	68f8      	ldr	r0, [r7, #12]
 800ed18:	f000 ff84 	bl	800fc24 <USBD_CtlContinueRx>
 800ed1c:	e038      	b.n	800ed90 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ed24:	691b      	ldr	r3, [r3, #16]
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d00a      	beq.n	800ed40 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ed2a:	68fb      	ldr	r3, [r7, #12]
 800ed2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800ed30:	2b03      	cmp	r3, #3
 800ed32:	d105      	bne.n	800ed40 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ed3a:	691b      	ldr	r3, [r3, #16]
 800ed3c:	68f8      	ldr	r0, [r7, #12]
 800ed3e:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800ed40:	68f8      	ldr	r0, [r7, #12]
 800ed42:	f000 ff81 	bl	800fc48 <USBD_CtlSendStatus>
 800ed46:	e023      	b.n	800ed90 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ed4e:	2b05      	cmp	r3, #5
 800ed50:	d11e      	bne.n	800ed90 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	2200      	movs	r2, #0
 800ed56:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800ed5a:	2100      	movs	r1, #0
 800ed5c:	68f8      	ldr	r0, [r7, #12]
 800ed5e:	f006 f96f 	bl	8015040 <USBD_LL_StallEP>
 800ed62:	e015      	b.n	800ed90 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800ed64:	68fb      	ldr	r3, [r7, #12]
 800ed66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ed6a:	699b      	ldr	r3, [r3, #24]
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d00d      	beq.n	800ed8c <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800ed76:	2b03      	cmp	r3, #3
 800ed78:	d108      	bne.n	800ed8c <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ed80:	699b      	ldr	r3, [r3, #24]
 800ed82:	7afa      	ldrb	r2, [r7, #11]
 800ed84:	4611      	mov	r1, r2
 800ed86:	68f8      	ldr	r0, [r7, #12]
 800ed88:	4798      	blx	r3
 800ed8a:	e001      	b.n	800ed90 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800ed8c:	2302      	movs	r3, #2
 800ed8e:	e000      	b.n	800ed92 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800ed90:	2300      	movs	r3, #0
}
 800ed92:	4618      	mov	r0, r3
 800ed94:	3718      	adds	r7, #24
 800ed96:	46bd      	mov	sp, r7
 800ed98:	bd80      	pop	{r7, pc}

0800ed9a <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ed9a:	b580      	push	{r7, lr}
 800ed9c:	b086      	sub	sp, #24
 800ed9e:	af00      	add	r7, sp, #0
 800eda0:	60f8      	str	r0, [r7, #12]
 800eda2:	460b      	mov	r3, r1
 800eda4:	607a      	str	r2, [r7, #4]
 800eda6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800eda8:	7afb      	ldrb	r3, [r7, #11]
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d17f      	bne.n	800eeae <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	3314      	adds	r3, #20
 800edb2:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800edb4:	68fb      	ldr	r3, [r7, #12]
 800edb6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800edba:	2b02      	cmp	r3, #2
 800edbc:	d15c      	bne.n	800ee78 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800edbe:	697b      	ldr	r3, [r7, #20]
 800edc0:	68da      	ldr	r2, [r3, #12]
 800edc2:	697b      	ldr	r3, [r7, #20]
 800edc4:	691b      	ldr	r3, [r3, #16]
 800edc6:	429a      	cmp	r2, r3
 800edc8:	d915      	bls.n	800edf6 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800edca:	697b      	ldr	r3, [r7, #20]
 800edcc:	68da      	ldr	r2, [r3, #12]
 800edce:	697b      	ldr	r3, [r7, #20]
 800edd0:	691b      	ldr	r3, [r3, #16]
 800edd2:	1ad2      	subs	r2, r2, r3
 800edd4:	697b      	ldr	r3, [r7, #20]
 800edd6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800edd8:	697b      	ldr	r3, [r7, #20]
 800edda:	68db      	ldr	r3, [r3, #12]
 800eddc:	b29b      	uxth	r3, r3
 800edde:	461a      	mov	r2, r3
 800ede0:	6879      	ldr	r1, [r7, #4]
 800ede2:	68f8      	ldr	r0, [r7, #12]
 800ede4:	f000 feee 	bl	800fbc4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ede8:	2300      	movs	r3, #0
 800edea:	2200      	movs	r2, #0
 800edec:	2100      	movs	r1, #0
 800edee:	68f8      	ldr	r0, [r7, #12]
 800edf0:	f006 f9d1 	bl	8015196 <USBD_LL_PrepareReceive>
 800edf4:	e04e      	b.n	800ee94 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800edf6:	697b      	ldr	r3, [r7, #20]
 800edf8:	689b      	ldr	r3, [r3, #8]
 800edfa:	697a      	ldr	r2, [r7, #20]
 800edfc:	6912      	ldr	r2, [r2, #16]
 800edfe:	fbb3 f1f2 	udiv	r1, r3, r2
 800ee02:	fb02 f201 	mul.w	r2, r2, r1
 800ee06:	1a9b      	subs	r3, r3, r2
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d11c      	bne.n	800ee46 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800ee0c:	697b      	ldr	r3, [r7, #20]
 800ee0e:	689a      	ldr	r2, [r3, #8]
 800ee10:	697b      	ldr	r3, [r7, #20]
 800ee12:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800ee14:	429a      	cmp	r2, r3
 800ee16:	d316      	bcc.n	800ee46 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800ee18:	697b      	ldr	r3, [r7, #20]
 800ee1a:	689a      	ldr	r2, [r3, #8]
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ee22:	429a      	cmp	r2, r3
 800ee24:	d20f      	bcs.n	800ee46 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ee26:	2200      	movs	r2, #0
 800ee28:	2100      	movs	r1, #0
 800ee2a:	68f8      	ldr	r0, [r7, #12]
 800ee2c:	f000 feca 	bl	800fbc4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	2200      	movs	r2, #0
 800ee34:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ee38:	2300      	movs	r3, #0
 800ee3a:	2200      	movs	r2, #0
 800ee3c:	2100      	movs	r1, #0
 800ee3e:	68f8      	ldr	r0, [r7, #12]
 800ee40:	f006 f9a9 	bl	8015196 <USBD_LL_PrepareReceive>
 800ee44:	e026      	b.n	800ee94 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ee4c:	68db      	ldr	r3, [r3, #12]
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d00a      	beq.n	800ee68 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ee52:	68fb      	ldr	r3, [r7, #12]
 800ee54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ee58:	2b03      	cmp	r3, #3
 800ee5a:	d105      	bne.n	800ee68 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800ee5c:	68fb      	ldr	r3, [r7, #12]
 800ee5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ee62:	68db      	ldr	r3, [r3, #12]
 800ee64:	68f8      	ldr	r0, [r7, #12]
 800ee66:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800ee68:	2180      	movs	r1, #128	; 0x80
 800ee6a:	68f8      	ldr	r0, [r7, #12]
 800ee6c:	f006 f8e8 	bl	8015040 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800ee70:	68f8      	ldr	r0, [r7, #12]
 800ee72:	f000 fefc 	bl	800fc6e <USBD_CtlReceiveStatus>
 800ee76:	e00d      	b.n	800ee94 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ee7e:	2b04      	cmp	r3, #4
 800ee80:	d004      	beq.n	800ee8c <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800ee82:	68fb      	ldr	r3, [r7, #12]
 800ee84:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d103      	bne.n	800ee94 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800ee8c:	2180      	movs	r1, #128	; 0x80
 800ee8e:	68f8      	ldr	r0, [r7, #12]
 800ee90:	f006 f8d6 	bl	8015040 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800ee9a:	2b01      	cmp	r3, #1
 800ee9c:	d11d      	bne.n	800eeda <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800ee9e:	68f8      	ldr	r0, [r7, #12]
 800eea0:	f7ff fe83 	bl	800ebaa <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	2200      	movs	r2, #0
 800eea8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800eeac:	e015      	b.n	800eeda <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eeb4:	695b      	ldr	r3, [r3, #20]
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d00d      	beq.n	800eed6 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800eeba:	68fb      	ldr	r3, [r7, #12]
 800eebc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800eec0:	2b03      	cmp	r3, #3
 800eec2:	d108      	bne.n	800eed6 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eeca:	695b      	ldr	r3, [r3, #20]
 800eecc:	7afa      	ldrb	r2, [r7, #11]
 800eece:	4611      	mov	r1, r2
 800eed0:	68f8      	ldr	r0, [r7, #12]
 800eed2:	4798      	blx	r3
 800eed4:	e001      	b.n	800eeda <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800eed6:	2302      	movs	r3, #2
 800eed8:	e000      	b.n	800eedc <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800eeda:	2300      	movs	r3, #0
}
 800eedc:	4618      	mov	r0, r3
 800eede:	3718      	adds	r7, #24
 800eee0:	46bd      	mov	sp, r7
 800eee2:	bd80      	pop	{r7, pc}

0800eee4 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800eee4:	b580      	push	{r7, lr}
 800eee6:	b082      	sub	sp, #8
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800eeec:	2340      	movs	r3, #64	; 0x40
 800eeee:	2200      	movs	r2, #0
 800eef0:	2100      	movs	r1, #0
 800eef2:	6878      	ldr	r0, [r7, #4]
 800eef4:	f006 f85f 	bl	8014fb6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	2201      	movs	r2, #1
 800eefc:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	2240      	movs	r2, #64	; 0x40
 800ef04:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ef08:	2340      	movs	r3, #64	; 0x40
 800ef0a:	2200      	movs	r2, #0
 800ef0c:	2180      	movs	r1, #128	; 0x80
 800ef0e:	6878      	ldr	r0, [r7, #4]
 800ef10:	f006 f851 	bl	8014fb6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	2201      	movs	r2, #1
 800ef18:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	2240      	movs	r2, #64	; 0x40
 800ef1e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	2201      	movs	r2, #1
 800ef24:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	2200      	movs	r2, #0
 800ef2c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	2200      	movs	r2, #0
 800ef34:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	2200      	movs	r2, #0
 800ef3a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d009      	beq.n	800ef5c <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ef4e:	685b      	ldr	r3, [r3, #4]
 800ef50:	687a      	ldr	r2, [r7, #4]
 800ef52:	6852      	ldr	r2, [r2, #4]
 800ef54:	b2d2      	uxtb	r2, r2
 800ef56:	4611      	mov	r1, r2
 800ef58:	6878      	ldr	r0, [r7, #4]
 800ef5a:	4798      	blx	r3
  }

  return USBD_OK;
 800ef5c:	2300      	movs	r3, #0
}
 800ef5e:	4618      	mov	r0, r3
 800ef60:	3708      	adds	r7, #8
 800ef62:	46bd      	mov	sp, r7
 800ef64:	bd80      	pop	{r7, pc}

0800ef66 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ef66:	b480      	push	{r7}
 800ef68:	b083      	sub	sp, #12
 800ef6a:	af00      	add	r7, sp, #0
 800ef6c:	6078      	str	r0, [r7, #4]
 800ef6e:	460b      	mov	r3, r1
 800ef70:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	78fa      	ldrb	r2, [r7, #3]
 800ef76:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ef78:	2300      	movs	r3, #0
}
 800ef7a:	4618      	mov	r0, r3
 800ef7c:	370c      	adds	r7, #12
 800ef7e:	46bd      	mov	sp, r7
 800ef80:	bc80      	pop	{r7}
 800ef82:	4770      	bx	lr

0800ef84 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ef84:	b480      	push	{r7}
 800ef86:	b083      	sub	sp, #12
 800ef88:	af00      	add	r7, sp, #0
 800ef8a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	2204      	movs	r2, #4
 800ef9c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800efa0:	2300      	movs	r3, #0
}
 800efa2:	4618      	mov	r0, r3
 800efa4:	370c      	adds	r7, #12
 800efa6:	46bd      	mov	sp, r7
 800efa8:	bc80      	pop	{r7}
 800efaa:	4770      	bx	lr

0800efac <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800efac:	b480      	push	{r7}
 800efae:	b083      	sub	sp, #12
 800efb0:	af00      	add	r7, sp, #0
 800efb2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800efba:	2b04      	cmp	r3, #4
 800efbc:	d105      	bne.n	800efca <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800efca:	2300      	movs	r3, #0
}
 800efcc:	4618      	mov	r0, r3
 800efce:	370c      	adds	r7, #12
 800efd0:	46bd      	mov	sp, r7
 800efd2:	bc80      	pop	{r7}
 800efd4:	4770      	bx	lr

0800efd6 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800efd6:	b580      	push	{r7, lr}
 800efd8:	b082      	sub	sp, #8
 800efda:	af00      	add	r7, sp, #0
 800efdc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800efe4:	2b03      	cmp	r3, #3
 800efe6:	d10b      	bne.n	800f000 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800efee:	69db      	ldr	r3, [r3, #28]
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d005      	beq.n	800f000 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800effa:	69db      	ldr	r3, [r3, #28]
 800effc:	6878      	ldr	r0, [r7, #4]
 800effe:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f000:	2300      	movs	r3, #0
}
 800f002:	4618      	mov	r0, r3
 800f004:	3708      	adds	r7, #8
 800f006:	46bd      	mov	sp, r7
 800f008:	bd80      	pop	{r7, pc}

0800f00a <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800f00a:	b480      	push	{r7}
 800f00c:	b083      	sub	sp, #12
 800f00e:	af00      	add	r7, sp, #0
 800f010:	6078      	str	r0, [r7, #4]
 800f012:	460b      	mov	r3, r1
 800f014:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800f016:	2300      	movs	r3, #0
}
 800f018:	4618      	mov	r0, r3
 800f01a:	370c      	adds	r7, #12
 800f01c:	46bd      	mov	sp, r7
 800f01e:	bc80      	pop	{r7}
 800f020:	4770      	bx	lr

0800f022 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800f022:	b480      	push	{r7}
 800f024:	b083      	sub	sp, #12
 800f026:	af00      	add	r7, sp, #0
 800f028:	6078      	str	r0, [r7, #4]
 800f02a:	460b      	mov	r3, r1
 800f02c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800f02e:	2300      	movs	r3, #0
}
 800f030:	4618      	mov	r0, r3
 800f032:	370c      	adds	r7, #12
 800f034:	46bd      	mov	sp, r7
 800f036:	bc80      	pop	{r7}
 800f038:	4770      	bx	lr

0800f03a <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800f03a:	b480      	push	{r7}
 800f03c:	b083      	sub	sp, #12
 800f03e:	af00      	add	r7, sp, #0
 800f040:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f042:	2300      	movs	r3, #0
}
 800f044:	4618      	mov	r0, r3
 800f046:	370c      	adds	r7, #12
 800f048:	46bd      	mov	sp, r7
 800f04a:	bc80      	pop	{r7}
 800f04c:	4770      	bx	lr

0800f04e <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800f04e:	b580      	push	{r7, lr}
 800f050:	b082      	sub	sp, #8
 800f052:	af00      	add	r7, sp, #0
 800f054:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	2201      	movs	r2, #1
 800f05a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f064:	685b      	ldr	r3, [r3, #4]
 800f066:	687a      	ldr	r2, [r7, #4]
 800f068:	6852      	ldr	r2, [r2, #4]
 800f06a:	b2d2      	uxtb	r2, r2
 800f06c:	4611      	mov	r1, r2
 800f06e:	6878      	ldr	r0, [r7, #4]
 800f070:	4798      	blx	r3

  return USBD_OK;
 800f072:	2300      	movs	r3, #0
}
 800f074:	4618      	mov	r0, r3
 800f076:	3708      	adds	r7, #8
 800f078:	46bd      	mov	sp, r7
 800f07a:	bd80      	pop	{r7, pc}

0800f07c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800f07c:	b580      	push	{r7, lr}
 800f07e:	b084      	sub	sp, #16
 800f080:	af00      	add	r7, sp, #0
 800f082:	6078      	str	r0, [r7, #4]
 800f084:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f086:	2300      	movs	r3, #0
 800f088:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f08a:	683b      	ldr	r3, [r7, #0]
 800f08c:	781b      	ldrb	r3, [r3, #0]
 800f08e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f092:	2b20      	cmp	r3, #32
 800f094:	d004      	beq.n	800f0a0 <USBD_StdDevReq+0x24>
 800f096:	2b40      	cmp	r3, #64	; 0x40
 800f098:	d002      	beq.n	800f0a0 <USBD_StdDevReq+0x24>
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d008      	beq.n	800f0b0 <USBD_StdDevReq+0x34>
 800f09e:	e04c      	b.n	800f13a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f0a6:	689b      	ldr	r3, [r3, #8]
 800f0a8:	6839      	ldr	r1, [r7, #0]
 800f0aa:	6878      	ldr	r0, [r7, #4]
 800f0ac:	4798      	blx	r3
      break;
 800f0ae:	e049      	b.n	800f144 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f0b0:	683b      	ldr	r3, [r7, #0]
 800f0b2:	785b      	ldrb	r3, [r3, #1]
 800f0b4:	2b09      	cmp	r3, #9
 800f0b6:	d83a      	bhi.n	800f12e <USBD_StdDevReq+0xb2>
 800f0b8:	a201      	add	r2, pc, #4	; (adr r2, 800f0c0 <USBD_StdDevReq+0x44>)
 800f0ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0be:	bf00      	nop
 800f0c0:	0800f111 	.word	0x0800f111
 800f0c4:	0800f125 	.word	0x0800f125
 800f0c8:	0800f12f 	.word	0x0800f12f
 800f0cc:	0800f11b 	.word	0x0800f11b
 800f0d0:	0800f12f 	.word	0x0800f12f
 800f0d4:	0800f0f3 	.word	0x0800f0f3
 800f0d8:	0800f0e9 	.word	0x0800f0e9
 800f0dc:	0800f12f 	.word	0x0800f12f
 800f0e0:	0800f107 	.word	0x0800f107
 800f0e4:	0800f0fd 	.word	0x0800f0fd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f0e8:	6839      	ldr	r1, [r7, #0]
 800f0ea:	6878      	ldr	r0, [r7, #4]
 800f0ec:	f000 f9d4 	bl	800f498 <USBD_GetDescriptor>
          break;
 800f0f0:	e022      	b.n	800f138 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f0f2:	6839      	ldr	r1, [r7, #0]
 800f0f4:	6878      	ldr	r0, [r7, #4]
 800f0f6:	f000 fb37 	bl	800f768 <USBD_SetAddress>
          break;
 800f0fa:	e01d      	b.n	800f138 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800f0fc:	6839      	ldr	r1, [r7, #0]
 800f0fe:	6878      	ldr	r0, [r7, #4]
 800f100:	f000 fb74 	bl	800f7ec <USBD_SetConfig>
          break;
 800f104:	e018      	b.n	800f138 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f106:	6839      	ldr	r1, [r7, #0]
 800f108:	6878      	ldr	r0, [r7, #4]
 800f10a:	f000 fbfd 	bl	800f908 <USBD_GetConfig>
          break;
 800f10e:	e013      	b.n	800f138 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f110:	6839      	ldr	r1, [r7, #0]
 800f112:	6878      	ldr	r0, [r7, #4]
 800f114:	f000 fc2c 	bl	800f970 <USBD_GetStatus>
          break;
 800f118:	e00e      	b.n	800f138 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f11a:	6839      	ldr	r1, [r7, #0]
 800f11c:	6878      	ldr	r0, [r7, #4]
 800f11e:	f000 fc5a 	bl	800f9d6 <USBD_SetFeature>
          break;
 800f122:	e009      	b.n	800f138 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f124:	6839      	ldr	r1, [r7, #0]
 800f126:	6878      	ldr	r0, [r7, #4]
 800f128:	f000 fc69 	bl	800f9fe <USBD_ClrFeature>
          break;
 800f12c:	e004      	b.n	800f138 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800f12e:	6839      	ldr	r1, [r7, #0]
 800f130:	6878      	ldr	r0, [r7, #4]
 800f132:	f000 fcc1 	bl	800fab8 <USBD_CtlError>
          break;
 800f136:	bf00      	nop
      }
      break;
 800f138:	e004      	b.n	800f144 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800f13a:	6839      	ldr	r1, [r7, #0]
 800f13c:	6878      	ldr	r0, [r7, #4]
 800f13e:	f000 fcbb 	bl	800fab8 <USBD_CtlError>
      break;
 800f142:	bf00      	nop
  }

  return ret;
 800f144:	7bfb      	ldrb	r3, [r7, #15]
}
 800f146:	4618      	mov	r0, r3
 800f148:	3710      	adds	r7, #16
 800f14a:	46bd      	mov	sp, r7
 800f14c:	bd80      	pop	{r7, pc}
 800f14e:	bf00      	nop

0800f150 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800f150:	b580      	push	{r7, lr}
 800f152:	b084      	sub	sp, #16
 800f154:	af00      	add	r7, sp, #0
 800f156:	6078      	str	r0, [r7, #4]
 800f158:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f15a:	2300      	movs	r3, #0
 800f15c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f15e:	683b      	ldr	r3, [r7, #0]
 800f160:	781b      	ldrb	r3, [r3, #0]
 800f162:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f166:	2b20      	cmp	r3, #32
 800f168:	d003      	beq.n	800f172 <USBD_StdItfReq+0x22>
 800f16a:	2b40      	cmp	r3, #64	; 0x40
 800f16c:	d001      	beq.n	800f172 <USBD_StdItfReq+0x22>
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d12a      	bne.n	800f1c8 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f178:	3b01      	subs	r3, #1
 800f17a:	2b02      	cmp	r3, #2
 800f17c:	d81d      	bhi.n	800f1ba <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f17e:	683b      	ldr	r3, [r7, #0]
 800f180:	889b      	ldrh	r3, [r3, #4]
 800f182:	b2db      	uxtb	r3, r3
 800f184:	2b01      	cmp	r3, #1
 800f186:	d813      	bhi.n	800f1b0 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f18e:	689b      	ldr	r3, [r3, #8]
 800f190:	6839      	ldr	r1, [r7, #0]
 800f192:	6878      	ldr	r0, [r7, #4]
 800f194:	4798      	blx	r3
 800f196:	4603      	mov	r3, r0
 800f198:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f19a:	683b      	ldr	r3, [r7, #0]
 800f19c:	88db      	ldrh	r3, [r3, #6]
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d110      	bne.n	800f1c4 <USBD_StdItfReq+0x74>
 800f1a2:	7bfb      	ldrb	r3, [r7, #15]
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d10d      	bne.n	800f1c4 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800f1a8:	6878      	ldr	r0, [r7, #4]
 800f1aa:	f000 fd4d 	bl	800fc48 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f1ae:	e009      	b.n	800f1c4 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800f1b0:	6839      	ldr	r1, [r7, #0]
 800f1b2:	6878      	ldr	r0, [r7, #4]
 800f1b4:	f000 fc80 	bl	800fab8 <USBD_CtlError>
          break;
 800f1b8:	e004      	b.n	800f1c4 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800f1ba:	6839      	ldr	r1, [r7, #0]
 800f1bc:	6878      	ldr	r0, [r7, #4]
 800f1be:	f000 fc7b 	bl	800fab8 <USBD_CtlError>
          break;
 800f1c2:	e000      	b.n	800f1c6 <USBD_StdItfReq+0x76>
          break;
 800f1c4:	bf00      	nop
      }
      break;
 800f1c6:	e004      	b.n	800f1d2 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800f1c8:	6839      	ldr	r1, [r7, #0]
 800f1ca:	6878      	ldr	r0, [r7, #4]
 800f1cc:	f000 fc74 	bl	800fab8 <USBD_CtlError>
      break;
 800f1d0:	bf00      	nop
  }

  return USBD_OK;
 800f1d2:	2300      	movs	r3, #0
}
 800f1d4:	4618      	mov	r0, r3
 800f1d6:	3710      	adds	r7, #16
 800f1d8:	46bd      	mov	sp, r7
 800f1da:	bd80      	pop	{r7, pc}

0800f1dc <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800f1dc:	b580      	push	{r7, lr}
 800f1de:	b084      	sub	sp, #16
 800f1e0:	af00      	add	r7, sp, #0
 800f1e2:	6078      	str	r0, [r7, #4]
 800f1e4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800f1e6:	2300      	movs	r3, #0
 800f1e8:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800f1ea:	683b      	ldr	r3, [r7, #0]
 800f1ec:	889b      	ldrh	r3, [r3, #4]
 800f1ee:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f1f0:	683b      	ldr	r3, [r7, #0]
 800f1f2:	781b      	ldrb	r3, [r3, #0]
 800f1f4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f1f8:	2b20      	cmp	r3, #32
 800f1fa:	d004      	beq.n	800f206 <USBD_StdEPReq+0x2a>
 800f1fc:	2b40      	cmp	r3, #64	; 0x40
 800f1fe:	d002      	beq.n	800f206 <USBD_StdEPReq+0x2a>
 800f200:	2b00      	cmp	r3, #0
 800f202:	d008      	beq.n	800f216 <USBD_StdEPReq+0x3a>
 800f204:	e13d      	b.n	800f482 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f20c:	689b      	ldr	r3, [r3, #8]
 800f20e:	6839      	ldr	r1, [r7, #0]
 800f210:	6878      	ldr	r0, [r7, #4]
 800f212:	4798      	blx	r3
      break;
 800f214:	e13a      	b.n	800f48c <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800f216:	683b      	ldr	r3, [r7, #0]
 800f218:	781b      	ldrb	r3, [r3, #0]
 800f21a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f21e:	2b20      	cmp	r3, #32
 800f220:	d10a      	bne.n	800f238 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f228:	689b      	ldr	r3, [r3, #8]
 800f22a:	6839      	ldr	r1, [r7, #0]
 800f22c:	6878      	ldr	r0, [r7, #4]
 800f22e:	4798      	blx	r3
 800f230:	4603      	mov	r3, r0
 800f232:	73fb      	strb	r3, [r7, #15]

        return ret;
 800f234:	7bfb      	ldrb	r3, [r7, #15]
 800f236:	e12a      	b.n	800f48e <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800f238:	683b      	ldr	r3, [r7, #0]
 800f23a:	785b      	ldrb	r3, [r3, #1]
 800f23c:	2b01      	cmp	r3, #1
 800f23e:	d03e      	beq.n	800f2be <USBD_StdEPReq+0xe2>
 800f240:	2b03      	cmp	r3, #3
 800f242:	d002      	beq.n	800f24a <USBD_StdEPReq+0x6e>
 800f244:	2b00      	cmp	r3, #0
 800f246:	d070      	beq.n	800f32a <USBD_StdEPReq+0x14e>
 800f248:	e115      	b.n	800f476 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f250:	2b02      	cmp	r3, #2
 800f252:	d002      	beq.n	800f25a <USBD_StdEPReq+0x7e>
 800f254:	2b03      	cmp	r3, #3
 800f256:	d015      	beq.n	800f284 <USBD_StdEPReq+0xa8>
 800f258:	e02b      	b.n	800f2b2 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f25a:	7bbb      	ldrb	r3, [r7, #14]
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d00c      	beq.n	800f27a <USBD_StdEPReq+0x9e>
 800f260:	7bbb      	ldrb	r3, [r7, #14]
 800f262:	2b80      	cmp	r3, #128	; 0x80
 800f264:	d009      	beq.n	800f27a <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800f266:	7bbb      	ldrb	r3, [r7, #14]
 800f268:	4619      	mov	r1, r3
 800f26a:	6878      	ldr	r0, [r7, #4]
 800f26c:	f005 fee8 	bl	8015040 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800f270:	2180      	movs	r1, #128	; 0x80
 800f272:	6878      	ldr	r0, [r7, #4]
 800f274:	f005 fee4 	bl	8015040 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f278:	e020      	b.n	800f2bc <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800f27a:	6839      	ldr	r1, [r7, #0]
 800f27c:	6878      	ldr	r0, [r7, #4]
 800f27e:	f000 fc1b 	bl	800fab8 <USBD_CtlError>
              break;
 800f282:	e01b      	b.n	800f2bc <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f284:	683b      	ldr	r3, [r7, #0]
 800f286:	885b      	ldrh	r3, [r3, #2]
 800f288:	2b00      	cmp	r3, #0
 800f28a:	d10e      	bne.n	800f2aa <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800f28c:	7bbb      	ldrb	r3, [r7, #14]
 800f28e:	2b00      	cmp	r3, #0
 800f290:	d00b      	beq.n	800f2aa <USBD_StdEPReq+0xce>
 800f292:	7bbb      	ldrb	r3, [r7, #14]
 800f294:	2b80      	cmp	r3, #128	; 0x80
 800f296:	d008      	beq.n	800f2aa <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f298:	683b      	ldr	r3, [r7, #0]
 800f29a:	88db      	ldrh	r3, [r3, #6]
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d104      	bne.n	800f2aa <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800f2a0:	7bbb      	ldrb	r3, [r7, #14]
 800f2a2:	4619      	mov	r1, r3
 800f2a4:	6878      	ldr	r0, [r7, #4]
 800f2a6:	f005 fecb 	bl	8015040 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800f2aa:	6878      	ldr	r0, [r7, #4]
 800f2ac:	f000 fccc 	bl	800fc48 <USBD_CtlSendStatus>

              break;
 800f2b0:	e004      	b.n	800f2bc <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800f2b2:	6839      	ldr	r1, [r7, #0]
 800f2b4:	6878      	ldr	r0, [r7, #4]
 800f2b6:	f000 fbff 	bl	800fab8 <USBD_CtlError>
              break;
 800f2ba:	bf00      	nop
          }
          break;
 800f2bc:	e0e0      	b.n	800f480 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f2c4:	2b02      	cmp	r3, #2
 800f2c6:	d002      	beq.n	800f2ce <USBD_StdEPReq+0xf2>
 800f2c8:	2b03      	cmp	r3, #3
 800f2ca:	d015      	beq.n	800f2f8 <USBD_StdEPReq+0x11c>
 800f2cc:	e026      	b.n	800f31c <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f2ce:	7bbb      	ldrb	r3, [r7, #14]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d00c      	beq.n	800f2ee <USBD_StdEPReq+0x112>
 800f2d4:	7bbb      	ldrb	r3, [r7, #14]
 800f2d6:	2b80      	cmp	r3, #128	; 0x80
 800f2d8:	d009      	beq.n	800f2ee <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800f2da:	7bbb      	ldrb	r3, [r7, #14]
 800f2dc:	4619      	mov	r1, r3
 800f2de:	6878      	ldr	r0, [r7, #4]
 800f2e0:	f005 feae 	bl	8015040 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800f2e4:	2180      	movs	r1, #128	; 0x80
 800f2e6:	6878      	ldr	r0, [r7, #4]
 800f2e8:	f005 feaa 	bl	8015040 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f2ec:	e01c      	b.n	800f328 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800f2ee:	6839      	ldr	r1, [r7, #0]
 800f2f0:	6878      	ldr	r0, [r7, #4]
 800f2f2:	f000 fbe1 	bl	800fab8 <USBD_CtlError>
              break;
 800f2f6:	e017      	b.n	800f328 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f2f8:	683b      	ldr	r3, [r7, #0]
 800f2fa:	885b      	ldrh	r3, [r3, #2]
 800f2fc:	2b00      	cmp	r3, #0
 800f2fe:	d112      	bne.n	800f326 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f300:	7bbb      	ldrb	r3, [r7, #14]
 800f302:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f306:	2b00      	cmp	r3, #0
 800f308:	d004      	beq.n	800f314 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800f30a:	7bbb      	ldrb	r3, [r7, #14]
 800f30c:	4619      	mov	r1, r3
 800f30e:	6878      	ldr	r0, [r7, #4]
 800f310:	f005 feb5 	bl	801507e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800f314:	6878      	ldr	r0, [r7, #4]
 800f316:	f000 fc97 	bl	800fc48 <USBD_CtlSendStatus>
              }
              break;
 800f31a:	e004      	b.n	800f326 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800f31c:	6839      	ldr	r1, [r7, #0]
 800f31e:	6878      	ldr	r0, [r7, #4]
 800f320:	f000 fbca 	bl	800fab8 <USBD_CtlError>
              break;
 800f324:	e000      	b.n	800f328 <USBD_StdEPReq+0x14c>
              break;
 800f326:	bf00      	nop
          }
          break;
 800f328:	e0aa      	b.n	800f480 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f330:	2b02      	cmp	r3, #2
 800f332:	d002      	beq.n	800f33a <USBD_StdEPReq+0x15e>
 800f334:	2b03      	cmp	r3, #3
 800f336:	d032      	beq.n	800f39e <USBD_StdEPReq+0x1c2>
 800f338:	e097      	b.n	800f46a <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f33a:	7bbb      	ldrb	r3, [r7, #14]
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d007      	beq.n	800f350 <USBD_StdEPReq+0x174>
 800f340:	7bbb      	ldrb	r3, [r7, #14]
 800f342:	2b80      	cmp	r3, #128	; 0x80
 800f344:	d004      	beq.n	800f350 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800f346:	6839      	ldr	r1, [r7, #0]
 800f348:	6878      	ldr	r0, [r7, #4]
 800f34a:	f000 fbb5 	bl	800fab8 <USBD_CtlError>
                break;
 800f34e:	e091      	b.n	800f474 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f350:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f354:	2b00      	cmp	r3, #0
 800f356:	da0b      	bge.n	800f370 <USBD_StdEPReq+0x194>
 800f358:	7bbb      	ldrb	r3, [r7, #14]
 800f35a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f35e:	4613      	mov	r3, r2
 800f360:	009b      	lsls	r3, r3, #2
 800f362:	4413      	add	r3, r2
 800f364:	009b      	lsls	r3, r3, #2
 800f366:	3310      	adds	r3, #16
 800f368:	687a      	ldr	r2, [r7, #4]
 800f36a:	4413      	add	r3, r2
 800f36c:	3304      	adds	r3, #4
 800f36e:	e00b      	b.n	800f388 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f370:	7bbb      	ldrb	r3, [r7, #14]
 800f372:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f376:	4613      	mov	r3, r2
 800f378:	009b      	lsls	r3, r3, #2
 800f37a:	4413      	add	r3, r2
 800f37c:	009b      	lsls	r3, r3, #2
 800f37e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f382:	687a      	ldr	r2, [r7, #4]
 800f384:	4413      	add	r3, r2
 800f386:	3304      	adds	r3, #4
 800f388:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f38a:	68bb      	ldr	r3, [r7, #8]
 800f38c:	2200      	movs	r2, #0
 800f38e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800f390:	68bb      	ldr	r3, [r7, #8]
 800f392:	2202      	movs	r2, #2
 800f394:	4619      	mov	r1, r3
 800f396:	6878      	ldr	r0, [r7, #4]
 800f398:	f000 fbf8 	bl	800fb8c <USBD_CtlSendData>
              break;
 800f39c:	e06a      	b.n	800f474 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f39e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	da11      	bge.n	800f3ca <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f3a6:	7bbb      	ldrb	r3, [r7, #14]
 800f3a8:	f003 020f 	and.w	r2, r3, #15
 800f3ac:	6879      	ldr	r1, [r7, #4]
 800f3ae:	4613      	mov	r3, r2
 800f3b0:	009b      	lsls	r3, r3, #2
 800f3b2:	4413      	add	r3, r2
 800f3b4:	009b      	lsls	r3, r3, #2
 800f3b6:	440b      	add	r3, r1
 800f3b8:	3318      	adds	r3, #24
 800f3ba:	681b      	ldr	r3, [r3, #0]
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d117      	bne.n	800f3f0 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800f3c0:	6839      	ldr	r1, [r7, #0]
 800f3c2:	6878      	ldr	r0, [r7, #4]
 800f3c4:	f000 fb78 	bl	800fab8 <USBD_CtlError>
                  break;
 800f3c8:	e054      	b.n	800f474 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f3ca:	7bbb      	ldrb	r3, [r7, #14]
 800f3cc:	f003 020f 	and.w	r2, r3, #15
 800f3d0:	6879      	ldr	r1, [r7, #4]
 800f3d2:	4613      	mov	r3, r2
 800f3d4:	009b      	lsls	r3, r3, #2
 800f3d6:	4413      	add	r3, r2
 800f3d8:	009b      	lsls	r3, r3, #2
 800f3da:	440b      	add	r3, r1
 800f3dc:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	d104      	bne.n	800f3f0 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800f3e6:	6839      	ldr	r1, [r7, #0]
 800f3e8:	6878      	ldr	r0, [r7, #4]
 800f3ea:	f000 fb65 	bl	800fab8 <USBD_CtlError>
                  break;
 800f3ee:	e041      	b.n	800f474 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f3f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	da0b      	bge.n	800f410 <USBD_StdEPReq+0x234>
 800f3f8:	7bbb      	ldrb	r3, [r7, #14]
 800f3fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f3fe:	4613      	mov	r3, r2
 800f400:	009b      	lsls	r3, r3, #2
 800f402:	4413      	add	r3, r2
 800f404:	009b      	lsls	r3, r3, #2
 800f406:	3310      	adds	r3, #16
 800f408:	687a      	ldr	r2, [r7, #4]
 800f40a:	4413      	add	r3, r2
 800f40c:	3304      	adds	r3, #4
 800f40e:	e00b      	b.n	800f428 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f410:	7bbb      	ldrb	r3, [r7, #14]
 800f412:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f416:	4613      	mov	r3, r2
 800f418:	009b      	lsls	r3, r3, #2
 800f41a:	4413      	add	r3, r2
 800f41c:	009b      	lsls	r3, r3, #2
 800f41e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f422:	687a      	ldr	r2, [r7, #4]
 800f424:	4413      	add	r3, r2
 800f426:	3304      	adds	r3, #4
 800f428:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f42a:	7bbb      	ldrb	r3, [r7, #14]
 800f42c:	2b00      	cmp	r3, #0
 800f42e:	d002      	beq.n	800f436 <USBD_StdEPReq+0x25a>
 800f430:	7bbb      	ldrb	r3, [r7, #14]
 800f432:	2b80      	cmp	r3, #128	; 0x80
 800f434:	d103      	bne.n	800f43e <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800f436:	68bb      	ldr	r3, [r7, #8]
 800f438:	2200      	movs	r2, #0
 800f43a:	601a      	str	r2, [r3, #0]
 800f43c:	e00e      	b.n	800f45c <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800f43e:	7bbb      	ldrb	r3, [r7, #14]
 800f440:	4619      	mov	r1, r3
 800f442:	6878      	ldr	r0, [r7, #4]
 800f444:	f005 fe3a 	bl	80150bc <USBD_LL_IsStallEP>
 800f448:	4603      	mov	r3, r0
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d003      	beq.n	800f456 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800f44e:	68bb      	ldr	r3, [r7, #8]
 800f450:	2201      	movs	r2, #1
 800f452:	601a      	str	r2, [r3, #0]
 800f454:	e002      	b.n	800f45c <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800f456:	68bb      	ldr	r3, [r7, #8]
 800f458:	2200      	movs	r2, #0
 800f45a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800f45c:	68bb      	ldr	r3, [r7, #8]
 800f45e:	2202      	movs	r2, #2
 800f460:	4619      	mov	r1, r3
 800f462:	6878      	ldr	r0, [r7, #4]
 800f464:	f000 fb92 	bl	800fb8c <USBD_CtlSendData>
              break;
 800f468:	e004      	b.n	800f474 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800f46a:	6839      	ldr	r1, [r7, #0]
 800f46c:	6878      	ldr	r0, [r7, #4]
 800f46e:	f000 fb23 	bl	800fab8 <USBD_CtlError>
              break;
 800f472:	bf00      	nop
          }
          break;
 800f474:	e004      	b.n	800f480 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800f476:	6839      	ldr	r1, [r7, #0]
 800f478:	6878      	ldr	r0, [r7, #4]
 800f47a:	f000 fb1d 	bl	800fab8 <USBD_CtlError>
          break;
 800f47e:	bf00      	nop
      }
      break;
 800f480:	e004      	b.n	800f48c <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800f482:	6839      	ldr	r1, [r7, #0]
 800f484:	6878      	ldr	r0, [r7, #4]
 800f486:	f000 fb17 	bl	800fab8 <USBD_CtlError>
      break;
 800f48a:	bf00      	nop
  }

  return ret;
 800f48c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f48e:	4618      	mov	r0, r3
 800f490:	3710      	adds	r7, #16
 800f492:	46bd      	mov	sp, r7
 800f494:	bd80      	pop	{r7, pc}
	...

0800f498 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800f498:	b580      	push	{r7, lr}
 800f49a:	b084      	sub	sp, #16
 800f49c:	af00      	add	r7, sp, #0
 800f49e:	6078      	str	r0, [r7, #4]
 800f4a0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f4a6:	2300      	movs	r3, #0
 800f4a8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f4aa:	2300      	movs	r3, #0
 800f4ac:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f4ae:	683b      	ldr	r3, [r7, #0]
 800f4b0:	885b      	ldrh	r3, [r3, #2]
 800f4b2:	0a1b      	lsrs	r3, r3, #8
 800f4b4:	b29b      	uxth	r3, r3
 800f4b6:	3b01      	subs	r3, #1
 800f4b8:	2b06      	cmp	r3, #6
 800f4ba:	f200 8128 	bhi.w	800f70e <USBD_GetDescriptor+0x276>
 800f4be:	a201      	add	r2, pc, #4	; (adr r2, 800f4c4 <USBD_GetDescriptor+0x2c>)
 800f4c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f4c4:	0800f4e1 	.word	0x0800f4e1
 800f4c8:	0800f4f9 	.word	0x0800f4f9
 800f4cc:	0800f539 	.word	0x0800f539
 800f4d0:	0800f70f 	.word	0x0800f70f
 800f4d4:	0800f70f 	.word	0x0800f70f
 800f4d8:	0800f6af 	.word	0x0800f6af
 800f4dc:	0800f6db 	.word	0x0800f6db
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	687a      	ldr	r2, [r7, #4]
 800f4ea:	7c12      	ldrb	r2, [r2, #16]
 800f4ec:	f107 0108 	add.w	r1, r7, #8
 800f4f0:	4610      	mov	r0, r2
 800f4f2:	4798      	blx	r3
 800f4f4:	60f8      	str	r0, [r7, #12]
      break;
 800f4f6:	e112      	b.n	800f71e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	7c1b      	ldrb	r3, [r3, #16]
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	d10d      	bne.n	800f51c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f508:	f107 0208 	add.w	r2, r7, #8
 800f50c:	4610      	mov	r0, r2
 800f50e:	4798      	blx	r3
 800f510:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	3301      	adds	r3, #1
 800f516:	2202      	movs	r2, #2
 800f518:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f51a:	e100      	b.n	800f71e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f524:	f107 0208 	add.w	r2, r7, #8
 800f528:	4610      	mov	r0, r2
 800f52a:	4798      	blx	r3
 800f52c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	3301      	adds	r3, #1
 800f532:	2202      	movs	r2, #2
 800f534:	701a      	strb	r2, [r3, #0]
      break;
 800f536:	e0f2      	b.n	800f71e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f538:	683b      	ldr	r3, [r7, #0]
 800f53a:	885b      	ldrh	r3, [r3, #2]
 800f53c:	b2db      	uxtb	r3, r3
 800f53e:	2b05      	cmp	r3, #5
 800f540:	f200 80ac 	bhi.w	800f69c <USBD_GetDescriptor+0x204>
 800f544:	a201      	add	r2, pc, #4	; (adr r2, 800f54c <USBD_GetDescriptor+0xb4>)
 800f546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f54a:	bf00      	nop
 800f54c:	0800f565 	.word	0x0800f565
 800f550:	0800f599 	.word	0x0800f599
 800f554:	0800f5cd 	.word	0x0800f5cd
 800f558:	0800f601 	.word	0x0800f601
 800f55c:	0800f635 	.word	0x0800f635
 800f560:	0800f669 	.word	0x0800f669
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f56a:	685b      	ldr	r3, [r3, #4]
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d00b      	beq.n	800f588 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f576:	685b      	ldr	r3, [r3, #4]
 800f578:	687a      	ldr	r2, [r7, #4]
 800f57a:	7c12      	ldrb	r2, [r2, #16]
 800f57c:	f107 0108 	add.w	r1, r7, #8
 800f580:	4610      	mov	r0, r2
 800f582:	4798      	blx	r3
 800f584:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f586:	e091      	b.n	800f6ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f588:	6839      	ldr	r1, [r7, #0]
 800f58a:	6878      	ldr	r0, [r7, #4]
 800f58c:	f000 fa94 	bl	800fab8 <USBD_CtlError>
            err++;
 800f590:	7afb      	ldrb	r3, [r7, #11]
 800f592:	3301      	adds	r3, #1
 800f594:	72fb      	strb	r3, [r7, #11]
          break;
 800f596:	e089      	b.n	800f6ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f59e:	689b      	ldr	r3, [r3, #8]
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d00b      	beq.n	800f5bc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f5aa:	689b      	ldr	r3, [r3, #8]
 800f5ac:	687a      	ldr	r2, [r7, #4]
 800f5ae:	7c12      	ldrb	r2, [r2, #16]
 800f5b0:	f107 0108 	add.w	r1, r7, #8
 800f5b4:	4610      	mov	r0, r2
 800f5b6:	4798      	blx	r3
 800f5b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f5ba:	e077      	b.n	800f6ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f5bc:	6839      	ldr	r1, [r7, #0]
 800f5be:	6878      	ldr	r0, [r7, #4]
 800f5c0:	f000 fa7a 	bl	800fab8 <USBD_CtlError>
            err++;
 800f5c4:	7afb      	ldrb	r3, [r7, #11]
 800f5c6:	3301      	adds	r3, #1
 800f5c8:	72fb      	strb	r3, [r7, #11]
          break;
 800f5ca:	e06f      	b.n	800f6ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f5d2:	68db      	ldr	r3, [r3, #12]
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d00b      	beq.n	800f5f0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f5de:	68db      	ldr	r3, [r3, #12]
 800f5e0:	687a      	ldr	r2, [r7, #4]
 800f5e2:	7c12      	ldrb	r2, [r2, #16]
 800f5e4:	f107 0108 	add.w	r1, r7, #8
 800f5e8:	4610      	mov	r0, r2
 800f5ea:	4798      	blx	r3
 800f5ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f5ee:	e05d      	b.n	800f6ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f5f0:	6839      	ldr	r1, [r7, #0]
 800f5f2:	6878      	ldr	r0, [r7, #4]
 800f5f4:	f000 fa60 	bl	800fab8 <USBD_CtlError>
            err++;
 800f5f8:	7afb      	ldrb	r3, [r7, #11]
 800f5fa:	3301      	adds	r3, #1
 800f5fc:	72fb      	strb	r3, [r7, #11]
          break;
 800f5fe:	e055      	b.n	800f6ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f606:	691b      	ldr	r3, [r3, #16]
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d00b      	beq.n	800f624 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f612:	691b      	ldr	r3, [r3, #16]
 800f614:	687a      	ldr	r2, [r7, #4]
 800f616:	7c12      	ldrb	r2, [r2, #16]
 800f618:	f107 0108 	add.w	r1, r7, #8
 800f61c:	4610      	mov	r0, r2
 800f61e:	4798      	blx	r3
 800f620:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f622:	e043      	b.n	800f6ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f624:	6839      	ldr	r1, [r7, #0]
 800f626:	6878      	ldr	r0, [r7, #4]
 800f628:	f000 fa46 	bl	800fab8 <USBD_CtlError>
            err++;
 800f62c:	7afb      	ldrb	r3, [r7, #11]
 800f62e:	3301      	adds	r3, #1
 800f630:	72fb      	strb	r3, [r7, #11]
          break;
 800f632:	e03b      	b.n	800f6ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f63a:	695b      	ldr	r3, [r3, #20]
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d00b      	beq.n	800f658 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f646:	695b      	ldr	r3, [r3, #20]
 800f648:	687a      	ldr	r2, [r7, #4]
 800f64a:	7c12      	ldrb	r2, [r2, #16]
 800f64c:	f107 0108 	add.w	r1, r7, #8
 800f650:	4610      	mov	r0, r2
 800f652:	4798      	blx	r3
 800f654:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f656:	e029      	b.n	800f6ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f658:	6839      	ldr	r1, [r7, #0]
 800f65a:	6878      	ldr	r0, [r7, #4]
 800f65c:	f000 fa2c 	bl	800fab8 <USBD_CtlError>
            err++;
 800f660:	7afb      	ldrb	r3, [r7, #11]
 800f662:	3301      	adds	r3, #1
 800f664:	72fb      	strb	r3, [r7, #11]
          break;
 800f666:	e021      	b.n	800f6ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f66e:	699b      	ldr	r3, [r3, #24]
 800f670:	2b00      	cmp	r3, #0
 800f672:	d00b      	beq.n	800f68c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f67a:	699b      	ldr	r3, [r3, #24]
 800f67c:	687a      	ldr	r2, [r7, #4]
 800f67e:	7c12      	ldrb	r2, [r2, #16]
 800f680:	f107 0108 	add.w	r1, r7, #8
 800f684:	4610      	mov	r0, r2
 800f686:	4798      	blx	r3
 800f688:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f68a:	e00f      	b.n	800f6ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f68c:	6839      	ldr	r1, [r7, #0]
 800f68e:	6878      	ldr	r0, [r7, #4]
 800f690:	f000 fa12 	bl	800fab8 <USBD_CtlError>
            err++;
 800f694:	7afb      	ldrb	r3, [r7, #11]
 800f696:	3301      	adds	r3, #1
 800f698:	72fb      	strb	r3, [r7, #11]
          break;
 800f69a:	e007      	b.n	800f6ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800f69c:	6839      	ldr	r1, [r7, #0]
 800f69e:	6878      	ldr	r0, [r7, #4]
 800f6a0:	f000 fa0a 	bl	800fab8 <USBD_CtlError>
          err++;
 800f6a4:	7afb      	ldrb	r3, [r7, #11]
 800f6a6:	3301      	adds	r3, #1
 800f6a8:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800f6aa:	e038      	b.n	800f71e <USBD_GetDescriptor+0x286>
 800f6ac:	e037      	b.n	800f71e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	7c1b      	ldrb	r3, [r3, #16]
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	d109      	bne.n	800f6ca <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f6bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f6be:	f107 0208 	add.w	r2, r7, #8
 800f6c2:	4610      	mov	r0, r2
 800f6c4:	4798      	blx	r3
 800f6c6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f6c8:	e029      	b.n	800f71e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f6ca:	6839      	ldr	r1, [r7, #0]
 800f6cc:	6878      	ldr	r0, [r7, #4]
 800f6ce:	f000 f9f3 	bl	800fab8 <USBD_CtlError>
        err++;
 800f6d2:	7afb      	ldrb	r3, [r7, #11]
 800f6d4:	3301      	adds	r3, #1
 800f6d6:	72fb      	strb	r3, [r7, #11]
      break;
 800f6d8:	e021      	b.n	800f71e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	7c1b      	ldrb	r3, [r3, #16]
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d10d      	bne.n	800f6fe <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f6e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f6ea:	f107 0208 	add.w	r2, r7, #8
 800f6ee:	4610      	mov	r0, r2
 800f6f0:	4798      	blx	r3
 800f6f2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f6f4:	68fb      	ldr	r3, [r7, #12]
 800f6f6:	3301      	adds	r3, #1
 800f6f8:	2207      	movs	r2, #7
 800f6fa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f6fc:	e00f      	b.n	800f71e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f6fe:	6839      	ldr	r1, [r7, #0]
 800f700:	6878      	ldr	r0, [r7, #4]
 800f702:	f000 f9d9 	bl	800fab8 <USBD_CtlError>
        err++;
 800f706:	7afb      	ldrb	r3, [r7, #11]
 800f708:	3301      	adds	r3, #1
 800f70a:	72fb      	strb	r3, [r7, #11]
      break;
 800f70c:	e007      	b.n	800f71e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800f70e:	6839      	ldr	r1, [r7, #0]
 800f710:	6878      	ldr	r0, [r7, #4]
 800f712:	f000 f9d1 	bl	800fab8 <USBD_CtlError>
      err++;
 800f716:	7afb      	ldrb	r3, [r7, #11]
 800f718:	3301      	adds	r3, #1
 800f71a:	72fb      	strb	r3, [r7, #11]
      break;
 800f71c:	bf00      	nop
  }

  if (err != 0U)
 800f71e:	7afb      	ldrb	r3, [r7, #11]
 800f720:	2b00      	cmp	r3, #0
 800f722:	d11c      	bne.n	800f75e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800f724:	893b      	ldrh	r3, [r7, #8]
 800f726:	2b00      	cmp	r3, #0
 800f728:	d011      	beq.n	800f74e <USBD_GetDescriptor+0x2b6>
 800f72a:	683b      	ldr	r3, [r7, #0]
 800f72c:	88db      	ldrh	r3, [r3, #6]
 800f72e:	2b00      	cmp	r3, #0
 800f730:	d00d      	beq.n	800f74e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800f732:	683b      	ldr	r3, [r7, #0]
 800f734:	88da      	ldrh	r2, [r3, #6]
 800f736:	893b      	ldrh	r3, [r7, #8]
 800f738:	4293      	cmp	r3, r2
 800f73a:	bf28      	it	cs
 800f73c:	4613      	movcs	r3, r2
 800f73e:	b29b      	uxth	r3, r3
 800f740:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f742:	893b      	ldrh	r3, [r7, #8]
 800f744:	461a      	mov	r2, r3
 800f746:	68f9      	ldr	r1, [r7, #12]
 800f748:	6878      	ldr	r0, [r7, #4]
 800f74a:	f000 fa1f 	bl	800fb8c <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800f74e:	683b      	ldr	r3, [r7, #0]
 800f750:	88db      	ldrh	r3, [r3, #6]
 800f752:	2b00      	cmp	r3, #0
 800f754:	d104      	bne.n	800f760 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800f756:	6878      	ldr	r0, [r7, #4]
 800f758:	f000 fa76 	bl	800fc48 <USBD_CtlSendStatus>
 800f75c:	e000      	b.n	800f760 <USBD_GetDescriptor+0x2c8>
    return;
 800f75e:	bf00      	nop
    }
  }
}
 800f760:	3710      	adds	r7, #16
 800f762:	46bd      	mov	sp, r7
 800f764:	bd80      	pop	{r7, pc}
 800f766:	bf00      	nop

0800f768 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800f768:	b580      	push	{r7, lr}
 800f76a:	b084      	sub	sp, #16
 800f76c:	af00      	add	r7, sp, #0
 800f76e:	6078      	str	r0, [r7, #4]
 800f770:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f772:	683b      	ldr	r3, [r7, #0]
 800f774:	889b      	ldrh	r3, [r3, #4]
 800f776:	2b00      	cmp	r3, #0
 800f778:	d130      	bne.n	800f7dc <USBD_SetAddress+0x74>
 800f77a:	683b      	ldr	r3, [r7, #0]
 800f77c:	88db      	ldrh	r3, [r3, #6]
 800f77e:	2b00      	cmp	r3, #0
 800f780:	d12c      	bne.n	800f7dc <USBD_SetAddress+0x74>
 800f782:	683b      	ldr	r3, [r7, #0]
 800f784:	885b      	ldrh	r3, [r3, #2]
 800f786:	2b7f      	cmp	r3, #127	; 0x7f
 800f788:	d828      	bhi.n	800f7dc <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f78a:	683b      	ldr	r3, [r7, #0]
 800f78c:	885b      	ldrh	r3, [r3, #2]
 800f78e:	b2db      	uxtb	r3, r3
 800f790:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f794:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f79c:	2b03      	cmp	r3, #3
 800f79e:	d104      	bne.n	800f7aa <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800f7a0:	6839      	ldr	r1, [r7, #0]
 800f7a2:	6878      	ldr	r0, [r7, #4]
 800f7a4:	f000 f988 	bl	800fab8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f7a8:	e01c      	b.n	800f7e4 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	7bfa      	ldrb	r2, [r7, #15]
 800f7ae:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f7b2:	7bfb      	ldrb	r3, [r7, #15]
 800f7b4:	4619      	mov	r1, r3
 800f7b6:	6878      	ldr	r0, [r7, #4]
 800f7b8:	f005 fcab 	bl	8015112 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800f7bc:	6878      	ldr	r0, [r7, #4]
 800f7be:	f000 fa43 	bl	800fc48 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f7c2:	7bfb      	ldrb	r3, [r7, #15]
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	d004      	beq.n	800f7d2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	2202      	movs	r2, #2
 800f7cc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f7d0:	e008      	b.n	800f7e4 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	2201      	movs	r2, #1
 800f7d6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f7da:	e003      	b.n	800f7e4 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f7dc:	6839      	ldr	r1, [r7, #0]
 800f7de:	6878      	ldr	r0, [r7, #4]
 800f7e0:	f000 f96a 	bl	800fab8 <USBD_CtlError>
  }
}
 800f7e4:	bf00      	nop
 800f7e6:	3710      	adds	r7, #16
 800f7e8:	46bd      	mov	sp, r7
 800f7ea:	bd80      	pop	{r7, pc}

0800f7ec <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f7ec:	b580      	push	{r7, lr}
 800f7ee:	b082      	sub	sp, #8
 800f7f0:	af00      	add	r7, sp, #0
 800f7f2:	6078      	str	r0, [r7, #4]
 800f7f4:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f7f6:	683b      	ldr	r3, [r7, #0]
 800f7f8:	885b      	ldrh	r3, [r3, #2]
 800f7fa:	b2da      	uxtb	r2, r3
 800f7fc:	4b41      	ldr	r3, [pc, #260]	; (800f904 <USBD_SetConfig+0x118>)
 800f7fe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f800:	4b40      	ldr	r3, [pc, #256]	; (800f904 <USBD_SetConfig+0x118>)
 800f802:	781b      	ldrb	r3, [r3, #0]
 800f804:	2b01      	cmp	r3, #1
 800f806:	d904      	bls.n	800f812 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800f808:	6839      	ldr	r1, [r7, #0]
 800f80a:	6878      	ldr	r0, [r7, #4]
 800f80c:	f000 f954 	bl	800fab8 <USBD_CtlError>
 800f810:	e075      	b.n	800f8fe <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f818:	2b02      	cmp	r3, #2
 800f81a:	d002      	beq.n	800f822 <USBD_SetConfig+0x36>
 800f81c:	2b03      	cmp	r3, #3
 800f81e:	d023      	beq.n	800f868 <USBD_SetConfig+0x7c>
 800f820:	e062      	b.n	800f8e8 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800f822:	4b38      	ldr	r3, [pc, #224]	; (800f904 <USBD_SetConfig+0x118>)
 800f824:	781b      	ldrb	r3, [r3, #0]
 800f826:	2b00      	cmp	r3, #0
 800f828:	d01a      	beq.n	800f860 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800f82a:	4b36      	ldr	r3, [pc, #216]	; (800f904 <USBD_SetConfig+0x118>)
 800f82c:	781b      	ldrb	r3, [r3, #0]
 800f82e:	461a      	mov	r2, r3
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	2203      	movs	r2, #3
 800f838:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800f83c:	4b31      	ldr	r3, [pc, #196]	; (800f904 <USBD_SetConfig+0x118>)
 800f83e:	781b      	ldrb	r3, [r3, #0]
 800f840:	4619      	mov	r1, r3
 800f842:	6878      	ldr	r0, [r7, #4]
 800f844:	f7ff f9bb 	bl	800ebbe <USBD_SetClassConfig>
 800f848:	4603      	mov	r3, r0
 800f84a:	2b02      	cmp	r3, #2
 800f84c:	d104      	bne.n	800f858 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800f84e:	6839      	ldr	r1, [r7, #0]
 800f850:	6878      	ldr	r0, [r7, #4]
 800f852:	f000 f931 	bl	800fab8 <USBD_CtlError>
            return;
 800f856:	e052      	b.n	800f8fe <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800f858:	6878      	ldr	r0, [r7, #4]
 800f85a:	f000 f9f5 	bl	800fc48 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800f85e:	e04e      	b.n	800f8fe <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800f860:	6878      	ldr	r0, [r7, #4]
 800f862:	f000 f9f1 	bl	800fc48 <USBD_CtlSendStatus>
        break;
 800f866:	e04a      	b.n	800f8fe <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800f868:	4b26      	ldr	r3, [pc, #152]	; (800f904 <USBD_SetConfig+0x118>)
 800f86a:	781b      	ldrb	r3, [r3, #0]
 800f86c:	2b00      	cmp	r3, #0
 800f86e:	d112      	bne.n	800f896 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	2202      	movs	r2, #2
 800f874:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800f878:	4b22      	ldr	r3, [pc, #136]	; (800f904 <USBD_SetConfig+0x118>)
 800f87a:	781b      	ldrb	r3, [r3, #0]
 800f87c:	461a      	mov	r2, r3
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800f882:	4b20      	ldr	r3, [pc, #128]	; (800f904 <USBD_SetConfig+0x118>)
 800f884:	781b      	ldrb	r3, [r3, #0]
 800f886:	4619      	mov	r1, r3
 800f888:	6878      	ldr	r0, [r7, #4]
 800f88a:	f7ff f9b7 	bl	800ebfc <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800f88e:	6878      	ldr	r0, [r7, #4]
 800f890:	f000 f9da 	bl	800fc48 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800f894:	e033      	b.n	800f8fe <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800f896:	4b1b      	ldr	r3, [pc, #108]	; (800f904 <USBD_SetConfig+0x118>)
 800f898:	781b      	ldrb	r3, [r3, #0]
 800f89a:	461a      	mov	r2, r3
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	685b      	ldr	r3, [r3, #4]
 800f8a0:	429a      	cmp	r2, r3
 800f8a2:	d01d      	beq.n	800f8e0 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	685b      	ldr	r3, [r3, #4]
 800f8a8:	b2db      	uxtb	r3, r3
 800f8aa:	4619      	mov	r1, r3
 800f8ac:	6878      	ldr	r0, [r7, #4]
 800f8ae:	f7ff f9a5 	bl	800ebfc <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800f8b2:	4b14      	ldr	r3, [pc, #80]	; (800f904 <USBD_SetConfig+0x118>)
 800f8b4:	781b      	ldrb	r3, [r3, #0]
 800f8b6:	461a      	mov	r2, r3
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800f8bc:	4b11      	ldr	r3, [pc, #68]	; (800f904 <USBD_SetConfig+0x118>)
 800f8be:	781b      	ldrb	r3, [r3, #0]
 800f8c0:	4619      	mov	r1, r3
 800f8c2:	6878      	ldr	r0, [r7, #4]
 800f8c4:	f7ff f97b 	bl	800ebbe <USBD_SetClassConfig>
 800f8c8:	4603      	mov	r3, r0
 800f8ca:	2b02      	cmp	r3, #2
 800f8cc:	d104      	bne.n	800f8d8 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800f8ce:	6839      	ldr	r1, [r7, #0]
 800f8d0:	6878      	ldr	r0, [r7, #4]
 800f8d2:	f000 f8f1 	bl	800fab8 <USBD_CtlError>
            return;
 800f8d6:	e012      	b.n	800f8fe <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800f8d8:	6878      	ldr	r0, [r7, #4]
 800f8da:	f000 f9b5 	bl	800fc48 <USBD_CtlSendStatus>
        break;
 800f8de:	e00e      	b.n	800f8fe <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800f8e0:	6878      	ldr	r0, [r7, #4]
 800f8e2:	f000 f9b1 	bl	800fc48 <USBD_CtlSendStatus>
        break;
 800f8e6:	e00a      	b.n	800f8fe <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800f8e8:	6839      	ldr	r1, [r7, #0]
 800f8ea:	6878      	ldr	r0, [r7, #4]
 800f8ec:	f000 f8e4 	bl	800fab8 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800f8f0:	4b04      	ldr	r3, [pc, #16]	; (800f904 <USBD_SetConfig+0x118>)
 800f8f2:	781b      	ldrb	r3, [r3, #0]
 800f8f4:	4619      	mov	r1, r3
 800f8f6:	6878      	ldr	r0, [r7, #4]
 800f8f8:	f7ff f980 	bl	800ebfc <USBD_ClrClassConfig>
        break;
 800f8fc:	bf00      	nop
    }
  }
}
 800f8fe:	3708      	adds	r7, #8
 800f900:	46bd      	mov	sp, r7
 800f902:	bd80      	pop	{r7, pc}
 800f904:	20000494 	.word	0x20000494

0800f908 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f908:	b580      	push	{r7, lr}
 800f90a:	b082      	sub	sp, #8
 800f90c:	af00      	add	r7, sp, #0
 800f90e:	6078      	str	r0, [r7, #4]
 800f910:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f912:	683b      	ldr	r3, [r7, #0]
 800f914:	88db      	ldrh	r3, [r3, #6]
 800f916:	2b01      	cmp	r3, #1
 800f918:	d004      	beq.n	800f924 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f91a:	6839      	ldr	r1, [r7, #0]
 800f91c:	6878      	ldr	r0, [r7, #4]
 800f91e:	f000 f8cb 	bl	800fab8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f922:	e021      	b.n	800f968 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f92a:	2b01      	cmp	r3, #1
 800f92c:	db17      	blt.n	800f95e <USBD_GetConfig+0x56>
 800f92e:	2b02      	cmp	r3, #2
 800f930:	dd02      	ble.n	800f938 <USBD_GetConfig+0x30>
 800f932:	2b03      	cmp	r3, #3
 800f934:	d00b      	beq.n	800f94e <USBD_GetConfig+0x46>
 800f936:	e012      	b.n	800f95e <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	2200      	movs	r2, #0
 800f93c:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	3308      	adds	r3, #8
 800f942:	2201      	movs	r2, #1
 800f944:	4619      	mov	r1, r3
 800f946:	6878      	ldr	r0, [r7, #4]
 800f948:	f000 f920 	bl	800fb8c <USBD_CtlSendData>
        break;
 800f94c:	e00c      	b.n	800f968 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	3304      	adds	r3, #4
 800f952:	2201      	movs	r2, #1
 800f954:	4619      	mov	r1, r3
 800f956:	6878      	ldr	r0, [r7, #4]
 800f958:	f000 f918 	bl	800fb8c <USBD_CtlSendData>
        break;
 800f95c:	e004      	b.n	800f968 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800f95e:	6839      	ldr	r1, [r7, #0]
 800f960:	6878      	ldr	r0, [r7, #4]
 800f962:	f000 f8a9 	bl	800fab8 <USBD_CtlError>
        break;
 800f966:	bf00      	nop
}
 800f968:	bf00      	nop
 800f96a:	3708      	adds	r7, #8
 800f96c:	46bd      	mov	sp, r7
 800f96e:	bd80      	pop	{r7, pc}

0800f970 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f970:	b580      	push	{r7, lr}
 800f972:	b082      	sub	sp, #8
 800f974:	af00      	add	r7, sp, #0
 800f976:	6078      	str	r0, [r7, #4]
 800f978:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f980:	3b01      	subs	r3, #1
 800f982:	2b02      	cmp	r3, #2
 800f984:	d81e      	bhi.n	800f9c4 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f986:	683b      	ldr	r3, [r7, #0]
 800f988:	88db      	ldrh	r3, [r3, #6]
 800f98a:	2b02      	cmp	r3, #2
 800f98c:	d004      	beq.n	800f998 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800f98e:	6839      	ldr	r1, [r7, #0]
 800f990:	6878      	ldr	r0, [r7, #4]
 800f992:	f000 f891 	bl	800fab8 <USBD_CtlError>
        break;
 800f996:	e01a      	b.n	800f9ce <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	2201      	movs	r2, #1
 800f99c:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800f9a4:	2b00      	cmp	r3, #0
 800f9a6:	d005      	beq.n	800f9b4 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	68db      	ldr	r3, [r3, #12]
 800f9ac:	f043 0202 	orr.w	r2, r3, #2
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	330c      	adds	r3, #12
 800f9b8:	2202      	movs	r2, #2
 800f9ba:	4619      	mov	r1, r3
 800f9bc:	6878      	ldr	r0, [r7, #4]
 800f9be:	f000 f8e5 	bl	800fb8c <USBD_CtlSendData>
      break;
 800f9c2:	e004      	b.n	800f9ce <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800f9c4:	6839      	ldr	r1, [r7, #0]
 800f9c6:	6878      	ldr	r0, [r7, #4]
 800f9c8:	f000 f876 	bl	800fab8 <USBD_CtlError>
      break;
 800f9cc:	bf00      	nop
  }
}
 800f9ce:	bf00      	nop
 800f9d0:	3708      	adds	r7, #8
 800f9d2:	46bd      	mov	sp, r7
 800f9d4:	bd80      	pop	{r7, pc}

0800f9d6 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800f9d6:	b580      	push	{r7, lr}
 800f9d8:	b082      	sub	sp, #8
 800f9da:	af00      	add	r7, sp, #0
 800f9dc:	6078      	str	r0, [r7, #4]
 800f9de:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f9e0:	683b      	ldr	r3, [r7, #0]
 800f9e2:	885b      	ldrh	r3, [r3, #2]
 800f9e4:	2b01      	cmp	r3, #1
 800f9e6:	d106      	bne.n	800f9f6 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	2201      	movs	r2, #1
 800f9ec:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800f9f0:	6878      	ldr	r0, [r7, #4]
 800f9f2:	f000 f929 	bl	800fc48 <USBD_CtlSendStatus>
  }
}
 800f9f6:	bf00      	nop
 800f9f8:	3708      	adds	r7, #8
 800f9fa:	46bd      	mov	sp, r7
 800f9fc:	bd80      	pop	{r7, pc}

0800f9fe <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800f9fe:	b580      	push	{r7, lr}
 800fa00:	b082      	sub	sp, #8
 800fa02:	af00      	add	r7, sp, #0
 800fa04:	6078      	str	r0, [r7, #4]
 800fa06:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fa0e:	3b01      	subs	r3, #1
 800fa10:	2b02      	cmp	r3, #2
 800fa12:	d80b      	bhi.n	800fa2c <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fa14:	683b      	ldr	r3, [r7, #0]
 800fa16:	885b      	ldrh	r3, [r3, #2]
 800fa18:	2b01      	cmp	r3, #1
 800fa1a:	d10c      	bne.n	800fa36 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	2200      	movs	r2, #0
 800fa20:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800fa24:	6878      	ldr	r0, [r7, #4]
 800fa26:	f000 f90f 	bl	800fc48 <USBD_CtlSendStatus>
      }
      break;
 800fa2a:	e004      	b.n	800fa36 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800fa2c:	6839      	ldr	r1, [r7, #0]
 800fa2e:	6878      	ldr	r0, [r7, #4]
 800fa30:	f000 f842 	bl	800fab8 <USBD_CtlError>
      break;
 800fa34:	e000      	b.n	800fa38 <USBD_ClrFeature+0x3a>
      break;
 800fa36:	bf00      	nop
  }
}
 800fa38:	bf00      	nop
 800fa3a:	3708      	adds	r7, #8
 800fa3c:	46bd      	mov	sp, r7
 800fa3e:	bd80      	pop	{r7, pc}

0800fa40 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800fa40:	b480      	push	{r7}
 800fa42:	b083      	sub	sp, #12
 800fa44:	af00      	add	r7, sp, #0
 800fa46:	6078      	str	r0, [r7, #4]
 800fa48:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800fa4a:	683b      	ldr	r3, [r7, #0]
 800fa4c:	781a      	ldrb	r2, [r3, #0]
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800fa52:	683b      	ldr	r3, [r7, #0]
 800fa54:	785a      	ldrb	r2, [r3, #1]
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800fa5a:	683b      	ldr	r3, [r7, #0]
 800fa5c:	3302      	adds	r3, #2
 800fa5e:	781b      	ldrb	r3, [r3, #0]
 800fa60:	b29a      	uxth	r2, r3
 800fa62:	683b      	ldr	r3, [r7, #0]
 800fa64:	3303      	adds	r3, #3
 800fa66:	781b      	ldrb	r3, [r3, #0]
 800fa68:	b29b      	uxth	r3, r3
 800fa6a:	021b      	lsls	r3, r3, #8
 800fa6c:	b29b      	uxth	r3, r3
 800fa6e:	4413      	add	r3, r2
 800fa70:	b29a      	uxth	r2, r3
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800fa76:	683b      	ldr	r3, [r7, #0]
 800fa78:	3304      	adds	r3, #4
 800fa7a:	781b      	ldrb	r3, [r3, #0]
 800fa7c:	b29a      	uxth	r2, r3
 800fa7e:	683b      	ldr	r3, [r7, #0]
 800fa80:	3305      	adds	r3, #5
 800fa82:	781b      	ldrb	r3, [r3, #0]
 800fa84:	b29b      	uxth	r3, r3
 800fa86:	021b      	lsls	r3, r3, #8
 800fa88:	b29b      	uxth	r3, r3
 800fa8a:	4413      	add	r3, r2
 800fa8c:	b29a      	uxth	r2, r3
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800fa92:	683b      	ldr	r3, [r7, #0]
 800fa94:	3306      	adds	r3, #6
 800fa96:	781b      	ldrb	r3, [r3, #0]
 800fa98:	b29a      	uxth	r2, r3
 800fa9a:	683b      	ldr	r3, [r7, #0]
 800fa9c:	3307      	adds	r3, #7
 800fa9e:	781b      	ldrb	r3, [r3, #0]
 800faa0:	b29b      	uxth	r3, r3
 800faa2:	021b      	lsls	r3, r3, #8
 800faa4:	b29b      	uxth	r3, r3
 800faa6:	4413      	add	r3, r2
 800faa8:	b29a      	uxth	r2, r3
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	80da      	strh	r2, [r3, #6]

}
 800faae:	bf00      	nop
 800fab0:	370c      	adds	r7, #12
 800fab2:	46bd      	mov	sp, r7
 800fab4:	bc80      	pop	{r7}
 800fab6:	4770      	bx	lr

0800fab8 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800fab8:	b580      	push	{r7, lr}
 800faba:	b082      	sub	sp, #8
 800fabc:	af00      	add	r7, sp, #0
 800fabe:	6078      	str	r0, [r7, #4]
 800fac0:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800fac2:	2180      	movs	r1, #128	; 0x80
 800fac4:	6878      	ldr	r0, [r7, #4]
 800fac6:	f005 fabb 	bl	8015040 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800faca:	2100      	movs	r1, #0
 800facc:	6878      	ldr	r0, [r7, #4]
 800face:	f005 fab7 	bl	8015040 <USBD_LL_StallEP>
}
 800fad2:	bf00      	nop
 800fad4:	3708      	adds	r7, #8
 800fad6:	46bd      	mov	sp, r7
 800fad8:	bd80      	pop	{r7, pc}

0800fada <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800fada:	b580      	push	{r7, lr}
 800fadc:	b086      	sub	sp, #24
 800fade:	af00      	add	r7, sp, #0
 800fae0:	60f8      	str	r0, [r7, #12]
 800fae2:	60b9      	str	r1, [r7, #8]
 800fae4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800fae6:	2300      	movs	r3, #0
 800fae8:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	2b00      	cmp	r3, #0
 800faee:	d032      	beq.n	800fb56 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800faf0:	68f8      	ldr	r0, [r7, #12]
 800faf2:	f000 f834 	bl	800fb5e <USBD_GetLen>
 800faf6:	4603      	mov	r3, r0
 800faf8:	3301      	adds	r3, #1
 800fafa:	b29b      	uxth	r3, r3
 800fafc:	005b      	lsls	r3, r3, #1
 800fafe:	b29a      	uxth	r2, r3
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800fb04:	7dfb      	ldrb	r3, [r7, #23]
 800fb06:	1c5a      	adds	r2, r3, #1
 800fb08:	75fa      	strb	r2, [r7, #23]
 800fb0a:	461a      	mov	r2, r3
 800fb0c:	68bb      	ldr	r3, [r7, #8]
 800fb0e:	4413      	add	r3, r2
 800fb10:	687a      	ldr	r2, [r7, #4]
 800fb12:	7812      	ldrb	r2, [r2, #0]
 800fb14:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800fb16:	7dfb      	ldrb	r3, [r7, #23]
 800fb18:	1c5a      	adds	r2, r3, #1
 800fb1a:	75fa      	strb	r2, [r7, #23]
 800fb1c:	461a      	mov	r2, r3
 800fb1e:	68bb      	ldr	r3, [r7, #8]
 800fb20:	4413      	add	r3, r2
 800fb22:	2203      	movs	r2, #3
 800fb24:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800fb26:	e012      	b.n	800fb4e <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800fb28:	68fb      	ldr	r3, [r7, #12]
 800fb2a:	1c5a      	adds	r2, r3, #1
 800fb2c:	60fa      	str	r2, [r7, #12]
 800fb2e:	7dfa      	ldrb	r2, [r7, #23]
 800fb30:	1c51      	adds	r1, r2, #1
 800fb32:	75f9      	strb	r1, [r7, #23]
 800fb34:	4611      	mov	r1, r2
 800fb36:	68ba      	ldr	r2, [r7, #8]
 800fb38:	440a      	add	r2, r1
 800fb3a:	781b      	ldrb	r3, [r3, #0]
 800fb3c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800fb3e:	7dfb      	ldrb	r3, [r7, #23]
 800fb40:	1c5a      	adds	r2, r3, #1
 800fb42:	75fa      	strb	r2, [r7, #23]
 800fb44:	461a      	mov	r2, r3
 800fb46:	68bb      	ldr	r3, [r7, #8]
 800fb48:	4413      	add	r3, r2
 800fb4a:	2200      	movs	r2, #0
 800fb4c:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	781b      	ldrb	r3, [r3, #0]
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	d1e8      	bne.n	800fb28 <USBD_GetString+0x4e>
    }
  }
}
 800fb56:	bf00      	nop
 800fb58:	3718      	adds	r7, #24
 800fb5a:	46bd      	mov	sp, r7
 800fb5c:	bd80      	pop	{r7, pc}

0800fb5e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800fb5e:	b480      	push	{r7}
 800fb60:	b085      	sub	sp, #20
 800fb62:	af00      	add	r7, sp, #0
 800fb64:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800fb66:	2300      	movs	r3, #0
 800fb68:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800fb6a:	e005      	b.n	800fb78 <USBD_GetLen+0x1a>
  {
    len++;
 800fb6c:	7bfb      	ldrb	r3, [r7, #15]
 800fb6e:	3301      	adds	r3, #1
 800fb70:	73fb      	strb	r3, [r7, #15]
    buf++;
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	3301      	adds	r3, #1
 800fb76:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	781b      	ldrb	r3, [r3, #0]
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d1f5      	bne.n	800fb6c <USBD_GetLen+0xe>
  }

  return len;
 800fb80:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb82:	4618      	mov	r0, r3
 800fb84:	3714      	adds	r7, #20
 800fb86:	46bd      	mov	sp, r7
 800fb88:	bc80      	pop	{r7}
 800fb8a:	4770      	bx	lr

0800fb8c <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800fb8c:	b580      	push	{r7, lr}
 800fb8e:	b084      	sub	sp, #16
 800fb90:	af00      	add	r7, sp, #0
 800fb92:	60f8      	str	r0, [r7, #12]
 800fb94:	60b9      	str	r1, [r7, #8]
 800fb96:	4613      	mov	r3, r2
 800fb98:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	2202      	movs	r2, #2
 800fb9e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800fba2:	88fa      	ldrh	r2, [r7, #6]
 800fba4:	68fb      	ldr	r3, [r7, #12]
 800fba6:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800fba8:	88fa      	ldrh	r2, [r7, #6]
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fbae:	88fb      	ldrh	r3, [r7, #6]
 800fbb0:	68ba      	ldr	r2, [r7, #8]
 800fbb2:	2100      	movs	r1, #0
 800fbb4:	68f8      	ldr	r0, [r7, #12]
 800fbb6:	f005 facb 	bl	8015150 <USBD_LL_Transmit>

  return USBD_OK;
 800fbba:	2300      	movs	r3, #0
}
 800fbbc:	4618      	mov	r0, r3
 800fbbe:	3710      	adds	r7, #16
 800fbc0:	46bd      	mov	sp, r7
 800fbc2:	bd80      	pop	{r7, pc}

0800fbc4 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800fbc4:	b580      	push	{r7, lr}
 800fbc6:	b084      	sub	sp, #16
 800fbc8:	af00      	add	r7, sp, #0
 800fbca:	60f8      	str	r0, [r7, #12]
 800fbcc:	60b9      	str	r1, [r7, #8]
 800fbce:	4613      	mov	r3, r2
 800fbd0:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fbd2:	88fb      	ldrh	r3, [r7, #6]
 800fbd4:	68ba      	ldr	r2, [r7, #8]
 800fbd6:	2100      	movs	r1, #0
 800fbd8:	68f8      	ldr	r0, [r7, #12]
 800fbda:	f005 fab9 	bl	8015150 <USBD_LL_Transmit>

  return USBD_OK;
 800fbde:	2300      	movs	r3, #0
}
 800fbe0:	4618      	mov	r0, r3
 800fbe2:	3710      	adds	r7, #16
 800fbe4:	46bd      	mov	sp, r7
 800fbe6:	bd80      	pop	{r7, pc}

0800fbe8 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800fbe8:	b580      	push	{r7, lr}
 800fbea:	b084      	sub	sp, #16
 800fbec:	af00      	add	r7, sp, #0
 800fbee:	60f8      	str	r0, [r7, #12]
 800fbf0:	60b9      	str	r1, [r7, #8]
 800fbf2:	4613      	mov	r3, r2
 800fbf4:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	2203      	movs	r2, #3
 800fbfa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800fbfe:	88fa      	ldrh	r2, [r7, #6]
 800fc00:	68fb      	ldr	r3, [r7, #12]
 800fc02:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800fc06:	88fa      	ldrh	r2, [r7, #6]
 800fc08:	68fb      	ldr	r3, [r7, #12]
 800fc0a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fc0e:	88fb      	ldrh	r3, [r7, #6]
 800fc10:	68ba      	ldr	r2, [r7, #8]
 800fc12:	2100      	movs	r1, #0
 800fc14:	68f8      	ldr	r0, [r7, #12]
 800fc16:	f005 fabe 	bl	8015196 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fc1a:	2300      	movs	r3, #0
}
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	3710      	adds	r7, #16
 800fc20:	46bd      	mov	sp, r7
 800fc22:	bd80      	pop	{r7, pc}

0800fc24 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800fc24:	b580      	push	{r7, lr}
 800fc26:	b084      	sub	sp, #16
 800fc28:	af00      	add	r7, sp, #0
 800fc2a:	60f8      	str	r0, [r7, #12]
 800fc2c:	60b9      	str	r1, [r7, #8]
 800fc2e:	4613      	mov	r3, r2
 800fc30:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fc32:	88fb      	ldrh	r3, [r7, #6]
 800fc34:	68ba      	ldr	r2, [r7, #8]
 800fc36:	2100      	movs	r1, #0
 800fc38:	68f8      	ldr	r0, [r7, #12]
 800fc3a:	f005 faac 	bl	8015196 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fc3e:	2300      	movs	r3, #0
}
 800fc40:	4618      	mov	r0, r3
 800fc42:	3710      	adds	r7, #16
 800fc44:	46bd      	mov	sp, r7
 800fc46:	bd80      	pop	{r7, pc}

0800fc48 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800fc48:	b580      	push	{r7, lr}
 800fc4a:	b082      	sub	sp, #8
 800fc4c:	af00      	add	r7, sp, #0
 800fc4e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	2204      	movs	r2, #4
 800fc54:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800fc58:	2300      	movs	r3, #0
 800fc5a:	2200      	movs	r2, #0
 800fc5c:	2100      	movs	r1, #0
 800fc5e:	6878      	ldr	r0, [r7, #4]
 800fc60:	f005 fa76 	bl	8015150 <USBD_LL_Transmit>

  return USBD_OK;
 800fc64:	2300      	movs	r3, #0
}
 800fc66:	4618      	mov	r0, r3
 800fc68:	3708      	adds	r7, #8
 800fc6a:	46bd      	mov	sp, r7
 800fc6c:	bd80      	pop	{r7, pc}

0800fc6e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800fc6e:	b580      	push	{r7, lr}
 800fc70:	b082      	sub	sp, #8
 800fc72:	af00      	add	r7, sp, #0
 800fc74:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	2205      	movs	r2, #5
 800fc7a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fc7e:	2300      	movs	r3, #0
 800fc80:	2200      	movs	r2, #0
 800fc82:	2100      	movs	r1, #0
 800fc84:	6878      	ldr	r0, [r7, #4]
 800fc86:	f005 fa86 	bl	8015196 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fc8a:	2300      	movs	r3, #0
}
 800fc8c:	4618      	mov	r0, r3
 800fc8e:	3708      	adds	r7, #8
 800fc90:	46bd      	mov	sp, r7
 800fc92:	bd80      	pop	{r7, pc}

0800fc94 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800fc94:	b480      	push	{r7}
 800fc96:	b087      	sub	sp, #28
 800fc98:	af00      	add	r7, sp, #0
 800fc9a:	60f8      	str	r0, [r7, #12]
 800fc9c:	60b9      	str	r1, [r7, #8]
 800fc9e:	4613      	mov	r3, r2
 800fca0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800fca2:	2301      	movs	r3, #1
 800fca4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800fca6:	2300      	movs	r3, #0
 800fca8:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800fcaa:	4b1e      	ldr	r3, [pc, #120]	; (800fd24 <FATFS_LinkDriverEx+0x90>)
 800fcac:	7a5b      	ldrb	r3, [r3, #9]
 800fcae:	b2db      	uxtb	r3, r3
 800fcb0:	2b01      	cmp	r3, #1
 800fcb2:	d831      	bhi.n	800fd18 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800fcb4:	4b1b      	ldr	r3, [pc, #108]	; (800fd24 <FATFS_LinkDriverEx+0x90>)
 800fcb6:	7a5b      	ldrb	r3, [r3, #9]
 800fcb8:	b2db      	uxtb	r3, r3
 800fcba:	461a      	mov	r2, r3
 800fcbc:	4b19      	ldr	r3, [pc, #100]	; (800fd24 <FATFS_LinkDriverEx+0x90>)
 800fcbe:	2100      	movs	r1, #0
 800fcc0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800fcc2:	4b18      	ldr	r3, [pc, #96]	; (800fd24 <FATFS_LinkDriverEx+0x90>)
 800fcc4:	7a5b      	ldrb	r3, [r3, #9]
 800fcc6:	b2db      	uxtb	r3, r3
 800fcc8:	4a16      	ldr	r2, [pc, #88]	; (800fd24 <FATFS_LinkDriverEx+0x90>)
 800fcca:	009b      	lsls	r3, r3, #2
 800fccc:	4413      	add	r3, r2
 800fcce:	68fa      	ldr	r2, [r7, #12]
 800fcd0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800fcd2:	4b14      	ldr	r3, [pc, #80]	; (800fd24 <FATFS_LinkDriverEx+0x90>)
 800fcd4:	7a5b      	ldrb	r3, [r3, #9]
 800fcd6:	b2db      	uxtb	r3, r3
 800fcd8:	461a      	mov	r2, r3
 800fcda:	4b12      	ldr	r3, [pc, #72]	; (800fd24 <FATFS_LinkDriverEx+0x90>)
 800fcdc:	4413      	add	r3, r2
 800fcde:	79fa      	ldrb	r2, [r7, #7]
 800fce0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800fce2:	4b10      	ldr	r3, [pc, #64]	; (800fd24 <FATFS_LinkDriverEx+0x90>)
 800fce4:	7a5b      	ldrb	r3, [r3, #9]
 800fce6:	b2db      	uxtb	r3, r3
 800fce8:	1c5a      	adds	r2, r3, #1
 800fcea:	b2d1      	uxtb	r1, r2
 800fcec:	4a0d      	ldr	r2, [pc, #52]	; (800fd24 <FATFS_LinkDriverEx+0x90>)
 800fcee:	7251      	strb	r1, [r2, #9]
 800fcf0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800fcf2:	7dbb      	ldrb	r3, [r7, #22]
 800fcf4:	3330      	adds	r3, #48	; 0x30
 800fcf6:	b2da      	uxtb	r2, r3
 800fcf8:	68bb      	ldr	r3, [r7, #8]
 800fcfa:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800fcfc:	68bb      	ldr	r3, [r7, #8]
 800fcfe:	3301      	adds	r3, #1
 800fd00:	223a      	movs	r2, #58	; 0x3a
 800fd02:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800fd04:	68bb      	ldr	r3, [r7, #8]
 800fd06:	3302      	adds	r3, #2
 800fd08:	222f      	movs	r2, #47	; 0x2f
 800fd0a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800fd0c:	68bb      	ldr	r3, [r7, #8]
 800fd0e:	3303      	adds	r3, #3
 800fd10:	2200      	movs	r2, #0
 800fd12:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800fd14:	2300      	movs	r3, #0
 800fd16:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800fd18:	7dfb      	ldrb	r3, [r7, #23]
}
 800fd1a:	4618      	mov	r0, r3
 800fd1c:	371c      	adds	r7, #28
 800fd1e:	46bd      	mov	sp, r7
 800fd20:	bc80      	pop	{r7}
 800fd22:	4770      	bx	lr
 800fd24:	20000498 	.word	0x20000498

0800fd28 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800fd28:	b580      	push	{r7, lr}
 800fd2a:	b082      	sub	sp, #8
 800fd2c:	af00      	add	r7, sp, #0
 800fd2e:	6078      	str	r0, [r7, #4]
 800fd30:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800fd32:	2200      	movs	r2, #0
 800fd34:	6839      	ldr	r1, [r7, #0]
 800fd36:	6878      	ldr	r0, [r7, #4]
 800fd38:	f7ff ffac 	bl	800fc94 <FATFS_LinkDriverEx>
 800fd3c:	4603      	mov	r3, r0
}
 800fd3e:	4618      	mov	r0, r3
 800fd40:	3708      	adds	r7, #8
 800fd42:	46bd      	mov	sp, r7
 800fd44:	bd80      	pop	{r7, pc}
	...

0800fd48 <SD_CheckStatus>:
#endif /* _USE_IOCTL == 1 */
		};

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
{
 800fd48:	b580      	push	{r7, lr}
 800fd4a:	b082      	sub	sp, #8
 800fd4c:	af00      	add	r7, sp, #0
 800fd4e:	4603      	mov	r3, r0
 800fd50:	71fb      	strb	r3, [r7, #7]
	Stat = STA_NOINIT;
 800fd52:	4b0b      	ldr	r3, [pc, #44]	; (800fd80 <SD_CheckStatus+0x38>)
 800fd54:	2201      	movs	r2, #1
 800fd56:	701a      	strb	r2, [r3, #0]

	if (BSP_SD_GetCardState() == MSD_OK)
 800fd58:	f7fd feac 	bl	800dab4 <BSP_SD_GetCardState>
 800fd5c:	4603      	mov	r3, r0
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d107      	bne.n	800fd72 <SD_CheckStatus+0x2a>
	{
		Stat &= ~STA_NOINIT;
 800fd62:	4b07      	ldr	r3, [pc, #28]	; (800fd80 <SD_CheckStatus+0x38>)
 800fd64:	781b      	ldrb	r3, [r3, #0]
 800fd66:	b2db      	uxtb	r3, r3
 800fd68:	f023 0301 	bic.w	r3, r3, #1
 800fd6c:	b2da      	uxtb	r2, r3
 800fd6e:	4b04      	ldr	r3, [pc, #16]	; (800fd80 <SD_CheckStatus+0x38>)
 800fd70:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800fd72:	4b03      	ldr	r3, [pc, #12]	; (800fd80 <SD_CheckStatus+0x38>)
 800fd74:	781b      	ldrb	r3, [r3, #0]
 800fd76:	b2db      	uxtb	r3, r3
}
 800fd78:	4618      	mov	r0, r3
 800fd7a:	3708      	adds	r7, #8
 800fd7c:	46bd      	mov	sp, r7
 800fd7e:	bd80      	pop	{r7, pc}
 800fd80:	20000123 	.word	0x20000123

0800fd84 <SD_initialize>:
 * @brief  Initializes a Drive
 * @param  lun : not used
 * @retval DSTATUS: Operation status
 */
DSTATUS SD_initialize(BYTE lun)
{
 800fd84:	b580      	push	{r7, lr}
 800fd86:	b082      	sub	sp, #8
 800fd88:	af00      	add	r7, sp, #0
 800fd8a:	4603      	mov	r3, r0
 800fd8c:	71fb      	strb	r3, [r7, #7]
#if !defined(DISABLE_SD_INIT)

	if (BSP_SD_Init() == MSD_OK)
 800fd8e:	f7fd fe37 	bl	800da00 <BSP_SD_Init>
 800fd92:	4603      	mov	r3, r0
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d107      	bne.n	800fda8 <SD_initialize+0x24>
	{
		Stat = SD_CheckStatus(lun);
 800fd98:	79fb      	ldrb	r3, [r7, #7]
 800fd9a:	4618      	mov	r0, r3
 800fd9c:	f7ff ffd4 	bl	800fd48 <SD_CheckStatus>
 800fda0:	4603      	mov	r3, r0
 800fda2:	461a      	mov	r2, r3
 800fda4:	4b04      	ldr	r3, [pc, #16]	; (800fdb8 <SD_initialize+0x34>)
 800fda6:	701a      	strb	r2, [r3, #0]
	}

#else
  Stat = SD_CheckStatus(lun);
#endif
	return Stat;
 800fda8:	4b03      	ldr	r3, [pc, #12]	; (800fdb8 <SD_initialize+0x34>)
 800fdaa:	781b      	ldrb	r3, [r3, #0]
 800fdac:	b2db      	uxtb	r3, r3
}
 800fdae:	4618      	mov	r0, r3
 800fdb0:	3708      	adds	r7, #8
 800fdb2:	46bd      	mov	sp, r7
 800fdb4:	bd80      	pop	{r7, pc}
 800fdb6:	bf00      	nop
 800fdb8:	20000123 	.word	0x20000123

0800fdbc <SD_status>:
 * @brief  Gets Disk Status
 * @param  lun : not used
 * @retval DSTATUS: Operation status
 */
DSTATUS SD_status(BYTE lun)
{
 800fdbc:	b580      	push	{r7, lr}
 800fdbe:	b082      	sub	sp, #8
 800fdc0:	af00      	add	r7, sp, #0
 800fdc2:	4603      	mov	r3, r0
 800fdc4:	71fb      	strb	r3, [r7, #7]
	return SD_CheckStatus(lun);
 800fdc6:	79fb      	ldrb	r3, [r7, #7]
 800fdc8:	4618      	mov	r0, r3
 800fdca:	f7ff ffbd 	bl	800fd48 <SD_CheckStatus>
 800fdce:	4603      	mov	r3, r0
}
 800fdd0:	4618      	mov	r0, r3
 800fdd2:	3708      	adds	r7, #8
 800fdd4:	46bd      	mov	sp, r7
 800fdd6:	bd80      	pop	{r7, pc}

0800fdd8 <SD_read>:
 * @param  sector: Sector address (LBA)
 * @param  count: Number of sectors to read (1..128)
 * @retval DRESULT: Operation result
 */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800fdd8:	b580      	push	{r7, lr}
 800fdda:	b086      	sub	sp, #24
 800fddc:	af00      	add	r7, sp, #0
 800fdde:	60b9      	str	r1, [r7, #8]
 800fde0:	607a      	str	r2, [r7, #4]
 800fde2:	603b      	str	r3, [r7, #0]
 800fde4:	4603      	mov	r3, r0
 800fde6:	73fb      	strb	r3, [r7, #15]
	DRESULT res = RES_ERROR;
 800fde8:	2301      	movs	r3, #1
 800fdea:	75fb      	strb	r3, [r7, #23]
	ReadStatus = 0;
 800fdec:	4b1f      	ldr	r3, [pc, #124]	; (800fe6c <SD_read+0x94>)
 800fdee:	2200      	movs	r2, #0
 800fdf0:	601a      	str	r2, [r3, #0]
	uint32_t timeout;
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

	if (BSP_SD_ReadBlocks_DMA((uint32_t*) buff, (uint32_t) (sector),
 800fdf2:	683a      	ldr	r2, [r7, #0]
 800fdf4:	6879      	ldr	r1, [r7, #4]
 800fdf6:	68b8      	ldr	r0, [r7, #8]
 800fdf8:	f7fd fe28 	bl	800da4c <BSP_SD_ReadBlocks_DMA>
 800fdfc:	4603      	mov	r3, r0
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d12f      	bne.n	800fe62 <SD_read+0x8a>
			count) == MSD_OK)
	{
		/* Wait that the reading process is completed or a timeout occurs */
		timeout = HAL_GetTick();
 800fe02:	f7f3 faa7 	bl	8003354 <HAL_GetTick>
 800fe06:	6138      	str	r0, [r7, #16]
		while ((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800fe08:	bf00      	nop
 800fe0a:	4b18      	ldr	r3, [pc, #96]	; (800fe6c <SD_read+0x94>)
 800fe0c:	681b      	ldr	r3, [r3, #0]
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d108      	bne.n	800fe24 <SD_read+0x4c>
 800fe12:	f7f3 fa9f 	bl	8003354 <HAL_GetTick>
 800fe16:	4602      	mov	r2, r0
 800fe18:	693b      	ldr	r3, [r7, #16]
 800fe1a:	1ad3      	subs	r3, r2, r3
 800fe1c:	f247 522f 	movw	r2, #29999	; 0x752f
 800fe20:	4293      	cmp	r3, r2
 800fe22:	d9f2      	bls.n	800fe0a <SD_read+0x32>
		{
		}
		/* incase of a timeout return error */
		if (ReadStatus == 0)
 800fe24:	4b11      	ldr	r3, [pc, #68]	; (800fe6c <SD_read+0x94>)
 800fe26:	681b      	ldr	r3, [r3, #0]
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d102      	bne.n	800fe32 <SD_read+0x5a>
		{
			res = RES_ERROR;
 800fe2c:	2301      	movs	r3, #1
 800fe2e:	75fb      	strb	r3, [r7, #23]
 800fe30:	e017      	b.n	800fe62 <SD_read+0x8a>
		}
		else
		{
			ReadStatus = 0;
 800fe32:	4b0e      	ldr	r3, [pc, #56]	; (800fe6c <SD_read+0x94>)
 800fe34:	2200      	movs	r2, #0
 800fe36:	601a      	str	r2, [r3, #0]
			timeout = HAL_GetTick();
 800fe38:	f7f3 fa8c 	bl	8003354 <HAL_GetTick>
 800fe3c:	6138      	str	r0, [r7, #16]

			while ((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800fe3e:	e007      	b.n	800fe50 <SD_read+0x78>
			{
				if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800fe40:	f7fd fe38 	bl	800dab4 <BSP_SD_GetCardState>
 800fe44:	4603      	mov	r3, r0
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d102      	bne.n	800fe50 <SD_read+0x78>
				{
					res = RES_OK;
 800fe4a:	2300      	movs	r3, #0
 800fe4c:	75fb      	strb	r3, [r7, #23]
               adjust the address and the D-Cache size to invalidate accordingly.
             */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
					break;
 800fe4e:	e008      	b.n	800fe62 <SD_read+0x8a>
			while ((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800fe50:	f7f3 fa80 	bl	8003354 <HAL_GetTick>
 800fe54:	4602      	mov	r2, r0
 800fe56:	693b      	ldr	r3, [r7, #16]
 800fe58:	1ad3      	subs	r3, r2, r3
 800fe5a:	f247 522f 	movw	r2, #29999	; 0x752f
 800fe5e:	4293      	cmp	r3, r2
 800fe60:	d9ee      	bls.n	800fe40 <SD_read+0x68>
				}
			}
		}
	}

	return res;
 800fe62:	7dfb      	ldrb	r3, [r7, #23]
}
 800fe64:	4618      	mov	r0, r3
 800fe66:	3718      	adds	r7, #24
 800fe68:	46bd      	mov	sp, r7
 800fe6a:	bd80      	pop	{r7, pc}
 800fe6c:	200004a8 	.word	0x200004a8

0800fe70 <SD_write>:
 * @param  count: Number of sectors to write (1..128)
 * @retval DRESULT: Operation result
 */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800fe70:	b580      	push	{r7, lr}
 800fe72:	b086      	sub	sp, #24
 800fe74:	af00      	add	r7, sp, #0
 800fe76:	60b9      	str	r1, [r7, #8]
 800fe78:	607a      	str	r2, [r7, #4]
 800fe7a:	603b      	str	r3, [r7, #0]
 800fe7c:	4603      	mov	r3, r0
 800fe7e:	73fb      	strb	r3, [r7, #15]
	DRESULT res = RES_ERROR;
 800fe80:	2301      	movs	r3, #1
 800fe82:	75fb      	strb	r3, [r7, #23]
	WriteStatus = 0;
 800fe84:	4b1f      	ldr	r3, [pc, #124]	; (800ff04 <SD_write+0x94>)
 800fe86:	2200      	movs	r2, #0
 800fe88:	601a      	str	r2, [r3, #0]
	 * to maintain the cache as its content is always coherent with the memory.
	 * If needed, check the file "Middlewares/Third_Party/FatFs/src/drivers/sd_diskio_dma_template.c"
	 * to see how the cache is maintained during the write operations.
	 */

	if (BSP_SD_WriteBlocks_DMA((uint32_t*) buff, (uint32_t) (sector),
 800fe8a:	683a      	ldr	r2, [r7, #0]
 800fe8c:	6879      	ldr	r1, [r7, #4]
 800fe8e:	68b8      	ldr	r0, [r7, #8]
 800fe90:	f7fd fdf6 	bl	800da80 <BSP_SD_WriteBlocks_DMA>
 800fe94:	4603      	mov	r3, r0
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d12f      	bne.n	800fefa <SD_write+0x8a>
			count) == MSD_OK)
	{
		/* Wait that writing process is completed or a timeout occurs */

		timeout = HAL_GetTick();
 800fe9a:	f7f3 fa5b 	bl	8003354 <HAL_GetTick>
 800fe9e:	6138      	str	r0, [r7, #16]
		while ((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800fea0:	bf00      	nop
 800fea2:	4b18      	ldr	r3, [pc, #96]	; (800ff04 <SD_write+0x94>)
 800fea4:	681b      	ldr	r3, [r3, #0]
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d108      	bne.n	800febc <SD_write+0x4c>
 800feaa:	f7f3 fa53 	bl	8003354 <HAL_GetTick>
 800feae:	4602      	mov	r2, r0
 800feb0:	693b      	ldr	r3, [r7, #16]
 800feb2:	1ad3      	subs	r3, r2, r3
 800feb4:	f247 522f 	movw	r2, #29999	; 0x752f
 800feb8:	4293      	cmp	r3, r2
 800feba:	d9f2      	bls.n	800fea2 <SD_write+0x32>
		{
		}
		/* incase of a timeout return error */
		if (WriteStatus == 0)
 800febc:	4b11      	ldr	r3, [pc, #68]	; (800ff04 <SD_write+0x94>)
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d102      	bne.n	800feca <SD_write+0x5a>
		{
			res = RES_ERROR;
 800fec4:	2301      	movs	r3, #1
 800fec6:	75fb      	strb	r3, [r7, #23]
 800fec8:	e017      	b.n	800fefa <SD_write+0x8a>
		}
		else
		{
			WriteStatus = 0;
 800feca:	4b0e      	ldr	r3, [pc, #56]	; (800ff04 <SD_write+0x94>)
 800fecc:	2200      	movs	r2, #0
 800fece:	601a      	str	r2, [r3, #0]
			timeout = HAL_GetTick();
 800fed0:	f7f3 fa40 	bl	8003354 <HAL_GetTick>
 800fed4:	6138      	str	r0, [r7, #16]

			while ((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800fed6:	e007      	b.n	800fee8 <SD_write+0x78>
			{
				if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800fed8:	f7fd fdec 	bl	800dab4 <BSP_SD_GetCardState>
 800fedc:	4603      	mov	r3, r0
 800fede:	2b00      	cmp	r3, #0
 800fee0:	d102      	bne.n	800fee8 <SD_write+0x78>
				{
					res = RES_OK;
 800fee2:	2300      	movs	r3, #0
 800fee4:	75fb      	strb	r3, [r7, #23]
					break;
 800fee6:	e008      	b.n	800fefa <SD_write+0x8a>
			while ((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800fee8:	f7f3 fa34 	bl	8003354 <HAL_GetTick>
 800feec:	4602      	mov	r2, r0
 800feee:	693b      	ldr	r3, [r7, #16]
 800fef0:	1ad3      	subs	r3, r2, r3
 800fef2:	f247 522f 	movw	r2, #29999	; 0x752f
 800fef6:	4293      	cmp	r3, r2
 800fef8:	d9ee      	bls.n	800fed8 <SD_write+0x68>
				}
			}
		}
	}

	return res;
 800fefa:	7dfb      	ldrb	r3, [r7, #23]
}
 800fefc:	4618      	mov	r0, r3
 800fefe:	3718      	adds	r7, #24
 800ff00:	46bd      	mov	sp, r7
 800ff02:	bd80      	pop	{r7, pc}
 800ff04:	200004a4 	.word	0x200004a4

0800ff08 <SD_ioctl>:
 * @param  *buff: Buffer to send/receive control data
 * @retval DRESULT: Operation result
 */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800ff08:	b580      	push	{r7, lr}
 800ff0a:	b08c      	sub	sp, #48	; 0x30
 800ff0c:	af00      	add	r7, sp, #0
 800ff0e:	4603      	mov	r3, r0
 800ff10:	603a      	str	r2, [r7, #0]
 800ff12:	71fb      	strb	r3, [r7, #7]
 800ff14:	460b      	mov	r3, r1
 800ff16:	71bb      	strb	r3, [r7, #6]
	DRESULT res = RES_ERROR;
 800ff18:	2301      	movs	r3, #1
 800ff1a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	BSP_SD_CardInfo CardInfo;

	if (Stat & STA_NOINIT)
 800ff1e:	4b25      	ldr	r3, [pc, #148]	; (800ffb4 <SD_ioctl+0xac>)
 800ff20:	781b      	ldrb	r3, [r3, #0]
 800ff22:	b2db      	uxtb	r3, r3
 800ff24:	f003 0301 	and.w	r3, r3, #1
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d001      	beq.n	800ff30 <SD_ioctl+0x28>
		return RES_NOTRDY;
 800ff2c:	2303      	movs	r3, #3
 800ff2e:	e03c      	b.n	800ffaa <SD_ioctl+0xa2>

	switch (cmd)
 800ff30:	79bb      	ldrb	r3, [r7, #6]
 800ff32:	2b03      	cmp	r3, #3
 800ff34:	d834      	bhi.n	800ffa0 <SD_ioctl+0x98>
 800ff36:	a201      	add	r2, pc, #4	; (adr r2, 800ff3c <SD_ioctl+0x34>)
 800ff38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff3c:	0800ff4d 	.word	0x0800ff4d
 800ff40:	0800ff55 	.word	0x0800ff55
 800ff44:	0800ff6d 	.word	0x0800ff6d
 800ff48:	0800ff87 	.word	0x0800ff87
	{
	/* Make sure that no pending write process */
	case CTRL_SYNC:
		res = RES_OK;
 800ff4c:	2300      	movs	r3, #0
 800ff4e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800ff52:	e028      	b.n	800ffa6 <SD_ioctl+0x9e>

		/* Get number of sectors on the disk (DWORD) */
	case GET_SECTOR_COUNT:
		BSP_SD_GetCardInfo(&CardInfo);
 800ff54:	f107 030c 	add.w	r3, r7, #12
 800ff58:	4618      	mov	r0, r3
 800ff5a:	f7fd fdbb 	bl	800dad4 <BSP_SD_GetCardInfo>
		*(DWORD*) buff = CardInfo.LogBlockNbr;
 800ff5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ff60:	683b      	ldr	r3, [r7, #0]
 800ff62:	601a      	str	r2, [r3, #0]
		res = RES_OK;
 800ff64:	2300      	movs	r3, #0
 800ff66:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800ff6a:	e01c      	b.n	800ffa6 <SD_ioctl+0x9e>

		/* Get R/W sector size (WORD) */
	case GET_SECTOR_SIZE:
		BSP_SD_GetCardInfo(&CardInfo);
 800ff6c:	f107 030c 	add.w	r3, r7, #12
 800ff70:	4618      	mov	r0, r3
 800ff72:	f7fd fdaf 	bl	800dad4 <BSP_SD_GetCardInfo>
		*(WORD*) buff = CardInfo.LogBlockSize;
 800ff76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff78:	b29a      	uxth	r2, r3
 800ff7a:	683b      	ldr	r3, [r7, #0]
 800ff7c:	801a      	strh	r2, [r3, #0]
		res = RES_OK;
 800ff7e:	2300      	movs	r3, #0
 800ff80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800ff84:	e00f      	b.n	800ffa6 <SD_ioctl+0x9e>

		/* Get erase block size in unit of sector (DWORD) */
	case GET_BLOCK_SIZE:
		BSP_SD_GetCardInfo(&CardInfo);
 800ff86:	f107 030c 	add.w	r3, r7, #12
 800ff8a:	4618      	mov	r0, r3
 800ff8c:	f7fd fda2 	bl	800dad4 <BSP_SD_GetCardInfo>
		*(DWORD*) buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800ff90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff92:	0a5a      	lsrs	r2, r3, #9
 800ff94:	683b      	ldr	r3, [r7, #0]
 800ff96:	601a      	str	r2, [r3, #0]
		res = RES_OK;
 800ff98:	2300      	movs	r3, #0
 800ff9a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800ff9e:	e002      	b.n	800ffa6 <SD_ioctl+0x9e>

	default:
		res = RES_PARERR;
 800ffa0:	2304      	movs	r3, #4
 800ffa2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	}

	return res;
 800ffa6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800ffaa:	4618      	mov	r0, r3
 800ffac:	3730      	adds	r7, #48	; 0x30
 800ffae:	46bd      	mov	sp, r7
 800ffb0:	bd80      	pop	{r7, pc}
 800ffb2:	bf00      	nop
 800ffb4:	20000123 	.word	0x20000123

0800ffb8 <BSP_SD_WriteCpltCallback>:
 * @param hsd: SD handle
 * @retval None
 */

void BSP_SD_WriteCpltCallback(void)
{
 800ffb8:	b480      	push	{r7}
 800ffba:	af00      	add	r7, sp, #0
	WriteStatus = 1;
 800ffbc:	4b03      	ldr	r3, [pc, #12]	; (800ffcc <BSP_SD_WriteCpltCallback+0x14>)
 800ffbe:	2201      	movs	r2, #1
 800ffc0:	601a      	str	r2, [r3, #0]
}
 800ffc2:	bf00      	nop
 800ffc4:	46bd      	mov	sp, r7
 800ffc6:	bc80      	pop	{r7}
 800ffc8:	4770      	bx	lr
 800ffca:	bf00      	nop
 800ffcc:	200004a4 	.word	0x200004a4

0800ffd0 <BSP_SD_ReadCpltCallback>:
 * @param hsd: SD handle
 * @retval None
 */

void BSP_SD_ReadCpltCallback(void)
{
 800ffd0:	b480      	push	{r7}
 800ffd2:	af00      	add	r7, sp, #0
	ReadStatus = 1;
 800ffd4:	4b03      	ldr	r3, [pc, #12]	; (800ffe4 <BSP_SD_ReadCpltCallback+0x14>)
 800ffd6:	2201      	movs	r2, #1
 800ffd8:	601a      	str	r2, [r3, #0]
}
 800ffda:	bf00      	nop
 800ffdc:	46bd      	mov	sp, r7
 800ffde:	bc80      	pop	{r7}
 800ffe0:	4770      	bx	lr
 800ffe2:	bf00      	nop
 800ffe4:	200004a8 	.word	0x200004a8

0800ffe8 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800ffe8:	b480      	push	{r7}
 800ffea:	b083      	sub	sp, #12
 800ffec:	af00      	add	r7, sp, #0
 800ffee:	4603      	mov	r3, r0
 800fff0:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 800fff2:	88fb      	ldrh	r3, [r7, #6]
 800fff4:	ba5b      	rev16	r3, r3
 800fff6:	b29b      	uxth	r3, r3
}
 800fff8:	4618      	mov	r0, r3
 800fffa:	370c      	adds	r7, #12
 800fffc:	46bd      	mov	sp, r7
 800fffe:	bc80      	pop	{r7}
 8010000:	4770      	bx	lr

08010002 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8010002:	b580      	push	{r7, lr}
 8010004:	b082      	sub	sp, #8
 8010006:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8010008:	2300      	movs	r3, #0
 801000a:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 801000c:	f000 f8a4 	bl	8010158 <mem_init>
  memp_init();
 8010010:	f000 fb34 	bl	801067c <memp_init>
  pbuf_init();
  netif_init();
 8010014:	f000 fbec 	bl	80107f0 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8010018:	f001 fbe6 	bl	80117e8 <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 801001c:	f001 face 	bl	80115bc <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8010020:	bf00      	nop
 8010022:	3708      	adds	r7, #8
 8010024:	46bd      	mov	sp, r7
 8010026:	bd80      	pop	{r7, pc}

08010028 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8010028:	b580      	push	{r7, lr}
 801002a:	b084      	sub	sp, #16
 801002c:	af00      	add	r7, sp, #0
 801002e:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8010030:	4b40      	ldr	r3, [pc, #256]	; (8010134 <plug_holes+0x10c>)
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	687a      	ldr	r2, [r7, #4]
 8010036:	429a      	cmp	r2, r3
 8010038:	d206      	bcs.n	8010048 <plug_holes+0x20>
 801003a:	4b3f      	ldr	r3, [pc, #252]	; (8010138 <plug_holes+0x110>)
 801003c:	f240 125d 	movw	r2, #349	; 0x15d
 8010040:	493e      	ldr	r1, [pc, #248]	; (801013c <plug_holes+0x114>)
 8010042:	483f      	ldr	r0, [pc, #252]	; (8010140 <plug_holes+0x118>)
 8010044:	f005 fe5a 	bl	8015cfc <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8010048:	4b3e      	ldr	r3, [pc, #248]	; (8010144 <plug_holes+0x11c>)
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	687a      	ldr	r2, [r7, #4]
 801004e:	429a      	cmp	r2, r3
 8010050:	d306      	bcc.n	8010060 <plug_holes+0x38>
 8010052:	4b39      	ldr	r3, [pc, #228]	; (8010138 <plug_holes+0x110>)
 8010054:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8010058:	493b      	ldr	r1, [pc, #236]	; (8010148 <plug_holes+0x120>)
 801005a:	4839      	ldr	r0, [pc, #228]	; (8010140 <plug_holes+0x118>)
 801005c:	f005 fe4e 	bl	8015cfc <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	791b      	ldrb	r3, [r3, #4]
 8010064:	2b00      	cmp	r3, #0
 8010066:	d006      	beq.n	8010076 <plug_holes+0x4e>
 8010068:	4b33      	ldr	r3, [pc, #204]	; (8010138 <plug_holes+0x110>)
 801006a:	f240 125f 	movw	r2, #351	; 0x15f
 801006e:	4937      	ldr	r1, [pc, #220]	; (801014c <plug_holes+0x124>)
 8010070:	4833      	ldr	r0, [pc, #204]	; (8010140 <plug_holes+0x118>)
 8010072:	f005 fe43 	bl	8015cfc <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	881b      	ldrh	r3, [r3, #0]
 801007a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801007e:	d906      	bls.n	801008e <plug_holes+0x66>
 8010080:	4b2d      	ldr	r3, [pc, #180]	; (8010138 <plug_holes+0x110>)
 8010082:	f44f 72b1 	mov.w	r2, #354	; 0x162
 8010086:	4932      	ldr	r1, [pc, #200]	; (8010150 <plug_holes+0x128>)
 8010088:	482d      	ldr	r0, [pc, #180]	; (8010140 <plug_holes+0x118>)
 801008a:	f005 fe37 	bl	8015cfc <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 801008e:	4b29      	ldr	r3, [pc, #164]	; (8010134 <plug_holes+0x10c>)
 8010090:	681b      	ldr	r3, [r3, #0]
 8010092:	687a      	ldr	r2, [r7, #4]
 8010094:	8812      	ldrh	r2, [r2, #0]
 8010096:	4413      	add	r3, r2
 8010098:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 801009a:	687a      	ldr	r2, [r7, #4]
 801009c:	68fb      	ldr	r3, [r7, #12]
 801009e:	429a      	cmp	r2, r3
 80100a0:	d01f      	beq.n	80100e2 <plug_holes+0xba>
 80100a2:	68fb      	ldr	r3, [r7, #12]
 80100a4:	791b      	ldrb	r3, [r3, #4]
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d11b      	bne.n	80100e2 <plug_holes+0xba>
 80100aa:	4b26      	ldr	r3, [pc, #152]	; (8010144 <plug_holes+0x11c>)
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	68fa      	ldr	r2, [r7, #12]
 80100b0:	429a      	cmp	r2, r3
 80100b2:	d016      	beq.n	80100e2 <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 80100b4:	4b27      	ldr	r3, [pc, #156]	; (8010154 <plug_holes+0x12c>)
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	68fa      	ldr	r2, [r7, #12]
 80100ba:	429a      	cmp	r2, r3
 80100bc:	d102      	bne.n	80100c4 <plug_holes+0x9c>
      lfree = mem;
 80100be:	4a25      	ldr	r2, [pc, #148]	; (8010154 <plug_holes+0x12c>)
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 80100c4:	68fb      	ldr	r3, [r7, #12]
 80100c6:	881a      	ldrh	r2, [r3, #0]
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	4a19      	ldr	r2, [pc, #100]	; (8010134 <plug_holes+0x10c>)
 80100d0:	6812      	ldr	r2, [r2, #0]
 80100d2:	1a99      	subs	r1, r3, r2
 80100d4:	4b17      	ldr	r3, [pc, #92]	; (8010134 <plug_holes+0x10c>)
 80100d6:	681b      	ldr	r3, [r3, #0]
 80100d8:	68fa      	ldr	r2, [r7, #12]
 80100da:	8812      	ldrh	r2, [r2, #0]
 80100dc:	4413      	add	r3, r2
 80100de:	b28a      	uxth	r2, r1
 80100e0:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 80100e2:	4b14      	ldr	r3, [pc, #80]	; (8010134 <plug_holes+0x10c>)
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	687a      	ldr	r2, [r7, #4]
 80100e8:	8852      	ldrh	r2, [r2, #2]
 80100ea:	4413      	add	r3, r2
 80100ec:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 80100ee:	68ba      	ldr	r2, [r7, #8]
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	429a      	cmp	r2, r3
 80100f4:	d01a      	beq.n	801012c <plug_holes+0x104>
 80100f6:	68bb      	ldr	r3, [r7, #8]
 80100f8:	791b      	ldrb	r3, [r3, #4]
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	d116      	bne.n	801012c <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 80100fe:	4b15      	ldr	r3, [pc, #84]	; (8010154 <plug_holes+0x12c>)
 8010100:	681b      	ldr	r3, [r3, #0]
 8010102:	687a      	ldr	r2, [r7, #4]
 8010104:	429a      	cmp	r2, r3
 8010106:	d102      	bne.n	801010e <plug_holes+0xe6>
      lfree = pmem;
 8010108:	4a12      	ldr	r2, [pc, #72]	; (8010154 <plug_holes+0x12c>)
 801010a:	68bb      	ldr	r3, [r7, #8]
 801010c:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	881a      	ldrh	r2, [r3, #0]
 8010112:	68bb      	ldr	r3, [r7, #8]
 8010114:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 8010116:	68bb      	ldr	r3, [r7, #8]
 8010118:	4a06      	ldr	r2, [pc, #24]	; (8010134 <plug_holes+0x10c>)
 801011a:	6812      	ldr	r2, [r2, #0]
 801011c:	1a99      	subs	r1, r3, r2
 801011e:	4b05      	ldr	r3, [pc, #20]	; (8010134 <plug_holes+0x10c>)
 8010120:	681b      	ldr	r3, [r3, #0]
 8010122:	687a      	ldr	r2, [r7, #4]
 8010124:	8812      	ldrh	r2, [r2, #0]
 8010126:	4413      	add	r3, r2
 8010128:	b28a      	uxth	r2, r1
 801012a:	805a      	strh	r2, [r3, #2]
  }
}
 801012c:	bf00      	nop
 801012e:	3710      	adds	r7, #16
 8010130:	46bd      	mov	sp, r7
 8010132:	bd80      	pop	{r7, pc}
 8010134:	200004ac 	.word	0x200004ac
 8010138:	08017fdc 	.word	0x08017fdc
 801013c:	0801800c 	.word	0x0801800c
 8010140:	08018024 	.word	0x08018024
 8010144:	200004b0 	.word	0x200004b0
 8010148:	0801804c 	.word	0x0801804c
 801014c:	08018068 	.word	0x08018068
 8010150:	08018084 	.word	0x08018084
 8010154:	200004b4 	.word	0x200004b4

08010158 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8010158:	b480      	push	{r7}
 801015a:	b083      	sub	sp, #12
 801015c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801015e:	4b18      	ldr	r3, [pc, #96]	; (80101c0 <mem_init+0x68>)
 8010160:	3303      	adds	r3, #3
 8010162:	f023 0303 	bic.w	r3, r3, #3
 8010166:	461a      	mov	r2, r3
 8010168:	4b16      	ldr	r3, [pc, #88]	; (80101c4 <mem_init+0x6c>)
 801016a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 801016c:	4b15      	ldr	r3, [pc, #84]	; (80101c4 <mem_init+0x6c>)
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8010178:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	2200      	movs	r2, #0
 801017e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	2200      	movs	r2, #0
 8010184:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 8010186:	4b0f      	ldr	r3, [pc, #60]	; (80101c4 <mem_init+0x6c>)
 8010188:	681b      	ldr	r3, [r3, #0]
 801018a:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 801018e:	4a0e      	ldr	r2, [pc, #56]	; (80101c8 <mem_init+0x70>)
 8010190:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8010192:	4b0d      	ldr	r3, [pc, #52]	; (80101c8 <mem_init+0x70>)
 8010194:	681b      	ldr	r3, [r3, #0]
 8010196:	2201      	movs	r2, #1
 8010198:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 801019a:	4b0b      	ldr	r3, [pc, #44]	; (80101c8 <mem_init+0x70>)
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80101a2:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 80101a4:	4b08      	ldr	r3, [pc, #32]	; (80101c8 <mem_init+0x70>)
 80101a6:	681b      	ldr	r3, [r3, #0]
 80101a8:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80101ac:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 80101ae:	4b05      	ldr	r3, [pc, #20]	; (80101c4 <mem_init+0x6c>)
 80101b0:	681b      	ldr	r3, [r3, #0]
 80101b2:	4a06      	ldr	r2, [pc, #24]	; (80101cc <mem_init+0x74>)
 80101b4:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 80101b6:	bf00      	nop
 80101b8:	370c      	adds	r7, #12
 80101ba:	46bd      	mov	sp, r7
 80101bc:	bc80      	pop	{r7}
 80101be:	4770      	bx	lr
 80101c0:	20004708 	.word	0x20004708
 80101c4:	200004ac 	.word	0x200004ac
 80101c8:	200004b0 	.word	0x200004b0
 80101cc:	200004b4 	.word	0x200004b4

080101d0 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 80101d0:	b580      	push	{r7, lr}
 80101d2:	b084      	sub	sp, #16
 80101d4:	af00      	add	r7, sp, #0
 80101d6:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d043      	beq.n	8010266 <mem_free+0x96>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	f003 0303 	and.w	r3, r3, #3
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	d006      	beq.n	80101f6 <mem_free+0x26>
 80101e8:	4b22      	ldr	r3, [pc, #136]	; (8010274 <mem_free+0xa4>)
 80101ea:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 80101ee:	4922      	ldr	r1, [pc, #136]	; (8010278 <mem_free+0xa8>)
 80101f0:	4822      	ldr	r0, [pc, #136]	; (801027c <mem_free+0xac>)
 80101f2:	f005 fd83 	bl	8015cfc <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 80101f6:	4b22      	ldr	r3, [pc, #136]	; (8010280 <mem_free+0xb0>)
 80101f8:	681b      	ldr	r3, [r3, #0]
 80101fa:	687a      	ldr	r2, [r7, #4]
 80101fc:	429a      	cmp	r2, r3
 80101fe:	d304      	bcc.n	801020a <mem_free+0x3a>
 8010200:	4b20      	ldr	r3, [pc, #128]	; (8010284 <mem_free+0xb4>)
 8010202:	681b      	ldr	r3, [r3, #0]
 8010204:	687a      	ldr	r2, [r7, #4]
 8010206:	429a      	cmp	r2, r3
 8010208:	d306      	bcc.n	8010218 <mem_free+0x48>
 801020a:	4b1a      	ldr	r3, [pc, #104]	; (8010274 <mem_free+0xa4>)
 801020c:	f240 12af 	movw	r2, #431	; 0x1af
 8010210:	491d      	ldr	r1, [pc, #116]	; (8010288 <mem_free+0xb8>)
 8010212:	481a      	ldr	r0, [pc, #104]	; (801027c <mem_free+0xac>)
 8010214:	f005 fd72 	bl	8015cfc <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8010218:	4b19      	ldr	r3, [pc, #100]	; (8010280 <mem_free+0xb0>)
 801021a:	681b      	ldr	r3, [r3, #0]
 801021c:	687a      	ldr	r2, [r7, #4]
 801021e:	429a      	cmp	r2, r3
 8010220:	d323      	bcc.n	801026a <mem_free+0x9a>
 8010222:	4b18      	ldr	r3, [pc, #96]	; (8010284 <mem_free+0xb4>)
 8010224:	681b      	ldr	r3, [r3, #0]
 8010226:	687a      	ldr	r2, [r7, #4]
 8010228:	429a      	cmp	r2, r3
 801022a:	d21e      	bcs.n	801026a <mem_free+0x9a>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	3b08      	subs	r3, #8
 8010230:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	791b      	ldrb	r3, [r3, #4]
 8010236:	2b00      	cmp	r3, #0
 8010238:	d106      	bne.n	8010248 <mem_free+0x78>
 801023a:	4b0e      	ldr	r3, [pc, #56]	; (8010274 <mem_free+0xa4>)
 801023c:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 8010240:	4912      	ldr	r1, [pc, #72]	; (801028c <mem_free+0xbc>)
 8010242:	480e      	ldr	r0, [pc, #56]	; (801027c <mem_free+0xac>)
 8010244:	f005 fd5a 	bl	8015cfc <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	2200      	movs	r2, #0
 801024c:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 801024e:	4b10      	ldr	r3, [pc, #64]	; (8010290 <mem_free+0xc0>)
 8010250:	681b      	ldr	r3, [r3, #0]
 8010252:	68fa      	ldr	r2, [r7, #12]
 8010254:	429a      	cmp	r2, r3
 8010256:	d202      	bcs.n	801025e <mem_free+0x8e>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8010258:	4a0d      	ldr	r2, [pc, #52]	; (8010290 <mem_free+0xc0>)
 801025a:	68fb      	ldr	r3, [r7, #12]
 801025c:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 801025e:	68f8      	ldr	r0, [r7, #12]
 8010260:	f7ff fee2 	bl	8010028 <plug_holes>
 8010264:	e002      	b.n	801026c <mem_free+0x9c>
    return;
 8010266:	bf00      	nop
 8010268:	e000      	b.n	801026c <mem_free+0x9c>
    return;
 801026a:	bf00      	nop
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 801026c:	3710      	adds	r7, #16
 801026e:	46bd      	mov	sp, r7
 8010270:	bd80      	pop	{r7, pc}
 8010272:	bf00      	nop
 8010274:	08017fdc 	.word	0x08017fdc
 8010278:	080180b0 	.word	0x080180b0
 801027c:	08018024 	.word	0x08018024
 8010280:	200004ac 	.word	0x200004ac
 8010284:	200004b0 	.word	0x200004b0
 8010288:	080180d4 	.word	0x080180d4
 801028c:	080180ec 	.word	0x080180ec
 8010290:	200004b4 	.word	0x200004b4

08010294 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 8010294:	b580      	push	{r7, lr}
 8010296:	b086      	sub	sp, #24
 8010298:	af00      	add	r7, sp, #0
 801029a:	6078      	str	r0, [r7, #4]
 801029c:	460b      	mov	r3, r1
 801029e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 80102a0:	887b      	ldrh	r3, [r7, #2]
 80102a2:	3303      	adds	r3, #3
 80102a4:	b29b      	uxth	r3, r3
 80102a6:	f023 0303 	bic.w	r3, r3, #3
 80102aa:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 80102ac:	887b      	ldrh	r3, [r7, #2]
 80102ae:	2b0b      	cmp	r3, #11
 80102b0:	d801      	bhi.n	80102b6 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 80102b2:	230c      	movs	r3, #12
 80102b4:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 80102b6:	887b      	ldrh	r3, [r7, #2]
 80102b8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80102bc:	d901      	bls.n	80102c2 <mem_trim+0x2e>
    return NULL;
 80102be:	2300      	movs	r3, #0
 80102c0:	e0b1      	b.n	8010426 <mem_trim+0x192>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 80102c2:	4b5b      	ldr	r3, [pc, #364]	; (8010430 <mem_trim+0x19c>)
 80102c4:	681b      	ldr	r3, [r3, #0]
 80102c6:	687a      	ldr	r2, [r7, #4]
 80102c8:	429a      	cmp	r2, r3
 80102ca:	d304      	bcc.n	80102d6 <mem_trim+0x42>
 80102cc:	4b59      	ldr	r3, [pc, #356]	; (8010434 <mem_trim+0x1a0>)
 80102ce:	681b      	ldr	r3, [r3, #0]
 80102d0:	687a      	ldr	r2, [r7, #4]
 80102d2:	429a      	cmp	r2, r3
 80102d4:	d306      	bcc.n	80102e4 <mem_trim+0x50>
 80102d6:	4b58      	ldr	r3, [pc, #352]	; (8010438 <mem_trim+0x1a4>)
 80102d8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80102dc:	4957      	ldr	r1, [pc, #348]	; (801043c <mem_trim+0x1a8>)
 80102de:	4858      	ldr	r0, [pc, #352]	; (8010440 <mem_trim+0x1ac>)
 80102e0:	f005 fd0c 	bl	8015cfc <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 80102e4:	4b52      	ldr	r3, [pc, #328]	; (8010430 <mem_trim+0x19c>)
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	687a      	ldr	r2, [r7, #4]
 80102ea:	429a      	cmp	r2, r3
 80102ec:	d304      	bcc.n	80102f8 <mem_trim+0x64>
 80102ee:	4b51      	ldr	r3, [pc, #324]	; (8010434 <mem_trim+0x1a0>)
 80102f0:	681b      	ldr	r3, [r3, #0]
 80102f2:	687a      	ldr	r2, [r7, #4]
 80102f4:	429a      	cmp	r2, r3
 80102f6:	d301      	bcc.n	80102fc <mem_trim+0x68>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
    return rmem;
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	e094      	b.n	8010426 <mem_trim+0x192>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 80102fc:	687b      	ldr	r3, [r7, #4]
 80102fe:	3b08      	subs	r3, #8
 8010300:	617b      	str	r3, [r7, #20]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 8010302:	697b      	ldr	r3, [r7, #20]
 8010304:	4a4a      	ldr	r2, [pc, #296]	; (8010430 <mem_trim+0x19c>)
 8010306:	6812      	ldr	r2, [r2, #0]
 8010308:	1a9b      	subs	r3, r3, r2
 801030a:	827b      	strh	r3, [r7, #18]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 801030c:	697b      	ldr	r3, [r7, #20]
 801030e:	881a      	ldrh	r2, [r3, #0]
 8010310:	8a7b      	ldrh	r3, [r7, #18]
 8010312:	1ad3      	subs	r3, r2, r3
 8010314:	b29b      	uxth	r3, r3
 8010316:	3b08      	subs	r3, #8
 8010318:	823b      	strh	r3, [r7, #16]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 801031a:	887a      	ldrh	r2, [r7, #2]
 801031c:	8a3b      	ldrh	r3, [r7, #16]
 801031e:	429a      	cmp	r2, r3
 8010320:	d906      	bls.n	8010330 <mem_trim+0x9c>
 8010322:	4b45      	ldr	r3, [pc, #276]	; (8010438 <mem_trim+0x1a4>)
 8010324:	f240 2206 	movw	r2, #518	; 0x206
 8010328:	4946      	ldr	r1, [pc, #280]	; (8010444 <mem_trim+0x1b0>)
 801032a:	4845      	ldr	r0, [pc, #276]	; (8010440 <mem_trim+0x1ac>)
 801032c:	f005 fce6 	bl	8015cfc <iprintf>
  if (newsize > size) {
 8010330:	887a      	ldrh	r2, [r7, #2]
 8010332:	8a3b      	ldrh	r3, [r7, #16]
 8010334:	429a      	cmp	r2, r3
 8010336:	d901      	bls.n	801033c <mem_trim+0xa8>
    /* not supported */
    return NULL;
 8010338:	2300      	movs	r3, #0
 801033a:	e074      	b.n	8010426 <mem_trim+0x192>
  }
  if (newsize == size) {
 801033c:	887a      	ldrh	r2, [r7, #2]
 801033e:	8a3b      	ldrh	r3, [r7, #16]
 8010340:	429a      	cmp	r2, r3
 8010342:	d101      	bne.n	8010348 <mem_trim+0xb4>
    /* No change in size, simply return */
    return rmem;
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	e06e      	b.n	8010426 <mem_trim+0x192>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = (struct mem *)(void *)&ram[mem->next];
 8010348:	4b39      	ldr	r3, [pc, #228]	; (8010430 <mem_trim+0x19c>)
 801034a:	681b      	ldr	r3, [r3, #0]
 801034c:	697a      	ldr	r2, [r7, #20]
 801034e:	8812      	ldrh	r2, [r2, #0]
 8010350:	4413      	add	r3, r2
 8010352:	60fb      	str	r3, [r7, #12]
  if (mem2->used == 0) {
 8010354:	68fb      	ldr	r3, [r7, #12]
 8010356:	791b      	ldrb	r3, [r3, #4]
 8010358:	2b00      	cmp	r3, #0
 801035a:	d131      	bne.n	80103c0 <mem_trim+0x12c>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 801035c:	68fb      	ldr	r3, [r7, #12]
 801035e:	881b      	ldrh	r3, [r3, #0]
 8010360:	813b      	strh	r3, [r7, #8]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 8010362:	8a7a      	ldrh	r2, [r7, #18]
 8010364:	887b      	ldrh	r3, [r7, #2]
 8010366:	4413      	add	r3, r2
 8010368:	b29b      	uxth	r3, r3
 801036a:	3308      	adds	r3, #8
 801036c:	817b      	strh	r3, [r7, #10]
    if (lfree == mem2) {
 801036e:	4b36      	ldr	r3, [pc, #216]	; (8010448 <mem_trim+0x1b4>)
 8010370:	681b      	ldr	r3, [r3, #0]
 8010372:	68fa      	ldr	r2, [r7, #12]
 8010374:	429a      	cmp	r2, r3
 8010376:	d105      	bne.n	8010384 <mem_trim+0xf0>
      lfree = (struct mem *)(void *)&ram[ptr2];
 8010378:	4b2d      	ldr	r3, [pc, #180]	; (8010430 <mem_trim+0x19c>)
 801037a:	681a      	ldr	r2, [r3, #0]
 801037c:	897b      	ldrh	r3, [r7, #10]
 801037e:	4413      	add	r3, r2
 8010380:	4a31      	ldr	r2, [pc, #196]	; (8010448 <mem_trim+0x1b4>)
 8010382:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 8010384:	4b2a      	ldr	r3, [pc, #168]	; (8010430 <mem_trim+0x19c>)
 8010386:	681a      	ldr	r2, [r3, #0]
 8010388:	897b      	ldrh	r3, [r7, #10]
 801038a:	4413      	add	r3, r2
 801038c:	60fb      	str	r3, [r7, #12]
    mem2->used = 0;
 801038e:	68fb      	ldr	r3, [r7, #12]
 8010390:	2200      	movs	r2, #0
 8010392:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8010394:	68fb      	ldr	r3, [r7, #12]
 8010396:	893a      	ldrh	r2, [r7, #8]
 8010398:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 801039a:	68fb      	ldr	r3, [r7, #12]
 801039c:	8a7a      	ldrh	r2, [r7, #18]
 801039e:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 80103a0:	697b      	ldr	r3, [r7, #20]
 80103a2:	897a      	ldrh	r2, [r7, #10]
 80103a4:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80103a6:	68fb      	ldr	r3, [r7, #12]
 80103a8:	881b      	ldrh	r3, [r3, #0]
 80103aa:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80103ae:	d039      	beq.n	8010424 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 80103b0:	4b1f      	ldr	r3, [pc, #124]	; (8010430 <mem_trim+0x19c>)
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	68fa      	ldr	r2, [r7, #12]
 80103b6:	8812      	ldrh	r2, [r2, #0]
 80103b8:	4413      	add	r3, r2
 80103ba:	897a      	ldrh	r2, [r7, #10]
 80103bc:	805a      	strh	r2, [r3, #2]
 80103be:	e031      	b.n	8010424 <mem_trim+0x190>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 80103c0:	887b      	ldrh	r3, [r7, #2]
 80103c2:	f103 0214 	add.w	r2, r3, #20
 80103c6:	8a3b      	ldrh	r3, [r7, #16]
 80103c8:	429a      	cmp	r2, r3
 80103ca:	d82b      	bhi.n	8010424 <mem_trim+0x190>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 80103cc:	8a7a      	ldrh	r2, [r7, #18]
 80103ce:	887b      	ldrh	r3, [r7, #2]
 80103d0:	4413      	add	r3, r2
 80103d2:	b29b      	uxth	r3, r3
 80103d4:	3308      	adds	r3, #8
 80103d6:	817b      	strh	r3, [r7, #10]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 80103d8:	4b15      	ldr	r3, [pc, #84]	; (8010430 <mem_trim+0x19c>)
 80103da:	681a      	ldr	r2, [r3, #0]
 80103dc:	897b      	ldrh	r3, [r7, #10]
 80103de:	4413      	add	r3, r2
 80103e0:	60fb      	str	r3, [r7, #12]
    if (mem2 < lfree) {
 80103e2:	4b19      	ldr	r3, [pc, #100]	; (8010448 <mem_trim+0x1b4>)
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	68fa      	ldr	r2, [r7, #12]
 80103e8:	429a      	cmp	r2, r3
 80103ea:	d202      	bcs.n	80103f2 <mem_trim+0x15e>
      lfree = mem2;
 80103ec:	4a16      	ldr	r2, [pc, #88]	; (8010448 <mem_trim+0x1b4>)
 80103ee:	68fb      	ldr	r3, [r7, #12]
 80103f0:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 80103f2:	68fb      	ldr	r3, [r7, #12]
 80103f4:	2200      	movs	r2, #0
 80103f6:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 80103f8:	697b      	ldr	r3, [r7, #20]
 80103fa:	881a      	ldrh	r2, [r3, #0]
 80103fc:	68fb      	ldr	r3, [r7, #12]
 80103fe:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8010400:	68fb      	ldr	r3, [r7, #12]
 8010402:	8a7a      	ldrh	r2, [r7, #18]
 8010404:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8010406:	697b      	ldr	r3, [r7, #20]
 8010408:	897a      	ldrh	r2, [r7, #10]
 801040a:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801040c:	68fb      	ldr	r3, [r7, #12]
 801040e:	881b      	ldrh	r3, [r3, #0]
 8010410:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010414:	d006      	beq.n	8010424 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 8010416:	4b06      	ldr	r3, [pc, #24]	; (8010430 <mem_trim+0x19c>)
 8010418:	681b      	ldr	r3, [r3, #0]
 801041a:	68fa      	ldr	r2, [r7, #12]
 801041c:	8812      	ldrh	r2, [r2, #0]
 801041e:	4413      	add	r3, r2
 8010420:	897a      	ldrh	r2, [r7, #10]
 8010422:	805a      	strh	r2, [r3, #2]
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 8010424:	687b      	ldr	r3, [r7, #4]
}
 8010426:	4618      	mov	r0, r3
 8010428:	3718      	adds	r7, #24
 801042a:	46bd      	mov	sp, r7
 801042c:	bd80      	pop	{r7, pc}
 801042e:	bf00      	nop
 8010430:	200004ac 	.word	0x200004ac
 8010434:	200004b0 	.word	0x200004b0
 8010438:	08017fdc 	.word	0x08017fdc
 801043c:	08018100 	.word	0x08018100
 8010440:	08018024 	.word	0x08018024
 8010444:	08018118 	.word	0x08018118
 8010448:	200004b4 	.word	0x200004b4

0801044c <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 801044c:	b580      	push	{r7, lr}
 801044e:	b088      	sub	sp, #32
 8010450:	af00      	add	r7, sp, #0
 8010452:	4603      	mov	r3, r0
 8010454:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 8010456:	88fb      	ldrh	r3, [r7, #6]
 8010458:	2b00      	cmp	r3, #0
 801045a:	d101      	bne.n	8010460 <mem_malloc+0x14>
    return NULL;
 801045c:	2300      	movs	r3, #0
 801045e:	e0c8      	b.n	80105f2 <mem_malloc+0x1a6>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 8010460:	88fb      	ldrh	r3, [r7, #6]
 8010462:	3303      	adds	r3, #3
 8010464:	b29b      	uxth	r3, r3
 8010466:	f023 0303 	bic.w	r3, r3, #3
 801046a:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 801046c:	88fb      	ldrh	r3, [r7, #6]
 801046e:	2b0b      	cmp	r3, #11
 8010470:	d801      	bhi.n	8010476 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8010472:	230c      	movs	r3, #12
 8010474:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 8010476:	88fb      	ldrh	r3, [r7, #6]
 8010478:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801047c:	d901      	bls.n	8010482 <mem_malloc+0x36>
    return NULL;
 801047e:	2300      	movs	r3, #0
 8010480:	e0b7      	b.n	80105f2 <mem_malloc+0x1a6>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 8010482:	4b5e      	ldr	r3, [pc, #376]	; (80105fc <mem_malloc+0x1b0>)
 8010484:	681b      	ldr	r3, [r3, #0]
 8010486:	461a      	mov	r2, r3
 8010488:	4b5d      	ldr	r3, [pc, #372]	; (8010600 <mem_malloc+0x1b4>)
 801048a:	681b      	ldr	r3, [r3, #0]
 801048c:	1ad3      	subs	r3, r2, r3
 801048e:	83fb      	strh	r3, [r7, #30]
 8010490:	e0a7      	b.n	80105e2 <mem_malloc+0x196>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 8010492:	4b5b      	ldr	r3, [pc, #364]	; (8010600 <mem_malloc+0x1b4>)
 8010494:	681a      	ldr	r2, [r3, #0]
 8010496:	8bfb      	ldrh	r3, [r7, #30]
 8010498:	4413      	add	r3, r2
 801049a:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 801049c:	697b      	ldr	r3, [r7, #20]
 801049e:	791b      	ldrb	r3, [r3, #4]
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	f040 8098 	bne.w	80105d6 <mem_malloc+0x18a>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 80104a6:	697b      	ldr	r3, [r7, #20]
 80104a8:	881b      	ldrh	r3, [r3, #0]
 80104aa:	461a      	mov	r2, r3
 80104ac:	8bfb      	ldrh	r3, [r7, #30]
 80104ae:	1ad3      	subs	r3, r2, r3
 80104b0:	f1a3 0208 	sub.w	r2, r3, #8
 80104b4:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 80104b6:	429a      	cmp	r2, r3
 80104b8:	f0c0 808d 	bcc.w	80105d6 <mem_malloc+0x18a>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80104bc:	697b      	ldr	r3, [r7, #20]
 80104be:	881b      	ldrh	r3, [r3, #0]
 80104c0:	461a      	mov	r2, r3
 80104c2:	8bfb      	ldrh	r3, [r7, #30]
 80104c4:	1ad3      	subs	r3, r2, r3
 80104c6:	f1a3 0208 	sub.w	r2, r3, #8
 80104ca:	88fb      	ldrh	r3, [r7, #6]
 80104cc:	3314      	adds	r3, #20
 80104ce:	429a      	cmp	r2, r3
 80104d0:	d327      	bcc.n	8010522 <mem_malloc+0xd6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 80104d2:	8bfa      	ldrh	r2, [r7, #30]
 80104d4:	88fb      	ldrh	r3, [r7, #6]
 80104d6:	4413      	add	r3, r2
 80104d8:	b29b      	uxth	r3, r3
 80104da:	3308      	adds	r3, #8
 80104dc:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 80104de:	4b48      	ldr	r3, [pc, #288]	; (8010600 <mem_malloc+0x1b4>)
 80104e0:	681a      	ldr	r2, [r3, #0]
 80104e2:	8a7b      	ldrh	r3, [r7, #18]
 80104e4:	4413      	add	r3, r2
 80104e6:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 80104e8:	68fb      	ldr	r3, [r7, #12]
 80104ea:	2200      	movs	r2, #0
 80104ec:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 80104ee:	697b      	ldr	r3, [r7, #20]
 80104f0:	881a      	ldrh	r2, [r3, #0]
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 80104f6:	68fb      	ldr	r3, [r7, #12]
 80104f8:	8bfa      	ldrh	r2, [r7, #30]
 80104fa:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 80104fc:	697b      	ldr	r3, [r7, #20]
 80104fe:	8a7a      	ldrh	r2, [r7, #18]
 8010500:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8010502:	697b      	ldr	r3, [r7, #20]
 8010504:	2201      	movs	r2, #1
 8010506:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	881b      	ldrh	r3, [r3, #0]
 801050c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010510:	d00a      	beq.n	8010528 <mem_malloc+0xdc>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 8010512:	4b3b      	ldr	r3, [pc, #236]	; (8010600 <mem_malloc+0x1b4>)
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	68fa      	ldr	r2, [r7, #12]
 8010518:	8812      	ldrh	r2, [r2, #0]
 801051a:	4413      	add	r3, r2
 801051c:	8a7a      	ldrh	r2, [r7, #18]
 801051e:	805a      	strh	r2, [r3, #2]
 8010520:	e002      	b.n	8010528 <mem_malloc+0xdc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8010522:	697b      	ldr	r3, [r7, #20]
 8010524:	2201      	movs	r2, #1
 8010526:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8010528:	4b34      	ldr	r3, [pc, #208]	; (80105fc <mem_malloc+0x1b0>)
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	697a      	ldr	r2, [r7, #20]
 801052e:	429a      	cmp	r2, r3
 8010530:	d127      	bne.n	8010582 <mem_malloc+0x136>
          struct mem *cur = lfree;
 8010532:	4b32      	ldr	r3, [pc, #200]	; (80105fc <mem_malloc+0x1b0>)
 8010534:	681b      	ldr	r3, [r3, #0]
 8010536:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8010538:	e005      	b.n	8010546 <mem_malloc+0xfa>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 801053a:	4b31      	ldr	r3, [pc, #196]	; (8010600 <mem_malloc+0x1b4>)
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	69ba      	ldr	r2, [r7, #24]
 8010540:	8812      	ldrh	r2, [r2, #0]
 8010542:	4413      	add	r3, r2
 8010544:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 8010546:	69bb      	ldr	r3, [r7, #24]
 8010548:	791b      	ldrb	r3, [r3, #4]
 801054a:	2b00      	cmp	r3, #0
 801054c:	d004      	beq.n	8010558 <mem_malloc+0x10c>
 801054e:	4b2d      	ldr	r3, [pc, #180]	; (8010604 <mem_malloc+0x1b8>)
 8010550:	681b      	ldr	r3, [r3, #0]
 8010552:	69ba      	ldr	r2, [r7, #24]
 8010554:	429a      	cmp	r2, r3
 8010556:	d1f0      	bne.n	801053a <mem_malloc+0xee>
          }
          lfree = cur;
 8010558:	4a28      	ldr	r2, [pc, #160]	; (80105fc <mem_malloc+0x1b0>)
 801055a:	69bb      	ldr	r3, [r7, #24]
 801055c:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 801055e:	4b27      	ldr	r3, [pc, #156]	; (80105fc <mem_malloc+0x1b0>)
 8010560:	681a      	ldr	r2, [r3, #0]
 8010562:	4b28      	ldr	r3, [pc, #160]	; (8010604 <mem_malloc+0x1b8>)
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	429a      	cmp	r2, r3
 8010568:	d00b      	beq.n	8010582 <mem_malloc+0x136>
 801056a:	4b24      	ldr	r3, [pc, #144]	; (80105fc <mem_malloc+0x1b0>)
 801056c:	681b      	ldr	r3, [r3, #0]
 801056e:	791b      	ldrb	r3, [r3, #4]
 8010570:	2b00      	cmp	r3, #0
 8010572:	d006      	beq.n	8010582 <mem_malloc+0x136>
 8010574:	4b24      	ldr	r3, [pc, #144]	; (8010608 <mem_malloc+0x1bc>)
 8010576:	f240 22cf 	movw	r2, #719	; 0x2cf
 801057a:	4924      	ldr	r1, [pc, #144]	; (801060c <mem_malloc+0x1c0>)
 801057c:	4824      	ldr	r0, [pc, #144]	; (8010610 <mem_malloc+0x1c4>)
 801057e:	f005 fbbd 	bl	8015cfc <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8010582:	88fa      	ldrh	r2, [r7, #6]
 8010584:	697b      	ldr	r3, [r7, #20]
 8010586:	4413      	add	r3, r2
 8010588:	3308      	adds	r3, #8
 801058a:	4a1e      	ldr	r2, [pc, #120]	; (8010604 <mem_malloc+0x1b8>)
 801058c:	6812      	ldr	r2, [r2, #0]
 801058e:	4293      	cmp	r3, r2
 8010590:	d906      	bls.n	80105a0 <mem_malloc+0x154>
 8010592:	4b1d      	ldr	r3, [pc, #116]	; (8010608 <mem_malloc+0x1bc>)
 8010594:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8010598:	491e      	ldr	r1, [pc, #120]	; (8010614 <mem_malloc+0x1c8>)
 801059a:	481d      	ldr	r0, [pc, #116]	; (8010610 <mem_malloc+0x1c4>)
 801059c:	f005 fbae 	bl	8015cfc <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80105a0:	697b      	ldr	r3, [r7, #20]
 80105a2:	f003 0303 	and.w	r3, r3, #3
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d006      	beq.n	80105b8 <mem_malloc+0x16c>
 80105aa:	4b17      	ldr	r3, [pc, #92]	; (8010608 <mem_malloc+0x1bc>)
 80105ac:	f240 22d6 	movw	r2, #726	; 0x2d6
 80105b0:	4919      	ldr	r1, [pc, #100]	; (8010618 <mem_malloc+0x1cc>)
 80105b2:	4817      	ldr	r0, [pc, #92]	; (8010610 <mem_malloc+0x1c4>)
 80105b4:	f005 fba2 	bl	8015cfc <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80105b8:	697b      	ldr	r3, [r7, #20]
 80105ba:	f003 0303 	and.w	r3, r3, #3
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d006      	beq.n	80105d0 <mem_malloc+0x184>
 80105c2:	4b11      	ldr	r3, [pc, #68]	; (8010608 <mem_malloc+0x1bc>)
 80105c4:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 80105c8:	4914      	ldr	r1, [pc, #80]	; (801061c <mem_malloc+0x1d0>)
 80105ca:	4811      	ldr	r0, [pc, #68]	; (8010610 <mem_malloc+0x1c4>)
 80105cc:	f005 fb96 	bl	8015cfc <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 80105d0:	697b      	ldr	r3, [r7, #20]
 80105d2:	3308      	adds	r3, #8
 80105d4:	e00d      	b.n	80105f2 <mem_malloc+0x1a6>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 80105d6:	4b0a      	ldr	r3, [pc, #40]	; (8010600 <mem_malloc+0x1b4>)
 80105d8:	681a      	ldr	r2, [r3, #0]
 80105da:	8bfb      	ldrh	r3, [r7, #30]
 80105dc:	4413      	add	r3, r2
 80105de:	881b      	ldrh	r3, [r3, #0]
 80105e0:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 80105e2:	8bfa      	ldrh	r2, [r7, #30]
 80105e4:	88fb      	ldrh	r3, [r7, #6]
 80105e6:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 80105ea:	429a      	cmp	r2, r3
 80105ec:	f4ff af51 	bcc.w	8010492 <mem_malloc+0x46>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  return NULL;
 80105f0:	2300      	movs	r3, #0
}
 80105f2:	4618      	mov	r0, r3
 80105f4:	3720      	adds	r7, #32
 80105f6:	46bd      	mov	sp, r7
 80105f8:	bd80      	pop	{r7, pc}
 80105fa:	bf00      	nop
 80105fc:	200004b4 	.word	0x200004b4
 8010600:	200004ac 	.word	0x200004ac
 8010604:	200004b0 	.word	0x200004b0
 8010608:	08017fdc 	.word	0x08017fdc
 801060c:	08018138 	.word	0x08018138
 8010610:	08018024 	.word	0x08018024
 8010614:	08018154 	.word	0x08018154
 8010618:	08018184 	.word	0x08018184
 801061c:	080181b4 	.word	0x080181b4

08010620 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8010620:	b480      	push	{r7}
 8010622:	b085      	sub	sp, #20
 8010624:	af00      	add	r7, sp, #0
 8010626:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	689b      	ldr	r3, [r3, #8]
 801062c:	2200      	movs	r2, #0
 801062e:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	685b      	ldr	r3, [r3, #4]
 8010634:	3303      	adds	r3, #3
 8010636:	f023 0303 	bic.w	r3, r3, #3
 801063a:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 801063c:	2300      	movs	r3, #0
 801063e:	60fb      	str	r3, [r7, #12]
 8010640:	e011      	b.n	8010666 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	689b      	ldr	r3, [r3, #8]
 8010646:	681a      	ldr	r2, [r3, #0]
 8010648:	68bb      	ldr	r3, [r7, #8]
 801064a:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	689b      	ldr	r3, [r3, #8]
 8010650:	68ba      	ldr	r2, [r7, #8]
 8010652:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	881b      	ldrh	r3, [r3, #0]
 8010658:	461a      	mov	r2, r3
 801065a:	68bb      	ldr	r3, [r7, #8]
 801065c:	4413      	add	r3, r2
 801065e:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8010660:	68fb      	ldr	r3, [r7, #12]
 8010662:	3301      	adds	r3, #1
 8010664:	60fb      	str	r3, [r7, #12]
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	885b      	ldrh	r3, [r3, #2]
 801066a:	461a      	mov	r2, r3
 801066c:	68fb      	ldr	r3, [r7, #12]
 801066e:	4293      	cmp	r3, r2
 8010670:	dbe7      	blt.n	8010642 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8010672:	bf00      	nop
 8010674:	3714      	adds	r7, #20
 8010676:	46bd      	mov	sp, r7
 8010678:	bc80      	pop	{r7}
 801067a:	4770      	bx	lr

0801067c <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 801067c:	b580      	push	{r7, lr}
 801067e:	b082      	sub	sp, #8
 8010680:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8010682:	2300      	movs	r3, #0
 8010684:	80fb      	strh	r3, [r7, #6]
 8010686:	e009      	b.n	801069c <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8010688:	88fb      	ldrh	r3, [r7, #6]
 801068a:	4a08      	ldr	r2, [pc, #32]	; (80106ac <memp_init+0x30>)
 801068c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010690:	4618      	mov	r0, r3
 8010692:	f7ff ffc5 	bl	8010620 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8010696:	88fb      	ldrh	r3, [r7, #6]
 8010698:	3301      	adds	r3, #1
 801069a:	80fb      	strh	r3, [r7, #6]
 801069c:	88fb      	ldrh	r3, [r7, #6]
 801069e:	2b05      	cmp	r3, #5
 80106a0:	d9f2      	bls.n	8010688 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 80106a2:	bf00      	nop
 80106a4:	3708      	adds	r7, #8
 80106a6:	46bd      	mov	sp, r7
 80106a8:	bd80      	pop	{r7, pc}
 80106aa:	bf00      	nop
 80106ac:	080191a4 	.word	0x080191a4

080106b0 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 80106b0:	b580      	push	{r7, lr}
 80106b2:	b084      	sub	sp, #16
 80106b4:	af00      	add	r7, sp, #0
 80106b6:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	689b      	ldr	r3, [r3, #8]
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80106c0:	68fb      	ldr	r3, [r7, #12]
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d012      	beq.n	80106ec <do_memp_malloc_pool+0x3c>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	689b      	ldr	r3, [r3, #8]
 80106ca:	68fa      	ldr	r2, [r7, #12]
 80106cc:	6812      	ldr	r2, [r2, #0]
 80106ce:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 80106d0:	68fb      	ldr	r3, [r7, #12]
 80106d2:	f003 0303 	and.w	r3, r3, #3
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d006      	beq.n	80106e8 <do_memp_malloc_pool+0x38>
 80106da:	4b07      	ldr	r3, [pc, #28]	; (80106f8 <do_memp_malloc_pool+0x48>)
 80106dc:	f240 1249 	movw	r2, #329	; 0x149
 80106e0:	4906      	ldr	r1, [pc, #24]	; (80106fc <do_memp_malloc_pool+0x4c>)
 80106e2:	4807      	ldr	r0, [pc, #28]	; (8010700 <do_memp_malloc_pool+0x50>)
 80106e4:	f005 fb0a 	bl	8015cfc <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 80106e8:	68fb      	ldr	r3, [r7, #12]
 80106ea:	e000      	b.n	80106ee <do_memp_malloc_pool+0x3e>
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
  return NULL;
 80106ec:	2300      	movs	r3, #0
}
 80106ee:	4618      	mov	r0, r3
 80106f0:	3710      	adds	r7, #16
 80106f2:	46bd      	mov	sp, r7
 80106f4:	bd80      	pop	{r7, pc}
 80106f6:	bf00      	nop
 80106f8:	080181d8 	.word	0x080181d8
 80106fc:	08018208 	.word	0x08018208
 8010700:	0801822c 	.word	0x0801822c

08010704 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 8010704:	b580      	push	{r7, lr}
 8010706:	b084      	sub	sp, #16
 8010708:	af00      	add	r7, sp, #0
 801070a:	4603      	mov	r3, r0
 801070c:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801070e:	79fb      	ldrb	r3, [r7, #7]
 8010710:	2b05      	cmp	r3, #5
 8010712:	d908      	bls.n	8010726 <memp_malloc+0x22>
 8010714:	4b0a      	ldr	r3, [pc, #40]	; (8010740 <memp_malloc+0x3c>)
 8010716:	f240 1287 	movw	r2, #391	; 0x187
 801071a:	490a      	ldr	r1, [pc, #40]	; (8010744 <memp_malloc+0x40>)
 801071c:	480a      	ldr	r0, [pc, #40]	; (8010748 <memp_malloc+0x44>)
 801071e:	f005 faed 	bl	8015cfc <iprintf>
 8010722:	2300      	movs	r3, #0
 8010724:	e008      	b.n	8010738 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8010726:	79fb      	ldrb	r3, [r7, #7]
 8010728:	4a08      	ldr	r2, [pc, #32]	; (801074c <memp_malloc+0x48>)
 801072a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801072e:	4618      	mov	r0, r3
 8010730:	f7ff ffbe 	bl	80106b0 <do_memp_malloc_pool>
 8010734:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8010736:	68fb      	ldr	r3, [r7, #12]
}
 8010738:	4618      	mov	r0, r3
 801073a:	3710      	adds	r7, #16
 801073c:	46bd      	mov	sp, r7
 801073e:	bd80      	pop	{r7, pc}
 8010740:	080181d8 	.word	0x080181d8
 8010744:	08018268 	.word	0x08018268
 8010748:	0801822c 	.word	0x0801822c
 801074c:	080191a4 	.word	0x080191a4

08010750 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 8010750:	b580      	push	{r7, lr}
 8010752:	b084      	sub	sp, #16
 8010754:	af00      	add	r7, sp, #0
 8010756:	6078      	str	r0, [r7, #4]
 8010758:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 801075a:	683b      	ldr	r3, [r7, #0]
 801075c:	f003 0303 	and.w	r3, r3, #3
 8010760:	2b00      	cmp	r3, #0
 8010762:	d006      	beq.n	8010772 <do_memp_free_pool+0x22>
 8010764:	4b0a      	ldr	r3, [pc, #40]	; (8010790 <do_memp_free_pool+0x40>)
 8010766:	f240 129d 	movw	r2, #413	; 0x19d
 801076a:	490a      	ldr	r1, [pc, #40]	; (8010794 <do_memp_free_pool+0x44>)
 801076c:	480a      	ldr	r0, [pc, #40]	; (8010798 <do_memp_free_pool+0x48>)
 801076e:	f005 fac5 	bl	8015cfc <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 8010772:	683b      	ldr	r3, [r7, #0]
 8010774:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	689b      	ldr	r3, [r3, #8]
 801077a:	681a      	ldr	r2, [r3, #0]
 801077c:	68fb      	ldr	r3, [r7, #12]
 801077e:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	689b      	ldr	r3, [r3, #8]
 8010784:	68fa      	ldr	r2, [r7, #12]
 8010786:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 8010788:	bf00      	nop
 801078a:	3710      	adds	r7, #16
 801078c:	46bd      	mov	sp, r7
 801078e:	bd80      	pop	{r7, pc}
 8010790:	080181d8 	.word	0x080181d8
 8010794:	08018288 	.word	0x08018288
 8010798:	0801822c 	.word	0x0801822c

0801079c <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 801079c:	b580      	push	{r7, lr}
 801079e:	b082      	sub	sp, #8
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	4603      	mov	r3, r0
 80107a4:	6039      	str	r1, [r7, #0]
 80107a6:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 80107a8:	79fb      	ldrb	r3, [r7, #7]
 80107aa:	2b05      	cmp	r3, #5
 80107ac:	d907      	bls.n	80107be <memp_free+0x22>
 80107ae:	4b0c      	ldr	r3, [pc, #48]	; (80107e0 <memp_free+0x44>)
 80107b0:	f240 12db 	movw	r2, #475	; 0x1db
 80107b4:	490b      	ldr	r1, [pc, #44]	; (80107e4 <memp_free+0x48>)
 80107b6:	480c      	ldr	r0, [pc, #48]	; (80107e8 <memp_free+0x4c>)
 80107b8:	f005 faa0 	bl	8015cfc <iprintf>
 80107bc:	e00c      	b.n	80107d8 <memp_free+0x3c>

  if (mem == NULL) {
 80107be:	683b      	ldr	r3, [r7, #0]
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d008      	beq.n	80107d6 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80107c4:	79fb      	ldrb	r3, [r7, #7]
 80107c6:	4a09      	ldr	r2, [pc, #36]	; (80107ec <memp_free+0x50>)
 80107c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80107cc:	6839      	ldr	r1, [r7, #0]
 80107ce:	4618      	mov	r0, r3
 80107d0:	f7ff ffbe 	bl	8010750 <do_memp_free_pool>
 80107d4:	e000      	b.n	80107d8 <memp_free+0x3c>
    return;
 80107d6:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80107d8:	3708      	adds	r7, #8
 80107da:	46bd      	mov	sp, r7
 80107dc:	bd80      	pop	{r7, pc}
 80107de:	bf00      	nop
 80107e0:	080181d8 	.word	0x080181d8
 80107e4:	080182a8 	.word	0x080182a8
 80107e8:	0801822c 	.word	0x0801822c
 80107ec:	080191a4 	.word	0x080191a4

080107f0 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80107f0:	b480      	push	{r7}
 80107f2:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80107f4:	bf00      	nop
 80107f6:	46bd      	mov	sp, r7
 80107f8:	bc80      	pop	{r7}
 80107fa:	4770      	bx	lr

080107fc <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80107fc:	b580      	push	{r7, lr}
 80107fe:	b084      	sub	sp, #16
 8010800:	af00      	add	r7, sp, #0
 8010802:	60f8      	str	r0, [r7, #12]
 8010804:	60b9      	str	r1, [r7, #8]
 8010806:	607a      	str	r2, [r7, #4]
 8010808:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 801080a:	69fb      	ldr	r3, [r7, #28]
 801080c:	2b00      	cmp	r3, #0
 801080e:	d105      	bne.n	801081c <netif_add+0x20>
 8010810:	4b21      	ldr	r3, [pc, #132]	; (8010898 <netif_add+0x9c>)
 8010812:	22fb      	movs	r2, #251	; 0xfb
 8010814:	4921      	ldr	r1, [pc, #132]	; (801089c <netif_add+0xa0>)
 8010816:	4822      	ldr	r0, [pc, #136]	; (80108a0 <netif_add+0xa4>)
 8010818:	f005 fa70 	bl	8015cfc <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	2200      	movs	r2, #0
 8010820:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8010822:	68fb      	ldr	r3, [r7, #12]
 8010824:	2200      	movs	r2, #0
 8010826:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8010828:	68fb      	ldr	r3, [r7, #12]
 801082a:	2200      	movs	r2, #0
 801082c:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 801082e:	68fb      	ldr	r3, [r7, #12]
 8010830:	2200      	movs	r2, #0
 8010832:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 8010836:	68fb      	ldr	r3, [r7, #12]
 8010838:	2203      	movs	r2, #3
 801083a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 801083e:	68fb      	ldr	r3, [r7, #12]
 8010840:	2200      	movs	r2, #0
 8010842:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8010844:	68fb      	ldr	r3, [r7, #12]
 8010846:	69ba      	ldr	r2, [r7, #24]
 8010848:	621a      	str	r2, [r3, #32]
  netif->num = netif_num++;
 801084a:	4b16      	ldr	r3, [pc, #88]	; (80108a4 <netif_add+0xa8>)
 801084c:	781b      	ldrb	r3, [r3, #0]
 801084e:	1c5a      	adds	r2, r3, #1
 8010850:	b2d1      	uxtb	r1, r2
 8010852:	4a14      	ldr	r2, [pc, #80]	; (80108a4 <netif_add+0xa8>)
 8010854:	7011      	strb	r1, [r2, #0]
 8010856:	68fa      	ldr	r2, [r7, #12]
 8010858:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
  netif->input = input;
 801085c:	68fb      	ldr	r3, [r7, #12]
 801085e:	6a3a      	ldr	r2, [r7, #32]
 8010860:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8010862:	683b      	ldr	r3, [r7, #0]
 8010864:	687a      	ldr	r2, [r7, #4]
 8010866:	68b9      	ldr	r1, [r7, #8]
 8010868:	68f8      	ldr	r0, [r7, #12]
 801086a:	f000 f81f 	bl	80108ac <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 801086e:	69fb      	ldr	r3, [r7, #28]
 8010870:	68f8      	ldr	r0, [r7, #12]
 8010872:	4798      	blx	r3
 8010874:	4603      	mov	r3, r0
 8010876:	2b00      	cmp	r3, #0
 8010878:	d001      	beq.n	801087e <netif_add+0x82>
    return NULL;
 801087a:	2300      	movs	r3, #0
 801087c:	e007      	b.n	801088e <netif_add+0x92>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 801087e:	4b0a      	ldr	r3, [pc, #40]	; (80108a8 <netif_add+0xac>)
 8010880:	681a      	ldr	r2, [r3, #0]
 8010882:	68fb      	ldr	r3, [r7, #12]
 8010884:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8010886:	4a08      	ldr	r2, [pc, #32]	; (80108a8 <netif_add+0xac>)
 8010888:	68fb      	ldr	r3, [r7, #12]
 801088a:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 801088c:	68fb      	ldr	r3, [r7, #12]
}
 801088e:	4618      	mov	r0, r3
 8010890:	3710      	adds	r7, #16
 8010892:	46bd      	mov	sp, r7
 8010894:	bd80      	pop	{r7, pc}
 8010896:	bf00      	nop
 8010898:	080182c4 	.word	0x080182c4
 801089c:	080182f8 	.word	0x080182f8
 80108a0:	08018310 	.word	0x08018310
 80108a4:	200004d0 	.word	0x200004d0
 80108a8:	2000771c 	.word	0x2000771c

080108ac <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 80108ac:	b580      	push	{r7, lr}
 80108ae:	b084      	sub	sp, #16
 80108b0:	af00      	add	r7, sp, #0
 80108b2:	60f8      	str	r0, [r7, #12]
 80108b4:	60b9      	str	r1, [r7, #8]
 80108b6:	607a      	str	r2, [r7, #4]
 80108b8:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 80108ba:	68bb      	ldr	r3, [r7, #8]
 80108bc:	2b00      	cmp	r3, #0
 80108be:	d003      	beq.n	80108c8 <netif_set_addr+0x1c>
 80108c0:	68bb      	ldr	r3, [r7, #8]
 80108c2:	681b      	ldr	r3, [r3, #0]
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d10c      	bne.n	80108e2 <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 80108c8:	68b9      	ldr	r1, [r7, #8]
 80108ca:	68f8      	ldr	r0, [r7, #12]
 80108cc:	f000 f81a 	bl	8010904 <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 80108d0:	6879      	ldr	r1, [r7, #4]
 80108d2:	68f8      	ldr	r0, [r7, #12]
 80108d4:	f000 f859 	bl	801098a <netif_set_netmask>
    netif_set_gw(netif, gw);
 80108d8:	6839      	ldr	r1, [r7, #0]
 80108da:	68f8      	ldr	r0, [r7, #12]
 80108dc:	f000 f842 	bl	8010964 <netif_set_gw>
 80108e0:	e00b      	b.n	80108fa <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 80108e2:	6879      	ldr	r1, [r7, #4]
 80108e4:	68f8      	ldr	r0, [r7, #12]
 80108e6:	f000 f850 	bl	801098a <netif_set_netmask>
    netif_set_gw(netif, gw);
 80108ea:	6839      	ldr	r1, [r7, #0]
 80108ec:	68f8      	ldr	r0, [r7, #12]
 80108ee:	f000 f839 	bl	8010964 <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 80108f2:	68b9      	ldr	r1, [r7, #8]
 80108f4:	68f8      	ldr	r0, [r7, #12]
 80108f6:	f000 f805 	bl	8010904 <netif_set_ipaddr>
  }
}
 80108fa:	bf00      	nop
 80108fc:	3710      	adds	r7, #16
 80108fe:	46bd      	mov	sp, r7
 8010900:	bd80      	pop	{r7, pc}
	...

08010904 <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8010904:	b580      	push	{r7, lr}
 8010906:	b084      	sub	sp, #16
 8010908:	af00      	add	r7, sp, #0
 801090a:	6078      	str	r0, [r7, #4]
 801090c:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 801090e:	683b      	ldr	r3, [r7, #0]
 8010910:	2b00      	cmp	r3, #0
 8010912:	d003      	beq.n	801091c <netif_set_ipaddr+0x18>
 8010914:	683b      	ldr	r3, [r7, #0]
 8010916:	681b      	ldr	r3, [r3, #0]
 8010918:	60fb      	str	r3, [r7, #12]
 801091a:	e002      	b.n	8010922 <netif_set_ipaddr+0x1e>
 801091c:	4b10      	ldr	r3, [pc, #64]	; (8010960 <netif_set_ipaddr+0x5c>)
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 8010922:	68fa      	ldr	r2, [r7, #12]
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	3304      	adds	r3, #4
 8010928:	681b      	ldr	r3, [r3, #0]
 801092a:	429a      	cmp	r2, r3
 801092c:	d014      	beq.n	8010958 <netif_set_ipaddr+0x54>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	3304      	adds	r3, #4
 8010932:	f107 020c 	add.w	r2, r7, #12
 8010936:	4611      	mov	r1, r2
 8010938:	4618      	mov	r0, r3
 801093a:	f001 fad1 	bl	8011ee0 <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801093e:	683b      	ldr	r3, [r7, #0]
 8010940:	2b00      	cmp	r3, #0
 8010942:	d002      	beq.n	801094a <netif_set_ipaddr+0x46>
 8010944:	683b      	ldr	r3, [r7, #0]
 8010946:	681b      	ldr	r3, [r3, #0]
 8010948:	e000      	b.n	801094c <netif_set_ipaddr+0x48>
 801094a:	2300      	movs	r3, #0
 801094c:	687a      	ldr	r2, [r7, #4]
 801094e:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8010950:	2101      	movs	r1, #1
 8010952:	6878      	ldr	r0, [r7, #4]
 8010954:	f000 f85d 	bl	8010a12 <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 8010958:	bf00      	nop
 801095a:	3710      	adds	r7, #16
 801095c:	46bd      	mov	sp, r7
 801095e:	bd80      	pop	{r7, pc}
 8010960:	080191cc 	.word	0x080191cc

08010964 <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 8010964:	b480      	push	{r7}
 8010966:	b083      	sub	sp, #12
 8010968:	af00      	add	r7, sp, #0
 801096a:	6078      	str	r0, [r7, #4]
 801096c:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 801096e:	683b      	ldr	r3, [r7, #0]
 8010970:	2b00      	cmp	r3, #0
 8010972:	d002      	beq.n	801097a <netif_set_gw+0x16>
 8010974:	683b      	ldr	r3, [r7, #0]
 8010976:	681b      	ldr	r3, [r3, #0]
 8010978:	e000      	b.n	801097c <netif_set_gw+0x18>
 801097a:	2300      	movs	r3, #0
 801097c:	687a      	ldr	r2, [r7, #4]
 801097e:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 8010980:	bf00      	nop
 8010982:	370c      	adds	r7, #12
 8010984:	46bd      	mov	sp, r7
 8010986:	bc80      	pop	{r7}
 8010988:	4770      	bx	lr

0801098a <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 801098a:	b480      	push	{r7}
 801098c:	b083      	sub	sp, #12
 801098e:	af00      	add	r7, sp, #0
 8010990:	6078      	str	r0, [r7, #4]
 8010992:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8010994:	683b      	ldr	r3, [r7, #0]
 8010996:	2b00      	cmp	r3, #0
 8010998:	d002      	beq.n	80109a0 <netif_set_netmask+0x16>
 801099a:	683b      	ldr	r3, [r7, #0]
 801099c:	681b      	ldr	r3, [r3, #0]
 801099e:	e000      	b.n	80109a2 <netif_set_netmask+0x18>
 80109a0:	2300      	movs	r3, #0
 80109a2:	687a      	ldr	r2, [r7, #4]
 80109a4:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 80109a6:	bf00      	nop
 80109a8:	370c      	adds	r7, #12
 80109aa:	46bd      	mov	sp, r7
 80109ac:	bc80      	pop	{r7}
 80109ae:	4770      	bx	lr

080109b0 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 80109b0:	b480      	push	{r7}
 80109b2:	b083      	sub	sp, #12
 80109b4:	af00      	add	r7, sp, #0
 80109b6:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 80109b8:	4a03      	ldr	r2, [pc, #12]	; (80109c8 <netif_set_default+0x18>)
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 80109be:	bf00      	nop
 80109c0:	370c      	adds	r7, #12
 80109c2:	46bd      	mov	sp, r7
 80109c4:	bc80      	pop	{r7}
 80109c6:	4770      	bx	lr
 80109c8:	20007720 	.word	0x20007720

080109cc <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 80109cc:	b580      	push	{r7, lr}
 80109ce:	b082      	sub	sp, #8
 80109d0:	af00      	add	r7, sp, #0
 80109d2:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80109da:	f003 0301 	and.w	r3, r3, #1
 80109de:	2b00      	cmp	r3, #0
 80109e0:	d113      	bne.n	8010a0a <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80109e8:	f043 0301 	orr.w	r3, r3, #1
 80109ec:	b2da      	uxtb	r2, r3
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80109fa:	f003 0304 	and.w	r3, r3, #4
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	d003      	beq.n	8010a0a <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 8010a02:	2103      	movs	r1, #3
 8010a04:	6878      	ldr	r0, [r7, #4]
 8010a06:	f000 f804 	bl	8010a12 <netif_issue_reports>
    }
  }
}
 8010a0a:	bf00      	nop
 8010a0c:	3708      	adds	r7, #8
 8010a0e:	46bd      	mov	sp, r7
 8010a10:	bd80      	pop	{r7, pc}

08010a12 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 8010a12:	b580      	push	{r7, lr}
 8010a14:	b082      	sub	sp, #8
 8010a16:	af00      	add	r7, sp, #0
 8010a18:	6078      	str	r0, [r7, #4]
 8010a1a:	460b      	mov	r3, r1
 8010a1c:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8010a1e:	78fb      	ldrb	r3, [r7, #3]
 8010a20:	f003 0301 	and.w	r3, r3, #1
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	d011      	beq.n	8010a4c <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	3304      	adds	r3, #4
 8010a2c:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d00c      	beq.n	8010a4c <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8010a32:	687b      	ldr	r3, [r7, #4]
 8010a34:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010a38:	f003 0308 	and.w	r3, r3, #8
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d005      	beq.n	8010a4c <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	3304      	adds	r3, #4
 8010a44:	4619      	mov	r1, r3
 8010a46:	6878      	ldr	r0, [r7, #4]
 8010a48:	f002 f97c 	bl	8012d44 <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 8010a4c:	bf00      	nop
 8010a4e:	3708      	adds	r7, #8
 8010a50:	46bd      	mov	sp, r7
 8010a52:	bd80      	pop	{r7, pc}

08010a54 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8010a54:	b580      	push	{r7, lr}
 8010a56:	b082      	sub	sp, #8
 8010a58:	af00      	add	r7, sp, #0
 8010a5a:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 8010a5c:	687b      	ldr	r3, [r7, #4]
 8010a5e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010a62:	f003 0301 	and.w	r3, r3, #1
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d012      	beq.n	8010a90 <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010a70:	f023 0301 	bic.w	r3, r3, #1
 8010a74:	b2da      	uxtb	r2, r3
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010a82:	f003 0308 	and.w	r3, r3, #8
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d002      	beq.n	8010a90 <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 8010a8a:	6878      	ldr	r0, [r7, #4]
 8010a8c:	f001 fd20 	bl	80124d0 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8010a90:	bf00      	nop
 8010a92:	3708      	adds	r7, #8
 8010a94:	46bd      	mov	sp, r7
 8010a96:	bd80      	pop	{r7, pc}

08010a98 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8010a98:	b480      	push	{r7}
 8010a9a:	b083      	sub	sp, #12
 8010a9c:	af00      	add	r7, sp, #0
 8010a9e:	6078      	str	r0, [r7, #4]
 8010aa0:	6039      	str	r1, [r7, #0]
  if (netif) {
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	d002      	beq.n	8010aae <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	683a      	ldr	r2, [r7, #0]
 8010aac:	61da      	str	r2, [r3, #28]
  }
}
 8010aae:	bf00      	nop
 8010ab0:	370c      	adds	r7, #12
 8010ab2:	46bd      	mov	sp, r7
 8010ab4:	bc80      	pop	{r7}
 8010ab6:	4770      	bx	lr

08010ab8 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8010ab8:	b580      	push	{r7, lr}
 8010aba:	b088      	sub	sp, #32
 8010abc:	af00      	add	r7, sp, #0
 8010abe:	4603      	mov	r3, r0
 8010ac0:	71fb      	strb	r3, [r7, #7]
 8010ac2:	460b      	mov	r3, r1
 8010ac4:	80bb      	strh	r3, [r7, #4]
 8010ac6:	4613      	mov	r3, r2
 8010ac8:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 8010aca:	79fb      	ldrb	r3, [r7, #7]
 8010acc:	2b04      	cmp	r3, #4
 8010ace:	d81c      	bhi.n	8010b0a <pbuf_alloc+0x52>
 8010ad0:	a201      	add	r2, pc, #4	; (adr r2, 8010ad8 <pbuf_alloc+0x20>)
 8010ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ad6:	bf00      	nop
 8010ad8:	08010aed 	.word	0x08010aed
 8010adc:	08010af3 	.word	0x08010af3
 8010ae0:	08010af9 	.word	0x08010af9
 8010ae4:	08010aff 	.word	0x08010aff
 8010ae8:	08010b05 	.word	0x08010b05
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 8010aec:	2336      	movs	r3, #54	; 0x36
 8010aee:	82fb      	strh	r3, [r7, #22]
    break;
 8010af0:	e014      	b.n	8010b1c <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 8010af2:	2322      	movs	r3, #34	; 0x22
 8010af4:	82fb      	strh	r3, [r7, #22]
    break;
 8010af6:	e011      	b.n	8010b1c <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 8010af8:	230e      	movs	r3, #14
 8010afa:	82fb      	strh	r3, [r7, #22]
    break;
 8010afc:	e00e      	b.n	8010b1c <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 8010afe:	2300      	movs	r3, #0
 8010b00:	82fb      	strh	r3, [r7, #22]
    break;
 8010b02:	e00b      	b.n	8010b1c <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 8010b04:	2300      	movs	r3, #0
 8010b06:	82fb      	strh	r3, [r7, #22]
    break;
 8010b08:	e008      	b.n	8010b1c <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 8010b0a:	4ba3      	ldr	r3, [pc, #652]	; (8010d98 <pbuf_alloc+0x2e0>)
 8010b0c:	f44f 728b 	mov.w	r2, #278	; 0x116
 8010b10:	49a2      	ldr	r1, [pc, #648]	; (8010d9c <pbuf_alloc+0x2e4>)
 8010b12:	48a3      	ldr	r0, [pc, #652]	; (8010da0 <pbuf_alloc+0x2e8>)
 8010b14:	f005 f8f2 	bl	8015cfc <iprintf>
    return NULL;
 8010b18:	2300      	movs	r3, #0
 8010b1a:	e159      	b.n	8010dd0 <pbuf_alloc+0x318>
  }

  switch (type) {
 8010b1c:	79bb      	ldrb	r3, [r7, #6]
 8010b1e:	2b03      	cmp	r3, #3
 8010b20:	f200 8130 	bhi.w	8010d84 <pbuf_alloc+0x2cc>
 8010b24:	a201      	add	r2, pc, #4	; (adr r2, 8010b2c <pbuf_alloc+0x74>)
 8010b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b2a:	bf00      	nop
 8010b2c:	08010cc5 	.word	0x08010cc5
 8010b30:	08010d51 	.word	0x08010d51
 8010b34:	08010d51 	.word	0x08010d51
 8010b38:	08010b3d 	.word	0x08010b3d
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8010b3c:	2005      	movs	r0, #5
 8010b3e:	f7ff fde1 	bl	8010704 <memp_malloc>
 8010b42:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 8010b44:	69fb      	ldr	r3, [r7, #28]
 8010b46:	2b00      	cmp	r3, #0
 8010b48:	d101      	bne.n	8010b4e <pbuf_alloc+0x96>
      PBUF_POOL_IS_EMPTY();
      return NULL;
 8010b4a:	2300      	movs	r3, #0
 8010b4c:	e140      	b.n	8010dd0 <pbuf_alloc+0x318>
    }
    p->type = type;
 8010b4e:	69fb      	ldr	r3, [r7, #28]
 8010b50:	79ba      	ldrb	r2, [r7, #6]
 8010b52:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 8010b54:	69fb      	ldr	r3, [r7, #28]
 8010b56:	2200      	movs	r2, #0
 8010b58:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 8010b5a:	8afb      	ldrh	r3, [r7, #22]
 8010b5c:	3310      	adds	r3, #16
 8010b5e:	69fa      	ldr	r2, [r7, #28]
 8010b60:	4413      	add	r3, r2
 8010b62:	3303      	adds	r3, #3
 8010b64:	f023 0303 	bic.w	r3, r3, #3
 8010b68:	461a      	mov	r2, r3
 8010b6a:	69fb      	ldr	r3, [r7, #28]
 8010b6c:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 8010b6e:	69fb      	ldr	r3, [r7, #28]
 8010b70:	685b      	ldr	r3, [r3, #4]
 8010b72:	f003 0303 	and.w	r3, r3, #3
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d006      	beq.n	8010b88 <pbuf_alloc+0xd0>
 8010b7a:	4b87      	ldr	r3, [pc, #540]	; (8010d98 <pbuf_alloc+0x2e0>)
 8010b7c:	f240 1229 	movw	r2, #297	; 0x129
 8010b80:	4988      	ldr	r1, [pc, #544]	; (8010da4 <pbuf_alloc+0x2ec>)
 8010b82:	4887      	ldr	r0, [pc, #540]	; (8010da0 <pbuf_alloc+0x2e8>)
 8010b84:	f005 f8ba 	bl	8015cfc <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 8010b88:	69fb      	ldr	r3, [r7, #28]
 8010b8a:	88ba      	ldrh	r2, [r7, #4]
 8010b8c:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 8010b8e:	8afb      	ldrh	r3, [r7, #22]
 8010b90:	3303      	adds	r3, #3
 8010b92:	f023 0303 	bic.w	r3, r3, #3
 8010b96:	f5c3 7214 	rsb	r2, r3, #592	; 0x250
 8010b9a:	88bb      	ldrh	r3, [r7, #4]
 8010b9c:	4293      	cmp	r3, r2
 8010b9e:	bf28      	it	cs
 8010ba0:	4613      	movcs	r3, r2
 8010ba2:	b29a      	uxth	r2, r3
 8010ba4:	69fb      	ldr	r3, [r7, #28]
 8010ba6:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 8010ba8:	69fb      	ldr	r3, [r7, #28]
 8010baa:	685b      	ldr	r3, [r3, #4]
 8010bac:	69fa      	ldr	r2, [r7, #28]
 8010bae:	8952      	ldrh	r2, [r2, #10]
 8010bb0:	441a      	add	r2, r3
 8010bb2:	69fb      	ldr	r3, [r7, #28]
 8010bb4:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8010bb8:	429a      	cmp	r2, r3
 8010bba:	d906      	bls.n	8010bca <pbuf_alloc+0x112>
 8010bbc:	4b76      	ldr	r3, [pc, #472]	; (8010d98 <pbuf_alloc+0x2e0>)
 8010bbe:	f44f 7298 	mov.w	r2, #304	; 0x130
 8010bc2:	4979      	ldr	r1, [pc, #484]	; (8010da8 <pbuf_alloc+0x2f0>)
 8010bc4:	4876      	ldr	r0, [pc, #472]	; (8010da0 <pbuf_alloc+0x2e8>)
 8010bc6:	f005 f899 	bl	8015cfc <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8010bca:	8afb      	ldrh	r3, [r7, #22]
 8010bcc:	3303      	adds	r3, #3
 8010bce:	f023 0303 	bic.w	r3, r3, #3
 8010bd2:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8010bd6:	d106      	bne.n	8010be6 <pbuf_alloc+0x12e>
 8010bd8:	4b6f      	ldr	r3, [pc, #444]	; (8010d98 <pbuf_alloc+0x2e0>)
 8010bda:	f44f 7299 	mov.w	r2, #306	; 0x132
 8010bde:	4973      	ldr	r1, [pc, #460]	; (8010dac <pbuf_alloc+0x2f4>)
 8010be0:	486f      	ldr	r0, [pc, #444]	; (8010da0 <pbuf_alloc+0x2e8>)
 8010be2:	f005 f88b 	bl	8015cfc <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 8010be6:	69fb      	ldr	r3, [r7, #28]
 8010be8:	2201      	movs	r2, #1
 8010bea:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 8010bec:	69fb      	ldr	r3, [r7, #28]
 8010bee:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 8010bf0:	88bb      	ldrh	r3, [r7, #4]
 8010bf2:	69fa      	ldr	r2, [r7, #28]
 8010bf4:	8952      	ldrh	r2, [r2, #10]
 8010bf6:	1a9b      	subs	r3, r3, r2
 8010bf8:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 8010bfa:	e05f      	b.n	8010cbc <pbuf_alloc+0x204>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8010bfc:	2005      	movs	r0, #5
 8010bfe:	f7ff fd81 	bl	8010704 <memp_malloc>
 8010c02:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 8010c04:	68fb      	ldr	r3, [r7, #12]
 8010c06:	2b00      	cmp	r3, #0
 8010c08:	d104      	bne.n	8010c14 <pbuf_alloc+0x15c>
        PBUF_POOL_IS_EMPTY();
        /* free chain so far allocated */
        pbuf_free(p);
 8010c0a:	69f8      	ldr	r0, [r7, #28]
 8010c0c:	f000 fac2 	bl	8011194 <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 8010c10:	2300      	movs	r3, #0
 8010c12:	e0dd      	b.n	8010dd0 <pbuf_alloc+0x318>
      }
      q->type = type;
 8010c14:	68fb      	ldr	r3, [r7, #12]
 8010c16:	79ba      	ldrb	r2, [r7, #6]
 8010c18:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 8010c1a:	68fb      	ldr	r3, [r7, #12]
 8010c1c:	2200      	movs	r2, #0
 8010c1e:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 8010c20:	68fb      	ldr	r3, [r7, #12]
 8010c22:	2200      	movs	r2, #0
 8010c24:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 8010c26:	69bb      	ldr	r3, [r7, #24]
 8010c28:	68fa      	ldr	r2, [r7, #12]
 8010c2a:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 8010c2c:	693b      	ldr	r3, [r7, #16]
 8010c2e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8010c32:	4293      	cmp	r3, r2
 8010c34:	dd06      	ble.n	8010c44 <pbuf_alloc+0x18c>
 8010c36:	4b58      	ldr	r3, [pc, #352]	; (8010d98 <pbuf_alloc+0x2e0>)
 8010c38:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 8010c3c:	495c      	ldr	r1, [pc, #368]	; (8010db0 <pbuf_alloc+0x2f8>)
 8010c3e:	4858      	ldr	r0, [pc, #352]	; (8010da0 <pbuf_alloc+0x2e8>)
 8010c40:	f005 f85c 	bl	8015cfc <iprintf>
      q->tot_len = (u16_t)rem_len;
 8010c44:	693b      	ldr	r3, [r7, #16]
 8010c46:	b29a      	uxth	r2, r3
 8010c48:	68fb      	ldr	r3, [r7, #12]
 8010c4a:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 8010c4c:	693b      	ldr	r3, [r7, #16]
 8010c4e:	b29b      	uxth	r3, r3
 8010c50:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8010c54:	bf28      	it	cs
 8010c56:	f44f 7314 	movcs.w	r3, #592	; 0x250
 8010c5a:	b29a      	uxth	r2, r3
 8010c5c:	68fb      	ldr	r3, [r7, #12]
 8010c5e:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 8010c60:	68fb      	ldr	r3, [r7, #12]
 8010c62:	f103 0210 	add.w	r2, r3, #16
 8010c66:	68fb      	ldr	r3, [r7, #12]
 8010c68:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8010c6a:	68fb      	ldr	r3, [r7, #12]
 8010c6c:	685b      	ldr	r3, [r3, #4]
 8010c6e:	f003 0303 	and.w	r3, r3, #3
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d006      	beq.n	8010c84 <pbuf_alloc+0x1cc>
 8010c76:	4b48      	ldr	r3, [pc, #288]	; (8010d98 <pbuf_alloc+0x2e0>)
 8010c78:	f44f 72a9 	mov.w	r2, #338	; 0x152
 8010c7c:	494d      	ldr	r1, [pc, #308]	; (8010db4 <pbuf_alloc+0x2fc>)
 8010c7e:	4848      	ldr	r0, [pc, #288]	; (8010da0 <pbuf_alloc+0x2e8>)
 8010c80:	f005 f83c 	bl	8015cfc <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 8010c84:	69fb      	ldr	r3, [r7, #28]
 8010c86:	685b      	ldr	r3, [r3, #4]
 8010c88:	69fa      	ldr	r2, [r7, #28]
 8010c8a:	8952      	ldrh	r2, [r2, #10]
 8010c8c:	441a      	add	r2, r3
 8010c8e:	69fb      	ldr	r3, [r7, #28]
 8010c90:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8010c94:	429a      	cmp	r2, r3
 8010c96:	d906      	bls.n	8010ca6 <pbuf_alloc+0x1ee>
 8010c98:	4b3f      	ldr	r3, [pc, #252]	; (8010d98 <pbuf_alloc+0x2e0>)
 8010c9a:	f240 1255 	movw	r2, #341	; 0x155
 8010c9e:	4942      	ldr	r1, [pc, #264]	; (8010da8 <pbuf_alloc+0x2f0>)
 8010ca0:	483f      	ldr	r0, [pc, #252]	; (8010da0 <pbuf_alloc+0x2e8>)
 8010ca2:	f005 f82b 	bl	8015cfc <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 8010ca6:	68fb      	ldr	r3, [r7, #12]
 8010ca8:	2201      	movs	r2, #1
 8010caa:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 8010cac:	68fb      	ldr	r3, [r7, #12]
 8010cae:	895b      	ldrh	r3, [r3, #10]
 8010cb0:	461a      	mov	r2, r3
 8010cb2:	693b      	ldr	r3, [r7, #16]
 8010cb4:	1a9b      	subs	r3, r3, r2
 8010cb6:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 8010cb8:	68fb      	ldr	r3, [r7, #12]
 8010cba:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 8010cbc:	693b      	ldr	r3, [r7, #16]
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	dc9c      	bgt.n	8010bfc <pbuf_alloc+0x144>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 8010cc2:	e07e      	b.n	8010dc2 <pbuf_alloc+0x30a>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 8010cc4:	8afb      	ldrh	r3, [r7, #22]
 8010cc6:	3313      	adds	r3, #19
 8010cc8:	b29b      	uxth	r3, r3
 8010cca:	f023 0303 	bic.w	r3, r3, #3
 8010cce:	b29a      	uxth	r2, r3
 8010cd0:	88bb      	ldrh	r3, [r7, #4]
 8010cd2:	3303      	adds	r3, #3
 8010cd4:	b29b      	uxth	r3, r3
 8010cd6:	f023 0303 	bic.w	r3, r3, #3
 8010cda:	b29b      	uxth	r3, r3
 8010cdc:	4413      	add	r3, r2
 8010cde:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 8010ce0:	897a      	ldrh	r2, [r7, #10]
 8010ce2:	88bb      	ldrh	r3, [r7, #4]
 8010ce4:	3303      	adds	r3, #3
 8010ce6:	f023 0303 	bic.w	r3, r3, #3
 8010cea:	429a      	cmp	r2, r3
 8010cec:	d201      	bcs.n	8010cf2 <pbuf_alloc+0x23a>
        return NULL;
 8010cee:	2300      	movs	r3, #0
 8010cf0:	e06e      	b.n	8010dd0 <pbuf_alloc+0x318>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 8010cf2:	897b      	ldrh	r3, [r7, #10]
 8010cf4:	4618      	mov	r0, r3
 8010cf6:	f7ff fba9 	bl	801044c <mem_malloc>
 8010cfa:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 8010cfc:	69fb      	ldr	r3, [r7, #28]
 8010cfe:	2b00      	cmp	r3, #0
 8010d00:	d101      	bne.n	8010d06 <pbuf_alloc+0x24e>
      return NULL;
 8010d02:	2300      	movs	r3, #0
 8010d04:	e064      	b.n	8010dd0 <pbuf_alloc+0x318>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 8010d06:	8afb      	ldrh	r3, [r7, #22]
 8010d08:	3310      	adds	r3, #16
 8010d0a:	69fa      	ldr	r2, [r7, #28]
 8010d0c:	4413      	add	r3, r2
 8010d0e:	3303      	adds	r3, #3
 8010d10:	f023 0303 	bic.w	r3, r3, #3
 8010d14:	461a      	mov	r2, r3
 8010d16:	69fb      	ldr	r3, [r7, #28]
 8010d18:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 8010d1a:	69fb      	ldr	r3, [r7, #28]
 8010d1c:	88ba      	ldrh	r2, [r7, #4]
 8010d1e:	811a      	strh	r2, [r3, #8]
 8010d20:	69fb      	ldr	r3, [r7, #28]
 8010d22:	891a      	ldrh	r2, [r3, #8]
 8010d24:	69fb      	ldr	r3, [r7, #28]
 8010d26:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 8010d28:	69fb      	ldr	r3, [r7, #28]
 8010d2a:	2200      	movs	r2, #0
 8010d2c:	601a      	str	r2, [r3, #0]
    p->type = type;
 8010d2e:	69fb      	ldr	r3, [r7, #28]
 8010d30:	79ba      	ldrb	r2, [r7, #6]
 8010d32:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8010d34:	69fb      	ldr	r3, [r7, #28]
 8010d36:	685b      	ldr	r3, [r3, #4]
 8010d38:	f003 0303 	and.w	r3, r3, #3
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	d03f      	beq.n	8010dc0 <pbuf_alloc+0x308>
 8010d40:	4b15      	ldr	r3, [pc, #84]	; (8010d98 <pbuf_alloc+0x2e0>)
 8010d42:	f240 1277 	movw	r2, #375	; 0x177
 8010d46:	491c      	ldr	r1, [pc, #112]	; (8010db8 <pbuf_alloc+0x300>)
 8010d48:	4815      	ldr	r0, [pc, #84]	; (8010da0 <pbuf_alloc+0x2e8>)
 8010d4a:	f004 ffd7 	bl	8015cfc <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 8010d4e:	e037      	b.n	8010dc0 <pbuf_alloc+0x308>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8010d50:	2004      	movs	r0, #4
 8010d52:	f7ff fcd7 	bl	8010704 <memp_malloc>
 8010d56:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 8010d58:	69fb      	ldr	r3, [r7, #28]
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	d101      	bne.n	8010d62 <pbuf_alloc+0x2aa>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 8010d5e:	2300      	movs	r3, #0
 8010d60:	e036      	b.n	8010dd0 <pbuf_alloc+0x318>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 8010d62:	69fb      	ldr	r3, [r7, #28]
 8010d64:	2200      	movs	r2, #0
 8010d66:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 8010d68:	69fb      	ldr	r3, [r7, #28]
 8010d6a:	88ba      	ldrh	r2, [r7, #4]
 8010d6c:	811a      	strh	r2, [r3, #8]
 8010d6e:	69fb      	ldr	r3, [r7, #28]
 8010d70:	891a      	ldrh	r2, [r3, #8]
 8010d72:	69fb      	ldr	r3, [r7, #28]
 8010d74:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 8010d76:	69fb      	ldr	r3, [r7, #28]
 8010d78:	2200      	movs	r2, #0
 8010d7a:	601a      	str	r2, [r3, #0]
    p->type = type;
 8010d7c:	69fb      	ldr	r3, [r7, #28]
 8010d7e:	79ba      	ldrb	r2, [r7, #6]
 8010d80:	731a      	strb	r2, [r3, #12]
    break;
 8010d82:	e01e      	b.n	8010dc2 <pbuf_alloc+0x30a>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8010d84:	4b04      	ldr	r3, [pc, #16]	; (8010d98 <pbuf_alloc+0x2e0>)
 8010d86:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 8010d8a:	490c      	ldr	r1, [pc, #48]	; (8010dbc <pbuf_alloc+0x304>)
 8010d8c:	4804      	ldr	r0, [pc, #16]	; (8010da0 <pbuf_alloc+0x2e8>)
 8010d8e:	f004 ffb5 	bl	8015cfc <iprintf>
    return NULL;
 8010d92:	2300      	movs	r3, #0
 8010d94:	e01c      	b.n	8010dd0 <pbuf_alloc+0x318>
 8010d96:	bf00      	nop
 8010d98:	08018338 	.word	0x08018338
 8010d9c:	08018368 	.word	0x08018368
 8010da0:	08018384 	.word	0x08018384
 8010da4:	080183ac 	.word	0x080183ac
 8010da8:	080183dc 	.word	0x080183dc
 8010dac:	08018410 	.word	0x08018410
 8010db0:	08018444 	.word	0x08018444
 8010db4:	08018458 	.word	0x08018458
 8010db8:	08018488 	.word	0x08018488
 8010dbc:	080184b4 	.word	0x080184b4
    break;
 8010dc0:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 8010dc2:	69fb      	ldr	r3, [r7, #28]
 8010dc4:	2201      	movs	r2, #1
 8010dc6:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 8010dc8:	69fb      	ldr	r3, [r7, #28]
 8010dca:	2200      	movs	r2, #0
 8010dcc:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8010dce:	69fb      	ldr	r3, [r7, #28]
}
 8010dd0:	4618      	mov	r0, r3
 8010dd2:	3720      	adds	r7, #32
 8010dd4:	46bd      	mov	sp, r7
 8010dd6:	bd80      	pop	{r7, pc}

08010dd8 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8010dd8:	b580      	push	{r7, lr}
 8010dda:	b084      	sub	sp, #16
 8010ddc:	af00      	add	r7, sp, #0
 8010dde:	603b      	str	r3, [r7, #0]
 8010de0:	4603      	mov	r3, r0
 8010de2:	71fb      	strb	r3, [r7, #7]
 8010de4:	460b      	mov	r3, r1
 8010de6:	80bb      	strh	r3, [r7, #4]
 8010de8:	4613      	mov	r3, r2
 8010dea:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 8010dec:	79fb      	ldrb	r3, [r7, #7]
 8010dee:	2b04      	cmp	r3, #4
 8010df0:	d81b      	bhi.n	8010e2a <pbuf_alloced_custom+0x52>
 8010df2:	a201      	add	r2, pc, #4	; (adr r2, 8010df8 <pbuf_alloced_custom+0x20>)
 8010df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010df8:	08010e0d 	.word	0x08010e0d
 8010dfc:	08010e13 	.word	0x08010e13
 8010e00:	08010e19 	.word	0x08010e19
 8010e04:	08010e1f 	.word	0x08010e1f
 8010e08:	08010e25 	.word	0x08010e25
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 8010e0c:	2336      	movs	r3, #54	; 0x36
 8010e0e:	81fb      	strh	r3, [r7, #14]
    break;
 8010e10:	e014      	b.n	8010e3c <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 8010e12:	2322      	movs	r3, #34	; 0x22
 8010e14:	81fb      	strh	r3, [r7, #14]
    break;
 8010e16:	e011      	b.n	8010e3c <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 8010e18:	230e      	movs	r3, #14
 8010e1a:	81fb      	strh	r3, [r7, #14]
    break;
 8010e1c:	e00e      	b.n	8010e3c <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 8010e1e:	2300      	movs	r3, #0
 8010e20:	81fb      	strh	r3, [r7, #14]
    break;
 8010e22:	e00b      	b.n	8010e3c <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 8010e24:	2300      	movs	r3, #0
 8010e26:	81fb      	strh	r3, [r7, #14]
    break;
 8010e28:	e008      	b.n	8010e3c <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 8010e2a:	4b1d      	ldr	r3, [pc, #116]	; (8010ea0 <pbuf_alloced_custom+0xc8>)
 8010e2c:	f240 12c5 	movw	r2, #453	; 0x1c5
 8010e30:	491c      	ldr	r1, [pc, #112]	; (8010ea4 <pbuf_alloced_custom+0xcc>)
 8010e32:	481d      	ldr	r0, [pc, #116]	; (8010ea8 <pbuf_alloced_custom+0xd0>)
 8010e34:	f004 ff62 	bl	8015cfc <iprintf>
    return NULL;
 8010e38:	2300      	movs	r3, #0
 8010e3a:	e02d      	b.n	8010e98 <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8010e3c:	89fb      	ldrh	r3, [r7, #14]
 8010e3e:	3303      	adds	r3, #3
 8010e40:	f023 0203 	bic.w	r2, r3, #3
 8010e44:	88bb      	ldrh	r3, [r7, #4]
 8010e46:	441a      	add	r2, r3
 8010e48:	8bbb      	ldrh	r3, [r7, #28]
 8010e4a:	429a      	cmp	r2, r3
 8010e4c:	d901      	bls.n	8010e52 <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8010e4e:	2300      	movs	r3, #0
 8010e50:	e022      	b.n	8010e98 <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 8010e52:	683b      	ldr	r3, [r7, #0]
 8010e54:	2200      	movs	r2, #0
 8010e56:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 8010e58:	69bb      	ldr	r3, [r7, #24]
 8010e5a:	2b00      	cmp	r3, #0
 8010e5c:	d008      	beq.n	8010e70 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8010e5e:	89fb      	ldrh	r3, [r7, #14]
 8010e60:	3303      	adds	r3, #3
 8010e62:	f023 0303 	bic.w	r3, r3, #3
 8010e66:	69ba      	ldr	r2, [r7, #24]
 8010e68:	441a      	add	r2, r3
 8010e6a:	683b      	ldr	r3, [r7, #0]
 8010e6c:	605a      	str	r2, [r3, #4]
 8010e6e:	e002      	b.n	8010e76 <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 8010e70:	683b      	ldr	r3, [r7, #0]
 8010e72:	2200      	movs	r2, #0
 8010e74:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 8010e76:	683b      	ldr	r3, [r7, #0]
 8010e78:	2202      	movs	r2, #2
 8010e7a:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 8010e7c:	683b      	ldr	r3, [r7, #0]
 8010e7e:	88ba      	ldrh	r2, [r7, #4]
 8010e80:	811a      	strh	r2, [r3, #8]
 8010e82:	683b      	ldr	r3, [r7, #0]
 8010e84:	891a      	ldrh	r2, [r3, #8]
 8010e86:	683b      	ldr	r3, [r7, #0]
 8010e88:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 8010e8a:	683b      	ldr	r3, [r7, #0]
 8010e8c:	79ba      	ldrb	r2, [r7, #6]
 8010e8e:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 8010e90:	683b      	ldr	r3, [r7, #0]
 8010e92:	2201      	movs	r2, #1
 8010e94:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 8010e96:	683b      	ldr	r3, [r7, #0]
}
 8010e98:	4618      	mov	r0, r3
 8010e9a:	3710      	adds	r7, #16
 8010e9c:	46bd      	mov	sp, r7
 8010e9e:	bd80      	pop	{r7, pc}
 8010ea0:	08018338 	.word	0x08018338
 8010ea4:	080184d0 	.word	0x080184d0
 8010ea8:	08018384 	.word	0x08018384

08010eac <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8010eac:	b580      	push	{r7, lr}
 8010eae:	b086      	sub	sp, #24
 8010eb0:	af00      	add	r7, sp, #0
 8010eb2:	6078      	str	r0, [r7, #4]
 8010eb4:	460b      	mov	r3, r1
 8010eb6:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d106      	bne.n	8010ecc <pbuf_realloc+0x20>
 8010ebe:	4b4b      	ldr	r3, [pc, #300]	; (8010fec <pbuf_realloc+0x140>)
 8010ec0:	f240 12f3 	movw	r2, #499	; 0x1f3
 8010ec4:	494a      	ldr	r1, [pc, #296]	; (8010ff0 <pbuf_realloc+0x144>)
 8010ec6:	484b      	ldr	r0, [pc, #300]	; (8010ff4 <pbuf_realloc+0x148>)
 8010ec8:	f004 ff18 	bl	8015cfc <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	7b1b      	ldrb	r3, [r3, #12]
 8010ed0:	2b03      	cmp	r3, #3
 8010ed2:	d012      	beq.n	8010efa <pbuf_realloc+0x4e>
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	7b1b      	ldrb	r3, [r3, #12]
 8010ed8:	2b01      	cmp	r3, #1
 8010eda:	d00e      	beq.n	8010efa <pbuf_realloc+0x4e>
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	7b1b      	ldrb	r3, [r3, #12]
 8010ee0:	2b00      	cmp	r3, #0
 8010ee2:	d00a      	beq.n	8010efa <pbuf_realloc+0x4e>
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	7b1b      	ldrb	r3, [r3, #12]
 8010ee8:	2b02      	cmp	r3, #2
 8010eea:	d006      	beq.n	8010efa <pbuf_realloc+0x4e>
 8010eec:	4b3f      	ldr	r3, [pc, #252]	; (8010fec <pbuf_realloc+0x140>)
 8010eee:	f240 12f7 	movw	r2, #503	; 0x1f7
 8010ef2:	4941      	ldr	r1, [pc, #260]	; (8010ff8 <pbuf_realloc+0x14c>)
 8010ef4:	483f      	ldr	r0, [pc, #252]	; (8010ff4 <pbuf_realloc+0x148>)
 8010ef6:	f004 ff01 	bl	8015cfc <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	891b      	ldrh	r3, [r3, #8]
 8010efe:	887a      	ldrh	r2, [r7, #2]
 8010f00:	429a      	cmp	r2, r3
 8010f02:	d26f      	bcs.n	8010fe4 <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 8010f04:	887b      	ldrh	r3, [r7, #2]
 8010f06:	687a      	ldr	r2, [r7, #4]
 8010f08:	8912      	ldrh	r2, [r2, #8]
 8010f0a:	1a9b      	subs	r3, r3, r2
 8010f0c:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8010f0e:	887b      	ldrh	r3, [r7, #2]
 8010f10:	827b      	strh	r3, [r7, #18]
  q = p;
 8010f12:	687b      	ldr	r3, [r7, #4]
 8010f14:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8010f16:	e025      	b.n	8010f64 <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 8010f18:	697b      	ldr	r3, [r7, #20]
 8010f1a:	895b      	ldrh	r3, [r3, #10]
 8010f1c:	8a7a      	ldrh	r2, [r7, #18]
 8010f1e:	1ad3      	subs	r3, r2, r3
 8010f20:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 8010f22:	68fb      	ldr	r3, [r7, #12]
 8010f24:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8010f28:	4293      	cmp	r3, r2
 8010f2a:	dd06      	ble.n	8010f3a <pbuf_realloc+0x8e>
 8010f2c:	4b2f      	ldr	r3, [pc, #188]	; (8010fec <pbuf_realloc+0x140>)
 8010f2e:	f240 220b 	movw	r2, #523	; 0x20b
 8010f32:	4932      	ldr	r1, [pc, #200]	; (8010ffc <pbuf_realloc+0x150>)
 8010f34:	482f      	ldr	r0, [pc, #188]	; (8010ff4 <pbuf_realloc+0x148>)
 8010f36:	f004 fee1 	bl	8015cfc <iprintf>
    q->tot_len += (u16_t)grow;
 8010f3a:	697b      	ldr	r3, [r7, #20]
 8010f3c:	891a      	ldrh	r2, [r3, #8]
 8010f3e:	68fb      	ldr	r3, [r7, #12]
 8010f40:	b29b      	uxth	r3, r3
 8010f42:	4413      	add	r3, r2
 8010f44:	b29a      	uxth	r2, r3
 8010f46:	697b      	ldr	r3, [r7, #20]
 8010f48:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8010f4a:	697b      	ldr	r3, [r7, #20]
 8010f4c:	681b      	ldr	r3, [r3, #0]
 8010f4e:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8010f50:	697b      	ldr	r3, [r7, #20]
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d106      	bne.n	8010f64 <pbuf_realloc+0xb8>
 8010f56:	4b25      	ldr	r3, [pc, #148]	; (8010fec <pbuf_realloc+0x140>)
 8010f58:	f240 220f 	movw	r2, #527	; 0x20f
 8010f5c:	4928      	ldr	r1, [pc, #160]	; (8011000 <pbuf_realloc+0x154>)
 8010f5e:	4825      	ldr	r0, [pc, #148]	; (8010ff4 <pbuf_realloc+0x148>)
 8010f60:	f004 fecc 	bl	8015cfc <iprintf>
  while (rem_len > q->len) {
 8010f64:	697b      	ldr	r3, [r7, #20]
 8010f66:	895b      	ldrh	r3, [r3, #10]
 8010f68:	8a7a      	ldrh	r2, [r7, #18]
 8010f6a:	429a      	cmp	r2, r3
 8010f6c:	d8d4      	bhi.n	8010f18 <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 8010f6e:	697b      	ldr	r3, [r7, #20]
 8010f70:	7b1b      	ldrb	r3, [r3, #12]
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	d122      	bne.n	8010fbc <pbuf_realloc+0x110>
 8010f76:	697b      	ldr	r3, [r7, #20]
 8010f78:	895b      	ldrh	r3, [r3, #10]
 8010f7a:	8a7a      	ldrh	r2, [r7, #18]
 8010f7c:	429a      	cmp	r2, r3
 8010f7e:	d01d      	beq.n	8010fbc <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8010f80:	697b      	ldr	r3, [r7, #20]
 8010f82:	7b5b      	ldrb	r3, [r3, #13]
 8010f84:	f003 0302 	and.w	r3, r3, #2
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d117      	bne.n	8010fbc <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 8010f8c:	697b      	ldr	r3, [r7, #20]
 8010f8e:	685b      	ldr	r3, [r3, #4]
 8010f90:	461a      	mov	r2, r3
 8010f92:	697b      	ldr	r3, [r7, #20]
 8010f94:	1ad3      	subs	r3, r2, r3
 8010f96:	b29a      	uxth	r2, r3
 8010f98:	8a7b      	ldrh	r3, [r7, #18]
 8010f9a:	4413      	add	r3, r2
 8010f9c:	b29b      	uxth	r3, r3
 8010f9e:	4619      	mov	r1, r3
 8010fa0:	6978      	ldr	r0, [r7, #20]
 8010fa2:	f7ff f977 	bl	8010294 <mem_trim>
 8010fa6:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8010fa8:	697b      	ldr	r3, [r7, #20]
 8010faa:	2b00      	cmp	r3, #0
 8010fac:	d106      	bne.n	8010fbc <pbuf_realloc+0x110>
 8010fae:	4b0f      	ldr	r3, [pc, #60]	; (8010fec <pbuf_realloc+0x140>)
 8010fb0:	f240 221d 	movw	r2, #541	; 0x21d
 8010fb4:	4913      	ldr	r1, [pc, #76]	; (8011004 <pbuf_realloc+0x158>)
 8010fb6:	480f      	ldr	r0, [pc, #60]	; (8010ff4 <pbuf_realloc+0x148>)
 8010fb8:	f004 fea0 	bl	8015cfc <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8010fbc:	697b      	ldr	r3, [r7, #20]
 8010fbe:	8a7a      	ldrh	r2, [r7, #18]
 8010fc0:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8010fc2:	697b      	ldr	r3, [r7, #20]
 8010fc4:	895a      	ldrh	r2, [r3, #10]
 8010fc6:	697b      	ldr	r3, [r7, #20]
 8010fc8:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8010fca:	697b      	ldr	r3, [r7, #20]
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d004      	beq.n	8010fdc <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8010fd2:	697b      	ldr	r3, [r7, #20]
 8010fd4:	681b      	ldr	r3, [r3, #0]
 8010fd6:	4618      	mov	r0, r3
 8010fd8:	f000 f8dc 	bl	8011194 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8010fdc:	697b      	ldr	r3, [r7, #20]
 8010fde:	2200      	movs	r2, #0
 8010fe0:	601a      	str	r2, [r3, #0]
 8010fe2:	e000      	b.n	8010fe6 <pbuf_realloc+0x13a>
    return;
 8010fe4:	bf00      	nop

}
 8010fe6:	3718      	adds	r7, #24
 8010fe8:	46bd      	mov	sp, r7
 8010fea:	bd80      	pop	{r7, pc}
 8010fec:	08018338 	.word	0x08018338
 8010ff0:	080184f4 	.word	0x080184f4
 8010ff4:	08018384 	.word	0x08018384
 8010ff8:	0801850c 	.word	0x0801850c
 8010ffc:	08018528 	.word	0x08018528
 8011000:	0801853c 	.word	0x0801853c
 8011004:	08018554 	.word	0x08018554

08011008 <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8011008:	b580      	push	{r7, lr}
 801100a:	b084      	sub	sp, #16
 801100c:	af00      	add	r7, sp, #0
 801100e:	6078      	str	r0, [r7, #4]
 8011010:	460b      	mov	r3, r1
 8011012:	807b      	strh	r3, [r7, #2]
 8011014:	4613      	mov	r3, r2
 8011016:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	2b00      	cmp	r3, #0
 801101c:	d106      	bne.n	801102c <pbuf_header_impl+0x24>
 801101e:	4b46      	ldr	r3, [pc, #280]	; (8011138 <pbuf_header_impl+0x130>)
 8011020:	f240 223f 	movw	r2, #575	; 0x23f
 8011024:	4945      	ldr	r1, [pc, #276]	; (801113c <pbuf_header_impl+0x134>)
 8011026:	4846      	ldr	r0, [pc, #280]	; (8011140 <pbuf_header_impl+0x138>)
 8011028:	f004 fe68 	bl	8015cfc <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 801102c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011030:	2b00      	cmp	r3, #0
 8011032:	d002      	beq.n	801103a <pbuf_header_impl+0x32>
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	2b00      	cmp	r3, #0
 8011038:	d101      	bne.n	801103e <pbuf_header_impl+0x36>
    return 0;
 801103a:	2300      	movs	r3, #0
 801103c:	e078      	b.n	8011130 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 801103e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011042:	2b00      	cmp	r3, #0
 8011044:	da10      	bge.n	8011068 <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 8011046:	887b      	ldrh	r3, [r7, #2]
 8011048:	425b      	negs	r3, r3
 801104a:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	895b      	ldrh	r3, [r3, #10]
 8011050:	89fa      	ldrh	r2, [r7, #14]
 8011052:	429a      	cmp	r2, r3
 8011054:	d90a      	bls.n	801106c <pbuf_header_impl+0x64>
 8011056:	4b38      	ldr	r3, [pc, #224]	; (8011138 <pbuf_header_impl+0x130>)
 8011058:	f240 2247 	movw	r2, #583	; 0x247
 801105c:	4939      	ldr	r1, [pc, #228]	; (8011144 <pbuf_header_impl+0x13c>)
 801105e:	4838      	ldr	r0, [pc, #224]	; (8011140 <pbuf_header_impl+0x138>)
 8011060:	f004 fe4c 	bl	8015cfc <iprintf>
 8011064:	2301      	movs	r3, #1
 8011066:	e063      	b.n	8011130 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 8011068:	887b      	ldrh	r3, [r7, #2]
 801106a:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	7b1b      	ldrb	r3, [r3, #12]
 8011070:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	685b      	ldr	r3, [r3, #4]
 8011076:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 8011078:	89bb      	ldrh	r3, [r7, #12]
 801107a:	2b00      	cmp	r3, #0
 801107c:	d002      	beq.n	8011084 <pbuf_header_impl+0x7c>
 801107e:	89bb      	ldrh	r3, [r7, #12]
 8011080:	2b03      	cmp	r3, #3
 8011082:	d112      	bne.n	80110aa <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 8011084:	687b      	ldr	r3, [r7, #4]
 8011086:	685a      	ldr	r2, [r3, #4]
 8011088:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801108c:	425b      	negs	r3, r3
 801108e:	441a      	add	r2, r3
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	685a      	ldr	r2, [r3, #4]
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	3310      	adds	r3, #16
 801109c:	429a      	cmp	r2, r3
 801109e:	d238      	bcs.n	8011112 <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	68ba      	ldr	r2, [r7, #8]
 80110a4:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 80110a6:	2301      	movs	r3, #1
 80110a8:	e042      	b.n	8011130 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 80110aa:	89bb      	ldrh	r3, [r7, #12]
 80110ac:	2b02      	cmp	r3, #2
 80110ae:	d002      	beq.n	80110b6 <pbuf_header_impl+0xae>
 80110b0:	89bb      	ldrh	r3, [r7, #12]
 80110b2:	2b01      	cmp	r3, #1
 80110b4:	d124      	bne.n	8011100 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 80110b6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	da0d      	bge.n	80110da <pbuf_header_impl+0xd2>
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	895b      	ldrh	r3, [r3, #10]
 80110c2:	89fa      	ldrh	r2, [r7, #14]
 80110c4:	429a      	cmp	r2, r3
 80110c6:	d808      	bhi.n	80110da <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	685a      	ldr	r2, [r3, #4]
 80110cc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80110d0:	425b      	negs	r3, r3
 80110d2:	441a      	add	r2, r3
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	605a      	str	r2, [r3, #4]
 80110d8:	e011      	b.n	80110fe <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 80110da:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80110de:	2b00      	cmp	r3, #0
 80110e0:	dd0b      	ble.n	80110fa <pbuf_header_impl+0xf2>
 80110e2:	787b      	ldrb	r3, [r7, #1]
 80110e4:	2b00      	cmp	r3, #0
 80110e6:	d008      	beq.n	80110fa <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	685a      	ldr	r2, [r3, #4]
 80110ec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80110f0:	425b      	negs	r3, r3
 80110f2:	441a      	add	r2, r3
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	605a      	str	r2, [r3, #4]
 80110f8:	e001      	b.n	80110fe <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 80110fa:	2301      	movs	r3, #1
 80110fc:	e018      	b.n	8011130 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 80110fe:	e008      	b.n	8011112 <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 8011100:	4b0d      	ldr	r3, [pc, #52]	; (8011138 <pbuf_header_impl+0x130>)
 8011102:	f240 2277 	movw	r2, #631	; 0x277
 8011106:	4910      	ldr	r1, [pc, #64]	; (8011148 <pbuf_header_impl+0x140>)
 8011108:	480d      	ldr	r0, [pc, #52]	; (8011140 <pbuf_header_impl+0x138>)
 801110a:	f004 fdf7 	bl	8015cfc <iprintf>
    return 1;
 801110e:	2301      	movs	r3, #1
 8011110:	e00e      	b.n	8011130 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 8011112:	687b      	ldr	r3, [r7, #4]
 8011114:	895a      	ldrh	r2, [r3, #10]
 8011116:	887b      	ldrh	r3, [r7, #2]
 8011118:	4413      	add	r3, r2
 801111a:	b29a      	uxth	r2, r3
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 8011120:	687b      	ldr	r3, [r7, #4]
 8011122:	891a      	ldrh	r2, [r3, #8]
 8011124:	887b      	ldrh	r3, [r7, #2]
 8011126:	4413      	add	r3, r2
 8011128:	b29a      	uxth	r2, r3
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 801112e:	2300      	movs	r3, #0
}
 8011130:	4618      	mov	r0, r3
 8011132:	3710      	adds	r7, #16
 8011134:	46bd      	mov	sp, r7
 8011136:	bd80      	pop	{r7, pc}
 8011138:	08018338 	.word	0x08018338
 801113c:	08018570 	.word	0x08018570
 8011140:	08018384 	.word	0x08018384
 8011144:	0801857c 	.word	0x0801857c
 8011148:	0801859c 	.word	0x0801859c

0801114c <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 801114c:	b580      	push	{r7, lr}
 801114e:	b082      	sub	sp, #8
 8011150:	af00      	add	r7, sp, #0
 8011152:	6078      	str	r0, [r7, #4]
 8011154:	460b      	mov	r3, r1
 8011156:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 8011158:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801115c:	2200      	movs	r2, #0
 801115e:	4619      	mov	r1, r3
 8011160:	6878      	ldr	r0, [r7, #4]
 8011162:	f7ff ff51 	bl	8011008 <pbuf_header_impl>
 8011166:	4603      	mov	r3, r0
}
 8011168:	4618      	mov	r0, r3
 801116a:	3708      	adds	r7, #8
 801116c:	46bd      	mov	sp, r7
 801116e:	bd80      	pop	{r7, pc}

08011170 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8011170:	b580      	push	{r7, lr}
 8011172:	b082      	sub	sp, #8
 8011174:	af00      	add	r7, sp, #0
 8011176:	6078      	str	r0, [r7, #4]
 8011178:	460b      	mov	r3, r1
 801117a:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 801117c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011180:	2201      	movs	r2, #1
 8011182:	4619      	mov	r1, r3
 8011184:	6878      	ldr	r0, [r7, #4]
 8011186:	f7ff ff3f 	bl	8011008 <pbuf_header_impl>
 801118a:	4603      	mov	r3, r0
}
 801118c:	4618      	mov	r0, r3
 801118e:	3708      	adds	r7, #8
 8011190:	46bd      	mov	sp, r7
 8011192:	bd80      	pop	{r7, pc}

08011194 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8011194:	b580      	push	{r7, lr}
 8011196:	b086      	sub	sp, #24
 8011198:	af00      	add	r7, sp, #0
 801119a:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	2b00      	cmp	r3, #0
 80111a0:	d10b      	bne.n	80111ba <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	d106      	bne.n	80111b6 <pbuf_free+0x22>
 80111a8:	4b3e      	ldr	r3, [pc, #248]	; (80112a4 <pbuf_free+0x110>)
 80111aa:	f240 22d2 	movw	r2, #722	; 0x2d2
 80111ae:	493e      	ldr	r1, [pc, #248]	; (80112a8 <pbuf_free+0x114>)
 80111b0:	483e      	ldr	r0, [pc, #248]	; (80112ac <pbuf_free+0x118>)
 80111b2:	f004 fda3 	bl	8015cfc <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80111b6:	2300      	movs	r3, #0
 80111b8:	e070      	b.n	801129c <pbuf_free+0x108>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	7b1b      	ldrb	r3, [r3, #12]
 80111be:	2b00      	cmp	r3, #0
 80111c0:	d012      	beq.n	80111e8 <pbuf_free+0x54>
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	7b1b      	ldrb	r3, [r3, #12]
 80111c6:	2b01      	cmp	r3, #1
 80111c8:	d00e      	beq.n	80111e8 <pbuf_free+0x54>
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	7b1b      	ldrb	r3, [r3, #12]
 80111ce:	2b02      	cmp	r3, #2
 80111d0:	d00a      	beq.n	80111e8 <pbuf_free+0x54>
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	7b1b      	ldrb	r3, [r3, #12]
 80111d6:	2b03      	cmp	r3, #3
 80111d8:	d006      	beq.n	80111e8 <pbuf_free+0x54>
 80111da:	4b32      	ldr	r3, [pc, #200]	; (80112a4 <pbuf_free+0x110>)
 80111dc:	f240 22de 	movw	r2, #734	; 0x2de
 80111e0:	4933      	ldr	r1, [pc, #204]	; (80112b0 <pbuf_free+0x11c>)
 80111e2:	4832      	ldr	r0, [pc, #200]	; (80112ac <pbuf_free+0x118>)
 80111e4:	f004 fd8a 	bl	8015cfc <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 80111e8:	2300      	movs	r3, #0
 80111ea:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80111ec:	e052      	b.n	8011294 <pbuf_free+0x100>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	89db      	ldrh	r3, [r3, #14]
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	d106      	bne.n	8011204 <pbuf_free+0x70>
 80111f6:	4b2b      	ldr	r3, [pc, #172]	; (80112a4 <pbuf_free+0x110>)
 80111f8:	f240 22eb 	movw	r2, #747	; 0x2eb
 80111fc:	492d      	ldr	r1, [pc, #180]	; (80112b4 <pbuf_free+0x120>)
 80111fe:	482b      	ldr	r0, [pc, #172]	; (80112ac <pbuf_free+0x118>)
 8011200:	f004 fd7c 	bl	8015cfc <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	89db      	ldrh	r3, [r3, #14]
 8011208:	3b01      	subs	r3, #1
 801120a:	b29a      	uxth	r2, r3
 801120c:	687b      	ldr	r3, [r7, #4]
 801120e:	81da      	strh	r2, [r3, #14]
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	89db      	ldrh	r3, [r3, #14]
 8011214:	82bb      	strh	r3, [r7, #20]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8011216:	8abb      	ldrh	r3, [r7, #20]
 8011218:	2b00      	cmp	r3, #0
 801121a:	d139      	bne.n	8011290 <pbuf_free+0xfc>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	681b      	ldr	r3, [r3, #0]
 8011220:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	7b1b      	ldrb	r3, [r3, #12]
 8011226:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	7b5b      	ldrb	r3, [r3, #13]
 801122c:	f003 0302 	and.w	r3, r3, #2
 8011230:	2b00      	cmp	r3, #0
 8011232:	d011      	beq.n	8011258 <pbuf_free+0xc4>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8011238:	68bb      	ldr	r3, [r7, #8]
 801123a:	691b      	ldr	r3, [r3, #16]
 801123c:	2b00      	cmp	r3, #0
 801123e:	d106      	bne.n	801124e <pbuf_free+0xba>
 8011240:	4b18      	ldr	r3, [pc, #96]	; (80112a4 <pbuf_free+0x110>)
 8011242:	f240 22f9 	movw	r2, #761	; 0x2f9
 8011246:	491c      	ldr	r1, [pc, #112]	; (80112b8 <pbuf_free+0x124>)
 8011248:	4818      	ldr	r0, [pc, #96]	; (80112ac <pbuf_free+0x118>)
 801124a:	f004 fd57 	bl	8015cfc <iprintf>
        pc->custom_free_function(p);
 801124e:	68bb      	ldr	r3, [r7, #8]
 8011250:	691b      	ldr	r3, [r3, #16]
 8011252:	6878      	ldr	r0, [r7, #4]
 8011254:	4798      	blx	r3
 8011256:	e015      	b.n	8011284 <pbuf_free+0xf0>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 8011258:	89fb      	ldrh	r3, [r7, #14]
 801125a:	2b03      	cmp	r3, #3
 801125c:	d104      	bne.n	8011268 <pbuf_free+0xd4>
          memp_free(MEMP_PBUF_POOL, p);
 801125e:	6879      	ldr	r1, [r7, #4]
 8011260:	2005      	movs	r0, #5
 8011262:	f7ff fa9b 	bl	801079c <memp_free>
 8011266:	e00d      	b.n	8011284 <pbuf_free+0xf0>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 8011268:	89fb      	ldrh	r3, [r7, #14]
 801126a:	2b01      	cmp	r3, #1
 801126c:	d002      	beq.n	8011274 <pbuf_free+0xe0>
 801126e:	89fb      	ldrh	r3, [r7, #14]
 8011270:	2b02      	cmp	r3, #2
 8011272:	d104      	bne.n	801127e <pbuf_free+0xea>
          memp_free(MEMP_PBUF, p);
 8011274:	6879      	ldr	r1, [r7, #4]
 8011276:	2004      	movs	r0, #4
 8011278:	f7ff fa90 	bl	801079c <memp_free>
 801127c:	e002      	b.n	8011284 <pbuf_free+0xf0>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 801127e:	6878      	ldr	r0, [r7, #4]
 8011280:	f7fe ffa6 	bl	80101d0 <mem_free>
        }
      }
      count++;
 8011284:	7dfb      	ldrb	r3, [r7, #23]
 8011286:	3301      	adds	r3, #1
 8011288:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 801128a:	693b      	ldr	r3, [r7, #16]
 801128c:	607b      	str	r3, [r7, #4]
 801128e:	e001      	b.n	8011294 <pbuf_free+0x100>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 8011290:	2300      	movs	r3, #0
 8011292:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	2b00      	cmp	r3, #0
 8011298:	d1a9      	bne.n	80111ee <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 801129a:	7dfb      	ldrb	r3, [r7, #23]
}
 801129c:	4618      	mov	r0, r3
 801129e:	3718      	adds	r7, #24
 80112a0:	46bd      	mov	sp, r7
 80112a2:	bd80      	pop	{r7, pc}
 80112a4:	08018338 	.word	0x08018338
 80112a8:	08018570 	.word	0x08018570
 80112ac:	08018384 	.word	0x08018384
 80112b0:	080185ac 	.word	0x080185ac
 80112b4:	080185c4 	.word	0x080185c4
 80112b8:	080185dc 	.word	0x080185dc

080112bc <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 80112bc:	b480      	push	{r7}
 80112be:	b085      	sub	sp, #20
 80112c0:	af00      	add	r7, sp, #0
 80112c2:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 80112c4:	2300      	movs	r3, #0
 80112c6:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 80112c8:	e005      	b.n	80112d6 <pbuf_clen+0x1a>
    ++len;
 80112ca:	89fb      	ldrh	r3, [r7, #14]
 80112cc:	3301      	adds	r3, #1
 80112ce:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d1f6      	bne.n	80112ca <pbuf_clen+0xe>
  }
  return len;
 80112dc:	89fb      	ldrh	r3, [r7, #14]
}
 80112de:	4618      	mov	r0, r3
 80112e0:	3714      	adds	r7, #20
 80112e2:	46bd      	mov	sp, r7
 80112e4:	bc80      	pop	{r7}
 80112e6:	4770      	bx	lr

080112e8 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 80112e8:	b580      	push	{r7, lr}
 80112ea:	b082      	sub	sp, #8
 80112ec:	af00      	add	r7, sp, #0
 80112ee:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	d010      	beq.n	8011318 <pbuf_ref+0x30>
    SYS_ARCH_INC(p->ref, 1);
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	89db      	ldrh	r3, [r3, #14]
 80112fa:	3301      	adds	r3, #1
 80112fc:	b29a      	uxth	r2, r3
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	81da      	strh	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	89db      	ldrh	r3, [r3, #14]
 8011306:	2b00      	cmp	r3, #0
 8011308:	d106      	bne.n	8011318 <pbuf_ref+0x30>
 801130a:	4b05      	ldr	r3, [pc, #20]	; (8011320 <pbuf_ref+0x38>)
 801130c:	f240 3239 	movw	r2, #825	; 0x339
 8011310:	4904      	ldr	r1, [pc, #16]	; (8011324 <pbuf_ref+0x3c>)
 8011312:	4805      	ldr	r0, [pc, #20]	; (8011328 <pbuf_ref+0x40>)
 8011314:	f004 fcf2 	bl	8015cfc <iprintf>
  }
}
 8011318:	bf00      	nop
 801131a:	3708      	adds	r7, #8
 801131c:	46bd      	mov	sp, r7
 801131e:	bd80      	pop	{r7, pc}
 8011320:	08018338 	.word	0x08018338
 8011324:	08018600 	.word	0x08018600
 8011328:	08018384 	.word	0x08018384

0801132c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 801132c:	b580      	push	{r7, lr}
 801132e:	b084      	sub	sp, #16
 8011330:	af00      	add	r7, sp, #0
 8011332:	6078      	str	r0, [r7, #4]
 8011334:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	2b00      	cmp	r3, #0
 801133a:	d002      	beq.n	8011342 <pbuf_cat+0x16>
 801133c:	683b      	ldr	r3, [r7, #0]
 801133e:	2b00      	cmp	r3, #0
 8011340:	d107      	bne.n	8011352 <pbuf_cat+0x26>
 8011342:	4b20      	ldr	r3, [pc, #128]	; (80113c4 <pbuf_cat+0x98>)
 8011344:	f240 324d 	movw	r2, #845	; 0x34d
 8011348:	491f      	ldr	r1, [pc, #124]	; (80113c8 <pbuf_cat+0x9c>)
 801134a:	4820      	ldr	r0, [pc, #128]	; (80113cc <pbuf_cat+0xa0>)
 801134c:	f004 fcd6 	bl	8015cfc <iprintf>
 8011350:	e034      	b.n	80113bc <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	60fb      	str	r3, [r7, #12]
 8011356:	e00a      	b.n	801136e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 8011358:	68fb      	ldr	r3, [r7, #12]
 801135a:	891a      	ldrh	r2, [r3, #8]
 801135c:	683b      	ldr	r3, [r7, #0]
 801135e:	891b      	ldrh	r3, [r3, #8]
 8011360:	4413      	add	r3, r2
 8011362:	b29a      	uxth	r2, r3
 8011364:	68fb      	ldr	r3, [r7, #12]
 8011366:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8011368:	68fb      	ldr	r3, [r7, #12]
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	60fb      	str	r3, [r7, #12]
 801136e:	68fb      	ldr	r3, [r7, #12]
 8011370:	681b      	ldr	r3, [r3, #0]
 8011372:	2b00      	cmp	r3, #0
 8011374:	d1f0      	bne.n	8011358 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8011376:	68fb      	ldr	r3, [r7, #12]
 8011378:	891a      	ldrh	r2, [r3, #8]
 801137a:	68fb      	ldr	r3, [r7, #12]
 801137c:	895b      	ldrh	r3, [r3, #10]
 801137e:	429a      	cmp	r2, r3
 8011380:	d006      	beq.n	8011390 <pbuf_cat+0x64>
 8011382:	4b10      	ldr	r3, [pc, #64]	; (80113c4 <pbuf_cat+0x98>)
 8011384:	f240 3255 	movw	r2, #853	; 0x355
 8011388:	4911      	ldr	r1, [pc, #68]	; (80113d0 <pbuf_cat+0xa4>)
 801138a:	4810      	ldr	r0, [pc, #64]	; (80113cc <pbuf_cat+0xa0>)
 801138c:	f004 fcb6 	bl	8015cfc <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8011390:	68fb      	ldr	r3, [r7, #12]
 8011392:	681b      	ldr	r3, [r3, #0]
 8011394:	2b00      	cmp	r3, #0
 8011396:	d006      	beq.n	80113a6 <pbuf_cat+0x7a>
 8011398:	4b0a      	ldr	r3, [pc, #40]	; (80113c4 <pbuf_cat+0x98>)
 801139a:	f240 3256 	movw	r2, #854	; 0x356
 801139e:	490d      	ldr	r1, [pc, #52]	; (80113d4 <pbuf_cat+0xa8>)
 80113a0:	480a      	ldr	r0, [pc, #40]	; (80113cc <pbuf_cat+0xa0>)
 80113a2:	f004 fcab 	bl	8015cfc <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 80113a6:	68fb      	ldr	r3, [r7, #12]
 80113a8:	891a      	ldrh	r2, [r3, #8]
 80113aa:	683b      	ldr	r3, [r7, #0]
 80113ac:	891b      	ldrh	r3, [r3, #8]
 80113ae:	4413      	add	r3, r2
 80113b0:	b29a      	uxth	r2, r3
 80113b2:	68fb      	ldr	r3, [r7, #12]
 80113b4:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 80113b6:	68fb      	ldr	r3, [r7, #12]
 80113b8:	683a      	ldr	r2, [r7, #0]
 80113ba:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80113bc:	3710      	adds	r7, #16
 80113be:	46bd      	mov	sp, r7
 80113c0:	bd80      	pop	{r7, pc}
 80113c2:	bf00      	nop
 80113c4:	08018338 	.word	0x08018338
 80113c8:	08018614 	.word	0x08018614
 80113cc:	08018384 	.word	0x08018384
 80113d0:	0801864c 	.word	0x0801864c
 80113d4:	0801867c 	.word	0x0801867c

080113d8 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 80113d8:	b580      	push	{r7, lr}
 80113da:	b082      	sub	sp, #8
 80113dc:	af00      	add	r7, sp, #0
 80113de:	6078      	str	r0, [r7, #4]
 80113e0:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 80113e2:	6839      	ldr	r1, [r7, #0]
 80113e4:	6878      	ldr	r0, [r7, #4]
 80113e6:	f7ff ffa1 	bl	801132c <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 80113ea:	6838      	ldr	r0, [r7, #0]
 80113ec:	f7ff ff7c 	bl	80112e8 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 80113f0:	bf00      	nop
 80113f2:	3708      	adds	r7, #8
 80113f4:	46bd      	mov	sp, r7
 80113f6:	bd80      	pop	{r7, pc}

080113f8 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 80113f8:	b580      	push	{r7, lr}
 80113fa:	b084      	sub	sp, #16
 80113fc:	af00      	add	r7, sp, #0
 80113fe:	6078      	str	r0, [r7, #4]
 8011400:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 8011402:	2300      	movs	r3, #0
 8011404:	81fb      	strh	r3, [r7, #14]
 8011406:	2300      	movs	r3, #0
 8011408:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	2b00      	cmp	r3, #0
 801140e:	d008      	beq.n	8011422 <pbuf_copy+0x2a>
 8011410:	683b      	ldr	r3, [r7, #0]
 8011412:	2b00      	cmp	r3, #0
 8011414:	d005      	beq.n	8011422 <pbuf_copy+0x2a>
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	891a      	ldrh	r2, [r3, #8]
 801141a:	683b      	ldr	r3, [r7, #0]
 801141c:	891b      	ldrh	r3, [r3, #8]
 801141e:	429a      	cmp	r2, r3
 8011420:	d209      	bcs.n	8011436 <pbuf_copy+0x3e>
 8011422:	4b54      	ldr	r3, [pc, #336]	; (8011574 <pbuf_copy+0x17c>)
 8011424:	f240 32bd 	movw	r2, #957	; 0x3bd
 8011428:	4953      	ldr	r1, [pc, #332]	; (8011578 <pbuf_copy+0x180>)
 801142a:	4854      	ldr	r0, [pc, #336]	; (801157c <pbuf_copy+0x184>)
 801142c:	f004 fc66 	bl	8015cfc <iprintf>
 8011430:	f06f 030f 	mvn.w	r3, #15
 8011434:	e099      	b.n	801156a <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	895b      	ldrh	r3, [r3, #10]
 801143a:	461a      	mov	r2, r3
 801143c:	89fb      	ldrh	r3, [r7, #14]
 801143e:	1ad2      	subs	r2, r2, r3
 8011440:	683b      	ldr	r3, [r7, #0]
 8011442:	895b      	ldrh	r3, [r3, #10]
 8011444:	4619      	mov	r1, r3
 8011446:	89bb      	ldrh	r3, [r7, #12]
 8011448:	1acb      	subs	r3, r1, r3
 801144a:	429a      	cmp	r2, r3
 801144c:	db05      	blt.n	801145a <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 801144e:	683b      	ldr	r3, [r7, #0]
 8011450:	895a      	ldrh	r2, [r3, #10]
 8011452:	89bb      	ldrh	r3, [r7, #12]
 8011454:	1ad3      	subs	r3, r2, r3
 8011456:	817b      	strh	r3, [r7, #10]
 8011458:	e004      	b.n	8011464 <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	895a      	ldrh	r2, [r3, #10]
 801145e:	89fb      	ldrh	r3, [r7, #14]
 8011460:	1ad3      	subs	r3, r2, r3
 8011462:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	685a      	ldr	r2, [r3, #4]
 8011468:	89fb      	ldrh	r3, [r7, #14]
 801146a:	18d0      	adds	r0, r2, r3
 801146c:	683b      	ldr	r3, [r7, #0]
 801146e:	685a      	ldr	r2, [r3, #4]
 8011470:	89bb      	ldrh	r3, [r7, #12]
 8011472:	4413      	add	r3, r2
 8011474:	897a      	ldrh	r2, [r7, #10]
 8011476:	4619      	mov	r1, r3
 8011478:	f003 ff37 	bl	80152ea <memcpy>
    offset_to += len;
 801147c:	89fa      	ldrh	r2, [r7, #14]
 801147e:	897b      	ldrh	r3, [r7, #10]
 8011480:	4413      	add	r3, r2
 8011482:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 8011484:	89ba      	ldrh	r2, [r7, #12]
 8011486:	897b      	ldrh	r3, [r7, #10]
 8011488:	4413      	add	r3, r2
 801148a:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	895b      	ldrh	r3, [r3, #10]
 8011490:	89fa      	ldrh	r2, [r7, #14]
 8011492:	429a      	cmp	r2, r3
 8011494:	d906      	bls.n	80114a4 <pbuf_copy+0xac>
 8011496:	4b37      	ldr	r3, [pc, #220]	; (8011574 <pbuf_copy+0x17c>)
 8011498:	f240 32cd 	movw	r2, #973	; 0x3cd
 801149c:	4938      	ldr	r1, [pc, #224]	; (8011580 <pbuf_copy+0x188>)
 801149e:	4837      	ldr	r0, [pc, #220]	; (801157c <pbuf_copy+0x184>)
 80114a0:	f004 fc2c 	bl	8015cfc <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80114a4:	683b      	ldr	r3, [r7, #0]
 80114a6:	895b      	ldrh	r3, [r3, #10]
 80114a8:	89ba      	ldrh	r2, [r7, #12]
 80114aa:	429a      	cmp	r2, r3
 80114ac:	d906      	bls.n	80114bc <pbuf_copy+0xc4>
 80114ae:	4b31      	ldr	r3, [pc, #196]	; (8011574 <pbuf_copy+0x17c>)
 80114b0:	f240 32ce 	movw	r2, #974	; 0x3ce
 80114b4:	4933      	ldr	r1, [pc, #204]	; (8011584 <pbuf_copy+0x18c>)
 80114b6:	4831      	ldr	r0, [pc, #196]	; (801157c <pbuf_copy+0x184>)
 80114b8:	f004 fc20 	bl	8015cfc <iprintf>
    if (offset_from >= p_from->len) {
 80114bc:	683b      	ldr	r3, [r7, #0]
 80114be:	895b      	ldrh	r3, [r3, #10]
 80114c0:	89ba      	ldrh	r2, [r7, #12]
 80114c2:	429a      	cmp	r2, r3
 80114c4:	d304      	bcc.n	80114d0 <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 80114c6:	2300      	movs	r3, #0
 80114c8:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 80114ca:	683b      	ldr	r3, [r7, #0]
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	895b      	ldrh	r3, [r3, #10]
 80114d4:	89fa      	ldrh	r2, [r7, #14]
 80114d6:	429a      	cmp	r2, r3
 80114d8:	d114      	bne.n	8011504 <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 80114da:	2300      	movs	r3, #0
 80114dc:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 80114de:	687b      	ldr	r3, [r7, #4]
 80114e0:	681b      	ldr	r3, [r3, #0]
 80114e2:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	2b00      	cmp	r3, #0
 80114e8:	d10c      	bne.n	8011504 <pbuf_copy+0x10c>
 80114ea:	683b      	ldr	r3, [r7, #0]
 80114ec:	2b00      	cmp	r3, #0
 80114ee:	d009      	beq.n	8011504 <pbuf_copy+0x10c>
 80114f0:	4b20      	ldr	r3, [pc, #128]	; (8011574 <pbuf_copy+0x17c>)
 80114f2:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 80114f6:	4924      	ldr	r1, [pc, #144]	; (8011588 <pbuf_copy+0x190>)
 80114f8:	4820      	ldr	r0, [pc, #128]	; (801157c <pbuf_copy+0x184>)
 80114fa:	f004 fbff 	bl	8015cfc <iprintf>
 80114fe:	f06f 030f 	mvn.w	r3, #15
 8011502:	e032      	b.n	801156a <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8011504:	683b      	ldr	r3, [r7, #0]
 8011506:	2b00      	cmp	r3, #0
 8011508:	d013      	beq.n	8011532 <pbuf_copy+0x13a>
 801150a:	683b      	ldr	r3, [r7, #0]
 801150c:	895a      	ldrh	r2, [r3, #10]
 801150e:	683b      	ldr	r3, [r7, #0]
 8011510:	891b      	ldrh	r3, [r3, #8]
 8011512:	429a      	cmp	r2, r3
 8011514:	d10d      	bne.n	8011532 <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8011516:	683b      	ldr	r3, [r7, #0]
 8011518:	681b      	ldr	r3, [r3, #0]
 801151a:	2b00      	cmp	r3, #0
 801151c:	d009      	beq.n	8011532 <pbuf_copy+0x13a>
 801151e:	4b15      	ldr	r3, [pc, #84]	; (8011574 <pbuf_copy+0x17c>)
 8011520:	f240 32de 	movw	r2, #990	; 0x3de
 8011524:	4919      	ldr	r1, [pc, #100]	; (801158c <pbuf_copy+0x194>)
 8011526:	4815      	ldr	r0, [pc, #84]	; (801157c <pbuf_copy+0x184>)
 8011528:	f004 fbe8 	bl	8015cfc <iprintf>
 801152c:	f06f 0305 	mvn.w	r3, #5
 8011530:	e01b      	b.n	801156a <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	2b00      	cmp	r3, #0
 8011536:	d013      	beq.n	8011560 <pbuf_copy+0x168>
 8011538:	687b      	ldr	r3, [r7, #4]
 801153a:	895a      	ldrh	r2, [r3, #10]
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	891b      	ldrh	r3, [r3, #8]
 8011540:	429a      	cmp	r2, r3
 8011542:	d10d      	bne.n	8011560 <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	681b      	ldr	r3, [r3, #0]
 8011548:	2b00      	cmp	r3, #0
 801154a:	d009      	beq.n	8011560 <pbuf_copy+0x168>
 801154c:	4b09      	ldr	r3, [pc, #36]	; (8011574 <pbuf_copy+0x17c>)
 801154e:	f240 32e3 	movw	r2, #995	; 0x3e3
 8011552:	490e      	ldr	r1, [pc, #56]	; (801158c <pbuf_copy+0x194>)
 8011554:	4809      	ldr	r0, [pc, #36]	; (801157c <pbuf_copy+0x184>)
 8011556:	f004 fbd1 	bl	8015cfc <iprintf>
 801155a:	f06f 0305 	mvn.w	r3, #5
 801155e:	e004      	b.n	801156a <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8011560:	683b      	ldr	r3, [r7, #0]
 8011562:	2b00      	cmp	r3, #0
 8011564:	f47f af67 	bne.w	8011436 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8011568:	2300      	movs	r3, #0
}
 801156a:	4618      	mov	r0, r3
 801156c:	3710      	adds	r7, #16
 801156e:	46bd      	mov	sp, r7
 8011570:	bd80      	pop	{r7, pc}
 8011572:	bf00      	nop
 8011574:	08018338 	.word	0x08018338
 8011578:	080186c8 	.word	0x080186c8
 801157c:	08018384 	.word	0x08018384
 8011580:	080186f8 	.word	0x080186f8
 8011584:	08018710 	.word	0x08018710
 8011588:	0801872c 	.word	0x0801872c
 801158c:	0801873c 	.word	0x0801873c

08011590 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 8011590:	b580      	push	{r7, lr}
 8011592:	b084      	sub	sp, #16
 8011594:	af00      	add	r7, sp, #0
 8011596:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801159c:	68fb      	ldr	r3, [r7, #12]
 801159e:	685b      	ldr	r3, [r3, #4]
 80115a0:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 80115a2:	68fb      	ldr	r3, [r7, #12]
 80115a4:	681b      	ldr	r3, [r3, #0]
 80115a6:	687a      	ldr	r2, [r7, #4]
 80115a8:	4903      	ldr	r1, [pc, #12]	; (80115b8 <cyclic_timer+0x28>)
 80115aa:	4618      	mov	r0, r3
 80115ac:	f000 f82e 	bl	801160c <sys_timeout>
}
 80115b0:	bf00      	nop
 80115b2:	3710      	adds	r7, #16
 80115b4:	46bd      	mov	sp, r7
 80115b6:	bd80      	pop	{r7, pc}
 80115b8:	08011591 	.word	0x08011591

080115bc <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80115bc:	b580      	push	{r7, lr}
 80115be:	b082      	sub	sp, #8
 80115c0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80115c2:	2300      	movs	r3, #0
 80115c4:	607b      	str	r3, [r7, #4]
 80115c6:	e00e      	b.n	80115e6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 80115c8:	4a0d      	ldr	r2, [pc, #52]	; (8011600 <sys_timeouts_init+0x44>)
 80115ca:	687b      	ldr	r3, [r7, #4]
 80115cc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	00db      	lsls	r3, r3, #3
 80115d4:	4a0a      	ldr	r2, [pc, #40]	; (8011600 <sys_timeouts_init+0x44>)
 80115d6:	4413      	add	r3, r2
 80115d8:	461a      	mov	r2, r3
 80115da:	490a      	ldr	r1, [pc, #40]	; (8011604 <sys_timeouts_init+0x48>)
 80115dc:	f000 f816 	bl	801160c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	3301      	adds	r3, #1
 80115e4:	607b      	str	r3, [r7, #4]
 80115e6:	687b      	ldr	r3, [r7, #4]
 80115e8:	2b01      	cmp	r3, #1
 80115ea:	d9ed      	bls.n	80115c8 <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 80115ec:	f7fc ff24 	bl	800e438 <sys_now>
 80115f0:	4602      	mov	r2, r0
 80115f2:	4b05      	ldr	r3, [pc, #20]	; (8011608 <sys_timeouts_init+0x4c>)
 80115f4:	601a      	str	r2, [r3, #0]
}
 80115f6:	bf00      	nop
 80115f8:	3708      	adds	r7, #8
 80115fa:	46bd      	mov	sp, r7
 80115fc:	bd80      	pop	{r7, pc}
 80115fe:	bf00      	nop
 8011600:	080191bc 	.word	0x080191bc
 8011604:	08011591 	.word	0x08011591
 8011608:	200004d8 	.word	0x200004d8

0801160c <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801160c:	b580      	push	{r7, lr}
 801160e:	b088      	sub	sp, #32
 8011610:	af00      	add	r7, sp, #0
 8011612:	60f8      	str	r0, [r7, #12]
 8011614:	60b9      	str	r1, [r7, #8]
 8011616:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8011618:	2003      	movs	r0, #3
 801161a:	f7ff f873 	bl	8010704 <memp_malloc>
 801161e:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 8011620:	697b      	ldr	r3, [r7, #20]
 8011622:	2b00      	cmp	r3, #0
 8011624:	d10a      	bne.n	801163c <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8011626:	697b      	ldr	r3, [r7, #20]
 8011628:	2b00      	cmp	r3, #0
 801162a:	f040 8084 	bne.w	8011736 <sys_timeout+0x12a>
 801162e:	4b44      	ldr	r3, [pc, #272]	; (8011740 <sys_timeout+0x134>)
 8011630:	22d4      	movs	r2, #212	; 0xd4
 8011632:	4944      	ldr	r1, [pc, #272]	; (8011744 <sys_timeout+0x138>)
 8011634:	4844      	ldr	r0, [pc, #272]	; (8011748 <sys_timeout+0x13c>)
 8011636:	f004 fb61 	bl	8015cfc <iprintf>
    return;
 801163a:	e07c      	b.n	8011736 <sys_timeout+0x12a>
  }

  now = sys_now();
 801163c:	f7fc fefc 	bl	800e438 <sys_now>
 8011640:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 8011642:	4b42      	ldr	r3, [pc, #264]	; (801174c <sys_timeout+0x140>)
 8011644:	681b      	ldr	r3, [r3, #0]
 8011646:	2b00      	cmp	r3, #0
 8011648:	d105      	bne.n	8011656 <sys_timeout+0x4a>
    diff = 0;
 801164a:	2300      	movs	r3, #0
 801164c:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 801164e:	4a40      	ldr	r2, [pc, #256]	; (8011750 <sys_timeout+0x144>)
 8011650:	693b      	ldr	r3, [r7, #16]
 8011652:	6013      	str	r3, [r2, #0]
 8011654:	e004      	b.n	8011660 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 8011656:	4b3e      	ldr	r3, [pc, #248]	; (8011750 <sys_timeout+0x144>)
 8011658:	681b      	ldr	r3, [r3, #0]
 801165a:	693a      	ldr	r2, [r7, #16]
 801165c:	1ad3      	subs	r3, r2, r3
 801165e:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 8011660:	697b      	ldr	r3, [r7, #20]
 8011662:	2200      	movs	r2, #0
 8011664:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8011666:	697b      	ldr	r3, [r7, #20]
 8011668:	68ba      	ldr	r2, [r7, #8]
 801166a:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801166c:	697b      	ldr	r3, [r7, #20]
 801166e:	687a      	ldr	r2, [r7, #4]
 8011670:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 8011672:	68fa      	ldr	r2, [r7, #12]
 8011674:	69bb      	ldr	r3, [r7, #24]
 8011676:	441a      	add	r2, r3
 8011678:	697b      	ldr	r3, [r7, #20]
 801167a:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801167c:	4b33      	ldr	r3, [pc, #204]	; (801174c <sys_timeout+0x140>)
 801167e:	681b      	ldr	r3, [r3, #0]
 8011680:	2b00      	cmp	r3, #0
 8011682:	d103      	bne.n	801168c <sys_timeout+0x80>
    next_timeout = timeout;
 8011684:	4a31      	ldr	r2, [pc, #196]	; (801174c <sys_timeout+0x140>)
 8011686:	697b      	ldr	r3, [r7, #20]
 8011688:	6013      	str	r3, [r2, #0]
    return;
 801168a:	e055      	b.n	8011738 <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 801168c:	4b2f      	ldr	r3, [pc, #188]	; (801174c <sys_timeout+0x140>)
 801168e:	681b      	ldr	r3, [r3, #0]
 8011690:	685b      	ldr	r3, [r3, #4]
 8011692:	68fa      	ldr	r2, [r7, #12]
 8011694:	429a      	cmp	r2, r3
 8011696:	d20f      	bcs.n	80116b8 <sys_timeout+0xac>
    next_timeout->time -= msecs;
 8011698:	4b2c      	ldr	r3, [pc, #176]	; (801174c <sys_timeout+0x140>)
 801169a:	681b      	ldr	r3, [r3, #0]
 801169c:	6859      	ldr	r1, [r3, #4]
 801169e:	4b2b      	ldr	r3, [pc, #172]	; (801174c <sys_timeout+0x140>)
 80116a0:	681b      	ldr	r3, [r3, #0]
 80116a2:	68fa      	ldr	r2, [r7, #12]
 80116a4:	1a8a      	subs	r2, r1, r2
 80116a6:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 80116a8:	4b28      	ldr	r3, [pc, #160]	; (801174c <sys_timeout+0x140>)
 80116aa:	681a      	ldr	r2, [r3, #0]
 80116ac:	697b      	ldr	r3, [r7, #20]
 80116ae:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80116b0:	4a26      	ldr	r2, [pc, #152]	; (801174c <sys_timeout+0x140>)
 80116b2:	697b      	ldr	r3, [r7, #20]
 80116b4:	6013      	str	r3, [r2, #0]
 80116b6:	e03f      	b.n	8011738 <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80116b8:	4b24      	ldr	r3, [pc, #144]	; (801174c <sys_timeout+0x140>)
 80116ba:	681b      	ldr	r3, [r3, #0]
 80116bc:	61fb      	str	r3, [r7, #28]
 80116be:	e036      	b.n	801172e <sys_timeout+0x122>
      timeout->time -= t->time;
 80116c0:	697b      	ldr	r3, [r7, #20]
 80116c2:	685a      	ldr	r2, [r3, #4]
 80116c4:	69fb      	ldr	r3, [r7, #28]
 80116c6:	685b      	ldr	r3, [r3, #4]
 80116c8:	1ad2      	subs	r2, r2, r3
 80116ca:	697b      	ldr	r3, [r7, #20]
 80116cc:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 80116ce:	69fb      	ldr	r3, [r7, #28]
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	d006      	beq.n	80116e4 <sys_timeout+0xd8>
 80116d6:	69fb      	ldr	r3, [r7, #28]
 80116d8:	681b      	ldr	r3, [r3, #0]
 80116da:	685a      	ldr	r2, [r3, #4]
 80116dc:	697b      	ldr	r3, [r7, #20]
 80116de:	685b      	ldr	r3, [r3, #4]
 80116e0:	429a      	cmp	r2, r3
 80116e2:	d921      	bls.n	8011728 <sys_timeout+0x11c>
        if (t->next != NULL) {
 80116e4:	69fb      	ldr	r3, [r7, #28]
 80116e6:	681b      	ldr	r3, [r3, #0]
 80116e8:	2b00      	cmp	r3, #0
 80116ea:	d009      	beq.n	8011700 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 80116ec:	69fb      	ldr	r3, [r7, #28]
 80116ee:	681b      	ldr	r3, [r3, #0]
 80116f0:	6859      	ldr	r1, [r3, #4]
 80116f2:	697b      	ldr	r3, [r7, #20]
 80116f4:	685a      	ldr	r2, [r3, #4]
 80116f6:	69fb      	ldr	r3, [r7, #28]
 80116f8:	681b      	ldr	r3, [r3, #0]
 80116fa:	1a8a      	subs	r2, r1, r2
 80116fc:	605a      	str	r2, [r3, #4]
 80116fe:	e00b      	b.n	8011718 <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 8011700:	697b      	ldr	r3, [r7, #20]
 8011702:	685b      	ldr	r3, [r3, #4]
 8011704:	68fa      	ldr	r2, [r7, #12]
 8011706:	429a      	cmp	r2, r3
 8011708:	d206      	bcs.n	8011718 <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 801170a:	4b10      	ldr	r3, [pc, #64]	; (801174c <sys_timeout+0x140>)
 801170c:	681b      	ldr	r3, [r3, #0]
 801170e:	685a      	ldr	r2, [r3, #4]
 8011710:	68fb      	ldr	r3, [r7, #12]
 8011712:	441a      	add	r2, r3
 8011714:	697b      	ldr	r3, [r7, #20]
 8011716:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 8011718:	69fb      	ldr	r3, [r7, #28]
 801171a:	681a      	ldr	r2, [r3, #0]
 801171c:	697b      	ldr	r3, [r7, #20]
 801171e:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8011720:	69fb      	ldr	r3, [r7, #28]
 8011722:	697a      	ldr	r2, [r7, #20]
 8011724:	601a      	str	r2, [r3, #0]
        break;
 8011726:	e007      	b.n	8011738 <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 8011728:	69fb      	ldr	r3, [r7, #28]
 801172a:	681b      	ldr	r3, [r3, #0]
 801172c:	61fb      	str	r3, [r7, #28]
 801172e:	69fb      	ldr	r3, [r7, #28]
 8011730:	2b00      	cmp	r3, #0
 8011732:	d1c5      	bne.n	80116c0 <sys_timeout+0xb4>
 8011734:	e000      	b.n	8011738 <sys_timeout+0x12c>
    return;
 8011736:	bf00      	nop
      }
    }
  }
}
 8011738:	3720      	adds	r7, #32
 801173a:	46bd      	mov	sp, r7
 801173c:	bd80      	pop	{r7, pc}
 801173e:	bf00      	nop
 8011740:	08018844 	.word	0x08018844
 8011744:	08018878 	.word	0x08018878
 8011748:	080188b8 	.word	0x080188b8
 801174c:	200004d4 	.word	0x200004d4
 8011750:	200004d8 	.word	0x200004d8

08011754 <sys_check_timeouts>:
#if !NO_SYS && !defined __DOXYGEN__
static
#endif /* !NO_SYS */
void
sys_check_timeouts(void)
{
 8011754:	b580      	push	{r7, lr}
 8011756:	b086      	sub	sp, #24
 8011758:	af00      	add	r7, sp, #0
  if (next_timeout) {
 801175a:	4b21      	ldr	r3, [pc, #132]	; (80117e0 <sys_check_timeouts+0x8c>)
 801175c:	681b      	ldr	r3, [r3, #0]
 801175e:	2b00      	cmp	r3, #0
 8011760:	d039      	beq.n	80117d6 <sys_check_timeouts+0x82>
    sys_timeout_handler handler;
    void *arg;
    u8_t had_one;
    u32_t now;

    now = sys_now();
 8011762:	f7fc fe69 	bl	800e438 <sys_now>
 8011766:	60f8      	str	r0, [r7, #12]
    /* this cares for wraparounds */
    diff = now - timeouts_last_time;
 8011768:	4b1e      	ldr	r3, [pc, #120]	; (80117e4 <sys_check_timeouts+0x90>)
 801176a:	681b      	ldr	r3, [r3, #0]
 801176c:	68fa      	ldr	r2, [r7, #12]
 801176e:	1ad3      	subs	r3, r2, r3
 8011770:	617b      	str	r3, [r7, #20]
    do {
      PBUF_CHECK_FREE_OOSEQ();
      had_one = 0;
 8011772:	2300      	movs	r3, #0
 8011774:	74fb      	strb	r3, [r7, #19]
      tmptimeout = next_timeout;
 8011776:	4b1a      	ldr	r3, [pc, #104]	; (80117e0 <sys_check_timeouts+0x8c>)
 8011778:	681b      	ldr	r3, [r3, #0]
 801177a:	60bb      	str	r3, [r7, #8]
      if (tmptimeout && (tmptimeout->time <= diff)) {
 801177c:	68bb      	ldr	r3, [r7, #8]
 801177e:	2b00      	cmp	r3, #0
 8011780:	d026      	beq.n	80117d0 <sys_check_timeouts+0x7c>
 8011782:	68bb      	ldr	r3, [r7, #8]
 8011784:	685b      	ldr	r3, [r3, #4]
 8011786:	697a      	ldr	r2, [r7, #20]
 8011788:	429a      	cmp	r2, r3
 801178a:	d321      	bcc.n	80117d0 <sys_check_timeouts+0x7c>
        /* timeout has expired */
        had_one = 1;
 801178c:	2301      	movs	r3, #1
 801178e:	74fb      	strb	r3, [r7, #19]
        timeouts_last_time += tmptimeout->time;
 8011790:	68bb      	ldr	r3, [r7, #8]
 8011792:	685a      	ldr	r2, [r3, #4]
 8011794:	4b13      	ldr	r3, [pc, #76]	; (80117e4 <sys_check_timeouts+0x90>)
 8011796:	681b      	ldr	r3, [r3, #0]
 8011798:	4413      	add	r3, r2
 801179a:	4a12      	ldr	r2, [pc, #72]	; (80117e4 <sys_check_timeouts+0x90>)
 801179c:	6013      	str	r3, [r2, #0]
        diff -= tmptimeout->time;
 801179e:	68bb      	ldr	r3, [r7, #8]
 80117a0:	685b      	ldr	r3, [r3, #4]
 80117a2:	697a      	ldr	r2, [r7, #20]
 80117a4:	1ad3      	subs	r3, r2, r3
 80117a6:	617b      	str	r3, [r7, #20]
        next_timeout = tmptimeout->next;
 80117a8:	68bb      	ldr	r3, [r7, #8]
 80117aa:	681b      	ldr	r3, [r3, #0]
 80117ac:	4a0c      	ldr	r2, [pc, #48]	; (80117e0 <sys_check_timeouts+0x8c>)
 80117ae:	6013      	str	r3, [r2, #0]
        handler = tmptimeout->h;
 80117b0:	68bb      	ldr	r3, [r7, #8]
 80117b2:	689b      	ldr	r3, [r3, #8]
 80117b4:	607b      	str	r3, [r7, #4]
        arg = tmptimeout->arg;
 80117b6:	68bb      	ldr	r3, [r7, #8]
 80117b8:	68db      	ldr	r3, [r3, #12]
 80117ba:	603b      	str	r3, [r7, #0]
        if (handler != NULL) {
          LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s arg=%p\n",
            tmptimeout->handler_name, arg));
        }
#endif /* LWIP_DEBUG_TIMERNAMES */
        memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 80117bc:	68b9      	ldr	r1, [r7, #8]
 80117be:	2003      	movs	r0, #3
 80117c0:	f7fe ffec 	bl	801079c <memp_free>
        if (handler != NULL) {
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d002      	beq.n	80117d0 <sys_check_timeouts+0x7c>
#if !NO_SYS
          /* For LWIP_TCPIP_CORE_LOCKING, lock the core before calling the
             timeout handler function. */
          LOCK_TCPIP_CORE();
#endif /* !NO_SYS */
          handler(arg);
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	6838      	ldr	r0, [r7, #0]
 80117ce:	4798      	blx	r3
#endif /* !NO_SYS */
        }
        LWIP_TCPIP_THREAD_ALIVE();
      }
    /* repeat until all expired timers have been called */
    } while (had_one);
 80117d0:	7cfb      	ldrb	r3, [r7, #19]
 80117d2:	2b00      	cmp	r3, #0
 80117d4:	d1cd      	bne.n	8011772 <sys_check_timeouts+0x1e>
  }
}
 80117d6:	bf00      	nop
 80117d8:	3718      	adds	r7, #24
 80117da:	46bd      	mov	sp, r7
 80117dc:	bd80      	pop	{r7, pc}
 80117de:	bf00      	nop
 80117e0:	200004d4 	.word	0x200004d4
 80117e4:	200004d8 	.word	0x200004d8

080117e8 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80117e8:	b480      	push	{r7}
 80117ea:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 80117ec:	bf00      	nop
 80117ee:	46bd      	mov	sp, r7
 80117f0:	bc80      	pop	{r7}
 80117f2:	4770      	bx	lr

080117f4 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 80117f4:	b480      	push	{r7}
 80117f6:	b083      	sub	sp, #12
 80117f8:	af00      	add	r7, sp, #0
  u16_t n = 0;
 80117fa:	2300      	movs	r3, #0
 80117fc:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 80117fe:	4b17      	ldr	r3, [pc, #92]	; (801185c <udp_new_port+0x68>)
 8011800:	881b      	ldrh	r3, [r3, #0]
 8011802:	1c5a      	adds	r2, r3, #1
 8011804:	b291      	uxth	r1, r2
 8011806:	4a15      	ldr	r2, [pc, #84]	; (801185c <udp_new_port+0x68>)
 8011808:	8011      	strh	r1, [r2, #0]
 801180a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801180e:	4293      	cmp	r3, r2
 8011810:	d103      	bne.n	801181a <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8011812:	4b12      	ldr	r3, [pc, #72]	; (801185c <udp_new_port+0x68>)
 8011814:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8011818:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801181a:	4b11      	ldr	r3, [pc, #68]	; (8011860 <udp_new_port+0x6c>)
 801181c:	681b      	ldr	r3, [r3, #0]
 801181e:	603b      	str	r3, [r7, #0]
 8011820:	e011      	b.n	8011846 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8011822:	683b      	ldr	r3, [r7, #0]
 8011824:	8a5a      	ldrh	r2, [r3, #18]
 8011826:	4b0d      	ldr	r3, [pc, #52]	; (801185c <udp_new_port+0x68>)
 8011828:	881b      	ldrh	r3, [r3, #0]
 801182a:	429a      	cmp	r2, r3
 801182c:	d108      	bne.n	8011840 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801182e:	88fb      	ldrh	r3, [r7, #6]
 8011830:	3301      	adds	r3, #1
 8011832:	80fb      	strh	r3, [r7, #6]
 8011834:	88fb      	ldrh	r3, [r7, #6]
 8011836:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801183a:	d3e0      	bcc.n	80117fe <udp_new_port+0xa>
        return 0;
 801183c:	2300      	movs	r3, #0
 801183e:	e007      	b.n	8011850 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8011840:	683b      	ldr	r3, [r7, #0]
 8011842:	68db      	ldr	r3, [r3, #12]
 8011844:	603b      	str	r3, [r7, #0]
 8011846:	683b      	ldr	r3, [r7, #0]
 8011848:	2b00      	cmp	r3, #0
 801184a:	d1ea      	bne.n	8011822 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801184c:	4b03      	ldr	r3, [pc, #12]	; (801185c <udp_new_port+0x68>)
 801184e:	881b      	ldrh	r3, [r3, #0]
}
 8011850:	4618      	mov	r0, r3
 8011852:	370c      	adds	r7, #12
 8011854:	46bd      	mov	sp, r7
 8011856:	bc80      	pop	{r7}
 8011858:	4770      	bx	lr
 801185a:	bf00      	nop
 801185c:	20000124 	.word	0x20000124
 8011860:	20007724 	.word	0x20007724

08011864 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8011864:	b480      	push	{r7}
 8011866:	b085      	sub	sp, #20
 8011868:	af00      	add	r7, sp, #0
 801186a:	60f8      	str	r0, [r7, #12]
 801186c:	60b9      	str	r1, [r7, #8]
 801186e:	4613      	mov	r3, r2
 8011870:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8011872:	79fb      	ldrb	r3, [r7, #7]
 8011874:	2b00      	cmp	r3, #0
 8011876:	d018      	beq.n	80118aa <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8011878:	68fb      	ldr	r3, [r7, #12]
 801187a:	2b00      	cmp	r3, #0
 801187c:	d013      	beq.n	80118a6 <udp_input_local_match+0x42>
 801187e:	68fb      	ldr	r3, [r7, #12]
 8011880:	681b      	ldr	r3, [r3, #0]
 8011882:	2b00      	cmp	r3, #0
 8011884:	d00f      	beq.n	80118a6 <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8011886:	4b13      	ldr	r3, [pc, #76]	; (80118d4 <udp_input_local_match+0x70>)
 8011888:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801188a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801188e:	d00a      	beq.n	80118a6 <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8011890:	68fb      	ldr	r3, [r7, #12]
 8011892:	681a      	ldr	r2, [r3, #0]
 8011894:	4b0f      	ldr	r3, [pc, #60]	; (80118d4 <udp_input_local_match+0x70>)
 8011896:	695b      	ldr	r3, [r3, #20]
 8011898:	405a      	eors	r2, r3
 801189a:	68bb      	ldr	r3, [r7, #8]
 801189c:	3308      	adds	r3, #8
 801189e:	681b      	ldr	r3, [r3, #0]
 80118a0:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d110      	bne.n	80118c8 <udp_input_local_match+0x64>
          return 1;
 80118a6:	2301      	movs	r3, #1
 80118a8:	e00f      	b.n	80118ca <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	d009      	beq.n	80118c4 <udp_input_local_match+0x60>
 80118b0:	68fb      	ldr	r3, [r7, #12]
 80118b2:	681b      	ldr	r3, [r3, #0]
 80118b4:	2b00      	cmp	r3, #0
 80118b6:	d005      	beq.n	80118c4 <udp_input_local_match+0x60>
 80118b8:	68fb      	ldr	r3, [r7, #12]
 80118ba:	681a      	ldr	r2, [r3, #0]
 80118bc:	4b05      	ldr	r3, [pc, #20]	; (80118d4 <udp_input_local_match+0x70>)
 80118be:	695b      	ldr	r3, [r3, #20]
 80118c0:	429a      	cmp	r2, r3
 80118c2:	d101      	bne.n	80118c8 <udp_input_local_match+0x64>
      return 1;
 80118c4:	2301      	movs	r3, #1
 80118c6:	e000      	b.n	80118ca <udp_input_local_match+0x66>
    }
  }

  return 0;
 80118c8:	2300      	movs	r3, #0
}
 80118ca:	4618      	mov	r0, r3
 80118cc:	3714      	adds	r7, #20
 80118ce:	46bd      	mov	sp, r7
 80118d0:	bc80      	pop	{r7}
 80118d2:	4770      	bx	lr
 80118d4:	200046f0 	.word	0x200046f0

080118d8 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 80118d8:	b590      	push	{r4, r7, lr}
 80118da:	b08d      	sub	sp, #52	; 0x34
 80118dc:	af02      	add	r7, sp, #8
 80118de:	6078      	str	r0, [r7, #4]
 80118e0:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80118e2:	2300      	movs	r3, #0
 80118e4:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	895b      	ldrh	r3, [r3, #10]
 80118ea:	2b07      	cmp	r3, #7
 80118ec:	d803      	bhi.n	80118f6 <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80118ee:	6878      	ldr	r0, [r7, #4]
 80118f0:	f7ff fc50 	bl	8011194 <pbuf_free>
    goto end;
 80118f4:	e0c6      	b.n	8011a84 <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	685b      	ldr	r3, [r3, #4]
 80118fa:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80118fc:	4b63      	ldr	r3, [pc, #396]	; (8011a8c <udp_input+0x1b4>)
 80118fe:	695a      	ldr	r2, [r3, #20]
 8011900:	4b62      	ldr	r3, [pc, #392]	; (8011a8c <udp_input+0x1b4>)
 8011902:	681b      	ldr	r3, [r3, #0]
 8011904:	4619      	mov	r1, r3
 8011906:	4610      	mov	r0, r2
 8011908:	f001 fe2e 	bl	8013568 <ip4_addr_isbroadcast_u32>
 801190c:	4603      	mov	r3, r0
 801190e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8011910:	697b      	ldr	r3, [r7, #20]
 8011912:	881b      	ldrh	r3, [r3, #0]
 8011914:	b29b      	uxth	r3, r3
 8011916:	4618      	mov	r0, r3
 8011918:	f7fe fb66 	bl	800ffe8 <lwip_htons>
 801191c:	4603      	mov	r3, r0
 801191e:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8011920:	697b      	ldr	r3, [r7, #20]
 8011922:	885b      	ldrh	r3, [r3, #2]
 8011924:	b29b      	uxth	r3, r3
 8011926:	4618      	mov	r0, r3
 8011928:	f7fe fb5e 	bl	800ffe8 <lwip_htons>
 801192c:	4603      	mov	r3, r0
 801192e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8011930:	2300      	movs	r3, #0
 8011932:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8011934:	2300      	movs	r3, #0
 8011936:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8011938:	2300      	movs	r3, #0
 801193a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801193c:	4b54      	ldr	r3, [pc, #336]	; (8011a90 <udp_input+0x1b8>)
 801193e:	681b      	ldr	r3, [r3, #0]
 8011940:	627b      	str	r3, [r7, #36]	; 0x24
 8011942:	e03b      	b.n	80119bc <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8011944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011946:	8a5b      	ldrh	r3, [r3, #18]
 8011948:	89fa      	ldrh	r2, [r7, #14]
 801194a:	429a      	cmp	r2, r3
 801194c:	d131      	bne.n	80119b2 <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801194e:	7cfb      	ldrb	r3, [r7, #19]
 8011950:	461a      	mov	r2, r3
 8011952:	6839      	ldr	r1, [r7, #0]
 8011954:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011956:	f7ff ff85 	bl	8011864 <udp_input_local_match>
 801195a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801195c:	2b00      	cmp	r3, #0
 801195e:	d028      	beq.n	80119b2 <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 8011960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011962:	7c1b      	ldrb	r3, [r3, #16]
 8011964:	f003 0304 	and.w	r3, r3, #4
 8011968:	2b00      	cmp	r3, #0
 801196a:	d104      	bne.n	8011976 <udp_input+0x9e>
 801196c:	69fb      	ldr	r3, [r7, #28]
 801196e:	2b00      	cmp	r3, #0
 8011970:	d101      	bne.n	8011976 <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 8011972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011974:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8011976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011978:	8a9b      	ldrh	r3, [r3, #20]
 801197a:	8a3a      	ldrh	r2, [r7, #16]
 801197c:	429a      	cmp	r2, r3
 801197e:	d118      	bne.n	80119b2 <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8011980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011982:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8011984:	2b00      	cmp	r3, #0
 8011986:	d005      	beq.n	8011994 <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8011988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801198a:	685a      	ldr	r2, [r3, #4]
 801198c:	4b3f      	ldr	r3, [pc, #252]	; (8011a8c <udp_input+0x1b4>)
 801198e:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8011990:	429a      	cmp	r2, r3
 8011992:	d10e      	bne.n	80119b2 <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8011994:	6a3b      	ldr	r3, [r7, #32]
 8011996:	2b00      	cmp	r3, #0
 8011998:	d014      	beq.n	80119c4 <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801199a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801199c:	68da      	ldr	r2, [r3, #12]
 801199e:	6a3b      	ldr	r3, [r7, #32]
 80119a0:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80119a2:	4b3b      	ldr	r3, [pc, #236]	; (8011a90 <udp_input+0x1b8>)
 80119a4:	681a      	ldr	r2, [r3, #0]
 80119a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119a8:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80119aa:	4a39      	ldr	r2, [pc, #228]	; (8011a90 <udp_input+0x1b8>)
 80119ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119ae:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80119b0:	e008      	b.n	80119c4 <udp_input+0xec>
      }
    }

    prev = pcb;
 80119b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119b4:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80119b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119b8:	68db      	ldr	r3, [r3, #12]
 80119ba:	627b      	str	r3, [r7, #36]	; 0x24
 80119bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119be:	2b00      	cmp	r3, #0
 80119c0:	d1c0      	bne.n	8011944 <udp_input+0x6c>
 80119c2:	e000      	b.n	80119c6 <udp_input+0xee>
        break;
 80119c4:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80119c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	d101      	bne.n	80119d0 <udp_input+0xf8>
    pcb = uncon_pcb;
 80119cc:	69fb      	ldr	r3, [r7, #28]
 80119ce:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80119d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119d2:	2b00      	cmp	r3, #0
 80119d4:	d002      	beq.n	80119dc <udp_input+0x104>
    for_us = 1;
 80119d6:	2301      	movs	r3, #1
 80119d8:	76fb      	strb	r3, [r7, #27]
 80119da:	e00a      	b.n	80119f2 <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80119dc:	683b      	ldr	r3, [r7, #0]
 80119de:	3304      	adds	r3, #4
 80119e0:	681a      	ldr	r2, [r3, #0]
 80119e2:	4b2a      	ldr	r3, [pc, #168]	; (8011a8c <udp_input+0x1b4>)
 80119e4:	695b      	ldr	r3, [r3, #20]
 80119e6:	429a      	cmp	r2, r3
 80119e8:	bf0c      	ite	eq
 80119ea:	2301      	moveq	r3, #1
 80119ec:	2300      	movne	r3, #0
 80119ee:	b2db      	uxtb	r3, r3
 80119f0:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80119f2:	7efb      	ldrb	r3, [r7, #27]
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	d042      	beq.n	8011a7e <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 80119f8:	f06f 0107 	mvn.w	r1, #7
 80119fc:	6878      	ldr	r0, [r7, #4]
 80119fe:	f7ff fba5 	bl	801114c <pbuf_header>
 8011a02:	4603      	mov	r3, r0
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	d00a      	beq.n	8011a1e <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 8011a08:	4b22      	ldr	r3, [pc, #136]	; (8011a94 <udp_input+0x1bc>)
 8011a0a:	f240 1255 	movw	r2, #341	; 0x155
 8011a0e:	4922      	ldr	r1, [pc, #136]	; (8011a98 <udp_input+0x1c0>)
 8011a10:	4822      	ldr	r0, [pc, #136]	; (8011a9c <udp_input+0x1c4>)
 8011a12:	f004 f973 	bl	8015cfc <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8011a16:	6878      	ldr	r0, [r7, #4]
 8011a18:	f7ff fbbc 	bl	8011194 <pbuf_free>
      goto end;
 8011a1c:	e032      	b.n	8011a84 <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 8011a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	d012      	beq.n	8011a4a <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8011a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a26:	699b      	ldr	r3, [r3, #24]
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d00a      	beq.n	8011a42 <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8011a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a2e:	699c      	ldr	r4, [r3, #24]
 8011a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a32:	69d8      	ldr	r0, [r3, #28]
 8011a34:	8a3b      	ldrh	r3, [r7, #16]
 8011a36:	9300      	str	r3, [sp, #0]
 8011a38:	4b19      	ldr	r3, [pc, #100]	; (8011aa0 <udp_input+0x1c8>)
 8011a3a:	687a      	ldr	r2, [r7, #4]
 8011a3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011a3e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8011a40:	e021      	b.n	8011a86 <udp_input+0x1ae>
        pbuf_free(p);
 8011a42:	6878      	ldr	r0, [r7, #4]
 8011a44:	f7ff fba6 	bl	8011194 <pbuf_free>
        goto end;
 8011a48:	e01c      	b.n	8011a84 <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8011a4a:	7cfb      	ldrb	r3, [r7, #19]
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d112      	bne.n	8011a76 <udp_input+0x19e>
 8011a50:	4b0e      	ldr	r3, [pc, #56]	; (8011a8c <udp_input+0x1b4>)
 8011a52:	695b      	ldr	r3, [r3, #20]
 8011a54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011a58:	2be0      	cmp	r3, #224	; 0xe0
 8011a5a:	d00c      	beq.n	8011a76 <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8011a5c:	4b0b      	ldr	r3, [pc, #44]	; (8011a8c <udp_input+0x1b4>)
 8011a5e:	899b      	ldrh	r3, [r3, #12]
 8011a60:	3308      	adds	r3, #8
 8011a62:	b29b      	uxth	r3, r3
 8011a64:	b21b      	sxth	r3, r3
 8011a66:	4619      	mov	r1, r3
 8011a68:	6878      	ldr	r0, [r7, #4]
 8011a6a:	f7ff fb81 	bl	8011170 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8011a6e:	2103      	movs	r1, #3
 8011a70:	6878      	ldr	r0, [r7, #4]
 8011a72:	f001 fa7f 	bl	8012f74 <icmp_dest_unreach>
      pbuf_free(p);
 8011a76:	6878      	ldr	r0, [r7, #4]
 8011a78:	f7ff fb8c 	bl	8011194 <pbuf_free>
  return;
 8011a7c:	e003      	b.n	8011a86 <udp_input+0x1ae>
    pbuf_free(p);
 8011a7e:	6878      	ldr	r0, [r7, #4]
 8011a80:	f7ff fb88 	bl	8011194 <pbuf_free>
  return;
 8011a84:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8011a86:	372c      	adds	r7, #44	; 0x2c
 8011a88:	46bd      	mov	sp, r7
 8011a8a:	bd90      	pop	{r4, r7, pc}
 8011a8c:	200046f0 	.word	0x200046f0
 8011a90:	20007724 	.word	0x20007724
 8011a94:	080188e0 	.word	0x080188e0
 8011a98:	08018910 	.word	0x08018910
 8011a9c:	08018924 	.word	0x08018924
 8011aa0:	20004700 	.word	0x20004700

08011aa4 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 8011aa4:	b580      	push	{r7, lr}
 8011aa6:	b082      	sub	sp, #8
 8011aa8:	af00      	add	r7, sp, #0
 8011aaa:	6078      	str	r0, [r7, #4]
 8011aac:	6039      	str	r1, [r7, #0]
  if ((pcb == NULL) || IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	2b00      	cmp	r3, #0
 8011ab2:	d102      	bne.n	8011aba <udp_send+0x16>
    return ERR_VAL;
 8011ab4:	f06f 0305 	mvn.w	r3, #5
 8011ab8:	e008      	b.n	8011acc <udp_send+0x28>
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 8011aba:	687b      	ldr	r3, [r7, #4]
 8011abc:	1d1a      	adds	r2, r3, #4
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	8a9b      	ldrh	r3, [r3, #20]
 8011ac2:	6839      	ldr	r1, [r7, #0]
 8011ac4:	6878      	ldr	r0, [r7, #4]
 8011ac6:	f000 f805 	bl	8011ad4 <udp_sendto>
 8011aca:	4603      	mov	r3, r0
}
 8011acc:	4618      	mov	r0, r3
 8011ace:	3708      	adds	r7, #8
 8011ad0:	46bd      	mov	sp, r7
 8011ad2:	bd80      	pop	{r7, pc}

08011ad4 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port)
{
 8011ad4:	b580      	push	{r7, lr}
 8011ad6:	b088      	sub	sp, #32
 8011ad8:	af02      	add	r7, sp, #8
 8011ada:	60f8      	str	r0, [r7, #12]
 8011adc:	60b9      	str	r1, [r7, #8]
 8011ade:	607a      	str	r2, [r7, #4]
 8011ae0:	807b      	strh	r3, [r7, #2]
udp_sendto_chksum(struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *dst_ip,
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;
  const ip_addr_t *dst_ip_route = dst_ip;
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	617b      	str	r3, [r7, #20]

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 8011ae6:	68fb      	ldr	r3, [r7, #12]
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	d002      	beq.n	8011af2 <udp_sendto+0x1e>
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	2b00      	cmp	r3, #0
 8011af0:	d102      	bne.n	8011af8 <udp_sendto+0x24>
    return ERR_VAL;
 8011af2:	f06f 0305 	mvn.w	r3, #5
 8011af6:	e013      	b.n	8011b20 <udp_sendto+0x4c>
  /* find the outgoing network interface for this packet */
  if(IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    /* Don't call ip_route() with IP_ANY_TYPE */
    netif = ip_route(IP46_ADDR_ANY(IP_GET_TYPE(dst_ip_route)), dst_ip_route);
  } else {
    netif = ip_route(&pcb->local_ip, dst_ip_route);
 8011af8:	6978      	ldr	r0, [r7, #20]
 8011afa:	f001 fac3 	bl	8013084 <ip4_route>
 8011afe:	6138      	str	r0, [r7, #16]
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 8011b00:	693b      	ldr	r3, [r7, #16]
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	d102      	bne.n	8011b0c <udp_sendto+0x38>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8011b06:	f06f 0303 	mvn.w	r3, #3
 8011b0a:	e009      	b.n	8011b20 <udp_sendto+0x4c>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 8011b0c:	887a      	ldrh	r2, [r7, #2]
 8011b0e:	693b      	ldr	r3, [r7, #16]
 8011b10:	9300      	str	r3, [sp, #0]
 8011b12:	4613      	mov	r3, r2
 8011b14:	687a      	ldr	r2, [r7, #4]
 8011b16:	68b9      	ldr	r1, [r7, #8]
 8011b18:	68f8      	ldr	r0, [r7, #12]
 8011b1a:	f000 f805 	bl	8011b28 <udp_sendto_if>
 8011b1e:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8011b20:	4618      	mov	r0, r3
 8011b22:	3718      	adds	r7, #24
 8011b24:	46bd      	mov	sp, r7
 8011b26:	bd80      	pop	{r7, pc}

08011b28 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8011b28:	b580      	push	{r7, lr}
 8011b2a:	b088      	sub	sp, #32
 8011b2c:	af02      	add	r7, sp, #8
 8011b2e:	60f8      	str	r0, [r7, #12]
 8011b30:	60b9      	str	r1, [r7, #8]
 8011b32:	607a      	str	r2, [r7, #4]
 8011b34:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 8011b36:	68fb      	ldr	r3, [r7, #12]
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	d002      	beq.n	8011b42 <udp_sendto_if+0x1a>
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	2b00      	cmp	r3, #0
 8011b40:	d102      	bne.n	8011b48 <udp_sendto_if+0x20>
    return ERR_VAL;
 8011b42:	f06f 0305 	mvn.w	r3, #5
 8011b46:	e028      	b.n	8011b9a <udp_sendto_if+0x72>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8011b48:	68fb      	ldr	r3, [r7, #12]
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d009      	beq.n	8011b62 <udp_sendto_if+0x3a>
 8011b4e:	68fb      	ldr	r3, [r7, #12]
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	2b00      	cmp	r3, #0
 8011b54:	d005      	beq.n	8011b62 <udp_sendto_if+0x3a>
      ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8011b56:	68fb      	ldr	r3, [r7, #12]
 8011b58:	681b      	ldr	r3, [r3, #0]
 8011b5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8011b5e:	2be0      	cmp	r3, #224	; 0xe0
 8011b60:	d103      	bne.n	8011b6a <udp_sendto_if+0x42>
    /* if the local_ip is any or multicast
     * use the outgoing network interface IP address as source address */
    src_ip = netif_ip_addr4(netif);
 8011b62:	6a3b      	ldr	r3, [r7, #32]
 8011b64:	3304      	adds	r3, #4
 8011b66:	617b      	str	r3, [r7, #20]
 8011b68:	e00b      	b.n	8011b82 <udp_sendto_if+0x5a>
  } else {
    /* check if UDP PCB local IP address is correct
     * this could be an old address if netif->ip_addr has changed */
    if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8011b6a:	68fb      	ldr	r3, [r7, #12]
 8011b6c:	681a      	ldr	r2, [r3, #0]
 8011b6e:	6a3b      	ldr	r3, [r7, #32]
 8011b70:	3304      	adds	r3, #4
 8011b72:	681b      	ldr	r3, [r3, #0]
 8011b74:	429a      	cmp	r2, r3
 8011b76:	d002      	beq.n	8011b7e <udp_sendto_if+0x56>
      /* local_ip doesn't match, drop the packet */
      return ERR_RTE;
 8011b78:	f06f 0303 	mvn.w	r3, #3
 8011b7c:	e00d      	b.n	8011b9a <udp_sendto_if+0x72>
    }
    /* use UDP PCB local IP address as source address */
    src_ip = &pcb->local_ip;
 8011b7e:	68fb      	ldr	r3, [r7, #12]
 8011b80:	617b      	str	r3, [r7, #20]
  }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8011b82:	887a      	ldrh	r2, [r7, #2]
 8011b84:	697b      	ldr	r3, [r7, #20]
 8011b86:	9301      	str	r3, [sp, #4]
 8011b88:	6a3b      	ldr	r3, [r7, #32]
 8011b8a:	9300      	str	r3, [sp, #0]
 8011b8c:	4613      	mov	r3, r2
 8011b8e:	687a      	ldr	r2, [r7, #4]
 8011b90:	68b9      	ldr	r1, [r7, #8]
 8011b92:	68f8      	ldr	r0, [r7, #12]
 8011b94:	f000 f806 	bl	8011ba4 <udp_sendto_if_src>
 8011b98:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8011b9a:	4618      	mov	r0, r3
 8011b9c:	3718      	adds	r7, #24
 8011b9e:	46bd      	mov	sp, r7
 8011ba0:	bd80      	pop	{r7, pc}
	...

08011ba4 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8011ba4:	b580      	push	{r7, lr}
 8011ba6:	b08c      	sub	sp, #48	; 0x30
 8011ba8:	af04      	add	r7, sp, #16
 8011baa:	60f8      	str	r0, [r7, #12]
 8011bac:	60b9      	str	r1, [r7, #8]
 8011bae:	607a      	str	r2, [r7, #4]
 8011bb0:	807b      	strh	r3, [r7, #2]
  err_t err;
  struct pbuf *q; /* q will be sent down the stack */
  u8_t ip_proto;
  u8_t ttl;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, src_ip) ||
 8011bb2:	68fb      	ldr	r3, [r7, #12]
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	d002      	beq.n	8011bbe <udp_sendto_if_src+0x1a>
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	2b00      	cmp	r3, #0
 8011bbc:	d102      	bne.n	8011bc4 <udp_sendto_if_src+0x20>
      !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
    return ERR_VAL;
 8011bbe:	f06f 0305 	mvn.w	r3, #5
 8011bc2:	e07e      	b.n	8011cc2 <udp_sendto_if_src+0x11e>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	8a5b      	ldrh	r3, [r3, #18]
 8011bc8:	2b00      	cmp	r3, #0
 8011bca:	d10f      	bne.n	8011bec <udp_sendto_if_src+0x48>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8011bcc:	68f9      	ldr	r1, [r7, #12]
 8011bce:	68fb      	ldr	r3, [r7, #12]
 8011bd0:	8a5b      	ldrh	r3, [r3, #18]
 8011bd2:	461a      	mov	r2, r3
 8011bd4:	68f8      	ldr	r0, [r7, #12]
 8011bd6:	f000 f87f 	bl	8011cd8 <udp_bind>
 8011bda:	4603      	mov	r3, r0
 8011bdc:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8011bde:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	d002      	beq.n	8011bec <udp_sendto_if_src+0x48>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8011be6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8011bea:	e06a      	b.n	8011cc2 <udp_sendto_if_src+0x11e>
    }
  }

  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_header(p, UDP_HLEN)) {
 8011bec:	2108      	movs	r1, #8
 8011bee:	68b8      	ldr	r0, [r7, #8]
 8011bf0:	f7ff faac 	bl	801114c <pbuf_header>
 8011bf4:	4603      	mov	r3, r0
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d014      	beq.n	8011c24 <udp_sendto_if_src+0x80>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8011bfa:	2200      	movs	r2, #0
 8011bfc:	2108      	movs	r1, #8
 8011bfe:	2001      	movs	r0, #1
 8011c00:	f7fe ff5a 	bl	8010ab8 <pbuf_alloc>
 8011c04:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8011c06:	69fb      	ldr	r3, [r7, #28]
 8011c08:	2b00      	cmp	r3, #0
 8011c0a:	d102      	bne.n	8011c12 <udp_sendto_if_src+0x6e>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8011c0c:	f04f 33ff 	mov.w	r3, #4294967295
 8011c10:	e057      	b.n	8011cc2 <udp_sendto_if_src+0x11e>
    }
    if (p->tot_len != 0) {
 8011c12:	68bb      	ldr	r3, [r7, #8]
 8011c14:	891b      	ldrh	r3, [r3, #8]
 8011c16:	2b00      	cmp	r3, #0
 8011c18:	d006      	beq.n	8011c28 <udp_sendto_if_src+0x84>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8011c1a:	68b9      	ldr	r1, [r7, #8]
 8011c1c:	69f8      	ldr	r0, [r7, #28]
 8011c1e:	f7ff fbdb 	bl	80113d8 <pbuf_chain>
 8011c22:	e001      	b.n	8011c28 <udp_sendto_if_src+0x84>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8011c24:	68bb      	ldr	r3, [r7, #8]
 8011c26:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8011c28:	69fb      	ldr	r3, [r7, #28]
 8011c2a:	895b      	ldrh	r3, [r3, #10]
 8011c2c:	2b07      	cmp	r3, #7
 8011c2e:	d806      	bhi.n	8011c3e <udp_sendto_if_src+0x9a>
 8011c30:	4b26      	ldr	r3, [pc, #152]	; (8011ccc <udp_sendto_if_src+0x128>)
 8011c32:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8011c36:	4926      	ldr	r1, [pc, #152]	; (8011cd0 <udp_sendto_if_src+0x12c>)
 8011c38:	4826      	ldr	r0, [pc, #152]	; (8011cd4 <udp_sendto_if_src+0x130>)
 8011c3a:	f004 f85f 	bl	8015cfc <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8011c3e:	69fb      	ldr	r3, [r7, #28]
 8011c40:	685b      	ldr	r3, [r3, #4]
 8011c42:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8011c44:	68fb      	ldr	r3, [r7, #12]
 8011c46:	8a5b      	ldrh	r3, [r3, #18]
 8011c48:	4618      	mov	r0, r3
 8011c4a:	f7fe f9cd 	bl	800ffe8 <lwip_htons>
 8011c4e:	4603      	mov	r3, r0
 8011c50:	461a      	mov	r2, r3
 8011c52:	697b      	ldr	r3, [r7, #20]
 8011c54:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8011c56:	887b      	ldrh	r3, [r7, #2]
 8011c58:	4618      	mov	r0, r3
 8011c5a:	f7fe f9c5 	bl	800ffe8 <lwip_htons>
 8011c5e:	4603      	mov	r3, r0
 8011c60:	461a      	mov	r2, r3
 8011c62:	697b      	ldr	r3, [r7, #20]
 8011c64:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8011c66:	697b      	ldr	r3, [r7, #20]
 8011c68:	2200      	movs	r2, #0
 8011c6a:	719a      	strb	r2, [r3, #6]
 8011c6c:	2200      	movs	r2, #0
 8011c6e:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8011c70:	69fb      	ldr	r3, [r7, #28]
 8011c72:	891b      	ldrh	r3, [r3, #8]
 8011c74:	4618      	mov	r0, r3
 8011c76:	f7fe f9b7 	bl	800ffe8 <lwip_htons>
 8011c7a:	4603      	mov	r3, r0
 8011c7c:	461a      	mov	r2, r3
 8011c7e:	697b      	ldr	r3, [r7, #20]
 8011c80:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8011c82:	2311      	movs	r3, #17
 8011c84:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8011c86:	68fb      	ldr	r3, [r7, #12]
 8011c88:	7a9b      	ldrb	r3, [r3, #10]
 8011c8a:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8011c8c:	68fb      	ldr	r3, [r7, #12]
 8011c8e:	7a5b      	ldrb	r3, [r3, #9]
 8011c90:	7cb9      	ldrb	r1, [r7, #18]
 8011c92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011c94:	9202      	str	r2, [sp, #8]
 8011c96:	7cfa      	ldrb	r2, [r7, #19]
 8011c98:	9201      	str	r2, [sp, #4]
 8011c9a:	9300      	str	r3, [sp, #0]
 8011c9c:	460b      	mov	r3, r1
 8011c9e:	687a      	ldr	r2, [r7, #4]
 8011ca0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011ca2:	69f8      	ldr	r0, [r7, #28]
 8011ca4:	f001 fbb8 	bl	8013418 <ip4_output_if_src>
 8011ca8:	4603      	mov	r3, r0
 8011caa:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8011cac:	69fa      	ldr	r2, [r7, #28]
 8011cae:	68bb      	ldr	r3, [r7, #8]
 8011cb0:	429a      	cmp	r2, r3
 8011cb2:	d004      	beq.n	8011cbe <udp_sendto_if_src+0x11a>
    /* free the header pbuf */
    pbuf_free(q);
 8011cb4:	69f8      	ldr	r0, [r7, #28]
 8011cb6:	f7ff fa6d 	bl	8011194 <pbuf_free>
    q = NULL;
 8011cba:	2300      	movs	r3, #0
 8011cbc:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 8011cbe:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8011cc2:	4618      	mov	r0, r3
 8011cc4:	3720      	adds	r7, #32
 8011cc6:	46bd      	mov	sp, r7
 8011cc8:	bd80      	pop	{r7, pc}
 8011cca:	bf00      	nop
 8011ccc:	080188e0 	.word	0x080188e0
 8011cd0:	0801894c 	.word	0x0801894c
 8011cd4:	08018924 	.word	0x08018924

08011cd8 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8011cd8:	b580      	push	{r7, lr}
 8011cda:	b086      	sub	sp, #24
 8011cdc:	af00      	add	r7, sp, #0
 8011cde:	60f8      	str	r0, [r7, #12]
 8011ce0:	60b9      	str	r1, [r7, #8]
 8011ce2:	4613      	mov	r3, r2
 8011ce4:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;
  u8_t rebind;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8011ce6:	68bb      	ldr	r3, [r7, #8]
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	d101      	bne.n	8011cf0 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8011cec:	4b30      	ldr	r3, [pc, #192]	; (8011db0 <udp_bind+0xd8>)
 8011cee:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 8011cf0:	68fb      	ldr	r3, [r7, #12]
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	d002      	beq.n	8011cfc <udp_bind+0x24>
 8011cf6:	68bb      	ldr	r3, [r7, #8]
 8011cf8:	2b00      	cmp	r3, #0
 8011cfa:	d102      	bne.n	8011d02 <udp_bind+0x2a>
    return ERR_VAL;
 8011cfc:	f06f 0305 	mvn.w	r3, #5
 8011d00:	e052      	b.n	8011da8 <udp_bind+0xd0>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8011d02:	2300      	movs	r3, #0
 8011d04:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8011d06:	4b2b      	ldr	r3, [pc, #172]	; (8011db4 <udp_bind+0xdc>)
 8011d08:	681b      	ldr	r3, [r3, #0]
 8011d0a:	617b      	str	r3, [r7, #20]
 8011d0c:	e009      	b.n	8011d22 <udp_bind+0x4a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8011d0e:	68fa      	ldr	r2, [r7, #12]
 8011d10:	697b      	ldr	r3, [r7, #20]
 8011d12:	429a      	cmp	r2, r3
 8011d14:	d102      	bne.n	8011d1c <udp_bind+0x44>
      rebind = 1;
 8011d16:	2301      	movs	r3, #1
 8011d18:	74fb      	strb	r3, [r7, #19]
      break;
 8011d1a:	e005      	b.n	8011d28 <udp_bind+0x50>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8011d1c:	697b      	ldr	r3, [r7, #20]
 8011d1e:	68db      	ldr	r3, [r3, #12]
 8011d20:	617b      	str	r3, [r7, #20]
 8011d22:	697b      	ldr	r3, [r7, #20]
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	d1f2      	bne.n	8011d0e <udp_bind+0x36>
    }
  }

  /* no port specified? */
  if (port == 0) {
 8011d28:	88fb      	ldrh	r3, [r7, #6]
 8011d2a:	2b00      	cmp	r3, #0
 8011d2c:	d109      	bne.n	8011d42 <udp_bind+0x6a>
    port = udp_new_port();
 8011d2e:	f7ff fd61 	bl	80117f4 <udp_new_port>
 8011d32:	4603      	mov	r3, r0
 8011d34:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8011d36:	88fb      	ldrh	r3, [r7, #6]
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d11e      	bne.n	8011d7a <udp_bind+0xa2>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8011d3c:	f06f 0307 	mvn.w	r3, #7
 8011d40:	e032      	b.n	8011da8 <udp_bind+0xd0>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8011d42:	4b1c      	ldr	r3, [pc, #112]	; (8011db4 <udp_bind+0xdc>)
 8011d44:	681b      	ldr	r3, [r3, #0]
 8011d46:	617b      	str	r3, [r7, #20]
 8011d48:	e014      	b.n	8011d74 <udp_bind+0x9c>
      if (pcb != ipcb) {
 8011d4a:	68fa      	ldr	r2, [r7, #12]
 8011d4c:	697b      	ldr	r3, [r7, #20]
 8011d4e:	429a      	cmp	r2, r3
 8011d50:	d00d      	beq.n	8011d6e <udp_bind+0x96>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8011d52:	697b      	ldr	r3, [r7, #20]
 8011d54:	8a5b      	ldrh	r3, [r3, #18]
 8011d56:	88fa      	ldrh	r2, [r7, #6]
 8011d58:	429a      	cmp	r2, r3
 8011d5a:	d108      	bne.n	8011d6e <udp_bind+0x96>
              /* IP address matches? */
              ip_addr_cmp(&ipcb->local_ip, ipaddr)) {
 8011d5c:	697b      	ldr	r3, [r7, #20]
 8011d5e:	681a      	ldr	r2, [r3, #0]
 8011d60:	68bb      	ldr	r3, [r7, #8]
 8011d62:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8011d64:	429a      	cmp	r2, r3
 8011d66:	d102      	bne.n	8011d6e <udp_bind+0x96>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8011d68:	f06f 0307 	mvn.w	r3, #7
 8011d6c:	e01c      	b.n	8011da8 <udp_bind+0xd0>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8011d6e:	697b      	ldr	r3, [r7, #20]
 8011d70:	68db      	ldr	r3, [r3, #12]
 8011d72:	617b      	str	r3, [r7, #20]
 8011d74:	697b      	ldr	r3, [r7, #20]
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d1e7      	bne.n	8011d4a <udp_bind+0x72>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8011d7a:	68bb      	ldr	r3, [r7, #8]
 8011d7c:	2b00      	cmp	r3, #0
 8011d7e:	d002      	beq.n	8011d86 <udp_bind+0xae>
 8011d80:	68bb      	ldr	r3, [r7, #8]
 8011d82:	681b      	ldr	r3, [r3, #0]
 8011d84:	e000      	b.n	8011d88 <udp_bind+0xb0>
 8011d86:	2300      	movs	r3, #0
 8011d88:	68fa      	ldr	r2, [r7, #12]
 8011d8a:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8011d8c:	68fb      	ldr	r3, [r7, #12]
 8011d8e:	88fa      	ldrh	r2, [r7, #6]
 8011d90:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8011d92:	7cfb      	ldrb	r3, [r7, #19]
 8011d94:	2b00      	cmp	r3, #0
 8011d96:	d106      	bne.n	8011da6 <udp_bind+0xce>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8011d98:	4b06      	ldr	r3, [pc, #24]	; (8011db4 <udp_bind+0xdc>)
 8011d9a:	681a      	ldr	r2, [r3, #0]
 8011d9c:	68fb      	ldr	r3, [r7, #12]
 8011d9e:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8011da0:	4a04      	ldr	r2, [pc, #16]	; (8011db4 <udp_bind+0xdc>)
 8011da2:	68fb      	ldr	r3, [r7, #12]
 8011da4:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, &pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8011da6:	2300      	movs	r3, #0
}
 8011da8:	4618      	mov	r0, r3
 8011daa:	3718      	adds	r7, #24
 8011dac:	46bd      	mov	sp, r7
 8011dae:	bd80      	pop	{r7, pc}
 8011db0:	080191cc 	.word	0x080191cc
 8011db4:	20007724 	.word	0x20007724

08011db8 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8011db8:	b580      	push	{r7, lr}
 8011dba:	b086      	sub	sp, #24
 8011dbc:	af00      	add	r7, sp, #0
 8011dbe:	60f8      	str	r0, [r7, #12]
 8011dc0:	60b9      	str	r1, [r7, #8]
 8011dc2:	4613      	mov	r3, r2
 8011dc4:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  if ((pcb == NULL) || (ipaddr == NULL)) {
 8011dc6:	68fb      	ldr	r3, [r7, #12]
 8011dc8:	2b00      	cmp	r3, #0
 8011dca:	d002      	beq.n	8011dd2 <udp_connect+0x1a>
 8011dcc:	68bb      	ldr	r3, [r7, #8]
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d102      	bne.n	8011dd8 <udp_connect+0x20>
    return ERR_VAL;
 8011dd2:	f06f 0305 	mvn.w	r3, #5
 8011dd6:	e03e      	b.n	8011e56 <udp_connect+0x9e>
  }

  if (pcb->local_port == 0) {
 8011dd8:	68fb      	ldr	r3, [r7, #12]
 8011dda:	8a5b      	ldrh	r3, [r3, #18]
 8011ddc:	2b00      	cmp	r3, #0
 8011dde:	d10f      	bne.n	8011e00 <udp_connect+0x48>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8011de0:	68f9      	ldr	r1, [r7, #12]
 8011de2:	68fb      	ldr	r3, [r7, #12]
 8011de4:	8a5b      	ldrh	r3, [r3, #18]
 8011de6:	461a      	mov	r2, r3
 8011de8:	68f8      	ldr	r0, [r7, #12]
 8011dea:	f7ff ff75 	bl	8011cd8 <udp_bind>
 8011dee:	4603      	mov	r3, r0
 8011df0:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 8011df2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d002      	beq.n	8011e00 <udp_connect+0x48>
      return err;
 8011dfa:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011dfe:	e02a      	b.n	8011e56 <udp_connect+0x9e>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 8011e00:	68bb      	ldr	r3, [r7, #8]
 8011e02:	2b00      	cmp	r3, #0
 8011e04:	d002      	beq.n	8011e0c <udp_connect+0x54>
 8011e06:	68bb      	ldr	r3, [r7, #8]
 8011e08:	681b      	ldr	r3, [r3, #0]
 8011e0a:	e000      	b.n	8011e0e <udp_connect+0x56>
 8011e0c:	2300      	movs	r3, #0
 8011e0e:	68fa      	ldr	r2, [r7, #12]
 8011e10:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 8011e12:	68fb      	ldr	r3, [r7, #12]
 8011e14:	88fa      	ldrh	r2, [r7, #6]
 8011e16:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 8011e18:	68fb      	ldr	r3, [r7, #12]
 8011e1a:	7c1b      	ldrb	r3, [r3, #16]
 8011e1c:	f043 0304 	orr.w	r3, r3, #4
 8011e20:	b2da      	uxtb	r2, r3
 8011e22:	68fb      	ldr	r3, [r7, #12]
 8011e24:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                      &pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8011e26:	4b0e      	ldr	r3, [pc, #56]	; (8011e60 <udp_connect+0xa8>)
 8011e28:	681b      	ldr	r3, [r3, #0]
 8011e2a:	617b      	str	r3, [r7, #20]
 8011e2c:	e008      	b.n	8011e40 <udp_connect+0x88>
    if (pcb == ipcb) {
 8011e2e:	68fa      	ldr	r2, [r7, #12]
 8011e30:	697b      	ldr	r3, [r7, #20]
 8011e32:	429a      	cmp	r2, r3
 8011e34:	d101      	bne.n	8011e3a <udp_connect+0x82>
      /* already on the list, just return */
      return ERR_OK;
 8011e36:	2300      	movs	r3, #0
 8011e38:	e00d      	b.n	8011e56 <udp_connect+0x9e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8011e3a:	697b      	ldr	r3, [r7, #20]
 8011e3c:	68db      	ldr	r3, [r3, #12]
 8011e3e:	617b      	str	r3, [r7, #20]
 8011e40:	697b      	ldr	r3, [r7, #20]
 8011e42:	2b00      	cmp	r3, #0
 8011e44:	d1f3      	bne.n	8011e2e <udp_connect+0x76>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 8011e46:	4b06      	ldr	r3, [pc, #24]	; (8011e60 <udp_connect+0xa8>)
 8011e48:	681a      	ldr	r2, [r3, #0]
 8011e4a:	68fb      	ldr	r3, [r7, #12]
 8011e4c:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 8011e4e:	4a04      	ldr	r2, [pc, #16]	; (8011e60 <udp_connect+0xa8>)
 8011e50:	68fb      	ldr	r3, [r7, #12]
 8011e52:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 8011e54:	2300      	movs	r3, #0
}
 8011e56:	4618      	mov	r0, r3
 8011e58:	3718      	adds	r7, #24
 8011e5a:	46bd      	mov	sp, r7
 8011e5c:	bd80      	pop	{r7, pc}
 8011e5e:	bf00      	nop
 8011e60:	20007724 	.word	0x20007724

08011e64 <udp_disconnect>:
 *
 * @param pcb the udp pcb to disconnect.
 */
void
udp_disconnect(struct udp_pcb *pcb)
{
 8011e64:	b480      	push	{r7}
 8011e66:	b083      	sub	sp, #12
 8011e68:	af00      	add	r7, sp, #0
 8011e6a:	6078      	str	r0, [r7, #4]
#if LWIP_IPV4 && LWIP_IPV6
  if (IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    ip_addr_copy(pcb->remote_ip, *IP_ANY_TYPE);
  } else {
#endif
    ip_addr_set_any(IP_IS_V6_VAL(pcb->remote_ip), &pcb->remote_ip);
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	2200      	movs	r2, #0
 8011e70:	605a      	str	r2, [r3, #4]
#if LWIP_IPV4 && LWIP_IPV6
  }
#endif
  pcb->remote_port = 0;
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	2200      	movs	r2, #0
 8011e76:	829a      	strh	r2, [r3, #20]
  /* mark PCB as unconnected */
  pcb->flags &= ~UDP_FLAGS_CONNECTED;
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	7c1b      	ldrb	r3, [r3, #16]
 8011e7c:	f023 0304 	bic.w	r3, r3, #4
 8011e80:	b2da      	uxtb	r2, r3
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	741a      	strb	r2, [r3, #16]
}
 8011e86:	bf00      	nop
 8011e88:	370c      	adds	r7, #12
 8011e8a:	46bd      	mov	sp, r7
 8011e8c:	bc80      	pop	{r7}
 8011e8e:	4770      	bx	lr

08011e90 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8011e90:	b480      	push	{r7}
 8011e92:	b085      	sub	sp, #20
 8011e94:	af00      	add	r7, sp, #0
 8011e96:	60f8      	str	r0, [r7, #12]
 8011e98:	60b9      	str	r1, [r7, #8]
 8011e9a:	607a      	str	r2, [r7, #4]
  /* remember recv() callback and user data */
  pcb->recv = recv;
 8011e9c:	68fb      	ldr	r3, [r7, #12]
 8011e9e:	68ba      	ldr	r2, [r7, #8]
 8011ea0:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8011ea2:	68fb      	ldr	r3, [r7, #12]
 8011ea4:	687a      	ldr	r2, [r7, #4]
 8011ea6:	61da      	str	r2, [r3, #28]
}
 8011ea8:	bf00      	nop
 8011eaa:	3714      	adds	r7, #20
 8011eac:	46bd      	mov	sp, r7
 8011eae:	bc80      	pop	{r7}
 8011eb0:	4770      	bx	lr

08011eb2 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8011eb2:	b580      	push	{r7, lr}
 8011eb4:	b082      	sub	sp, #8
 8011eb6:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8011eb8:	2000      	movs	r0, #0
 8011eba:	f7fe fc23 	bl	8010704 <memp_malloc>
 8011ebe:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	2b00      	cmp	r3, #0
 8011ec4:	d007      	beq.n	8011ed6 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8011ec6:	2220      	movs	r2, #32
 8011ec8:	2100      	movs	r1, #0
 8011eca:	6878      	ldr	r0, [r7, #4]
 8011ecc:	f003 fa18 	bl	8015300 <memset>
    pcb->ttl = UDP_TTL;
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	22ff      	movs	r2, #255	; 0xff
 8011ed4:	729a      	strb	r2, [r3, #10]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8011ed6:	687b      	ldr	r3, [r7, #4]
}
 8011ed8:	4618      	mov	r0, r3
 8011eda:	3708      	adds	r7, #8
 8011edc:	46bd      	mov	sp, r7
 8011ede:	bd80      	pop	{r7, pc}

08011ee0 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 8011ee0:	b480      	push	{r7}
 8011ee2:	b085      	sub	sp, #20
 8011ee4:	af00      	add	r7, sp, #0
 8011ee6:	6078      	str	r0, [r7, #4]
 8011ee8:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	d01e      	beq.n	8011f2e <udp_netif_ip_addr_changed+0x4e>
 8011ef0:	687b      	ldr	r3, [r7, #4]
 8011ef2:	681b      	ldr	r3, [r3, #0]
 8011ef4:	2b00      	cmp	r3, #0
 8011ef6:	d01a      	beq.n	8011f2e <udp_netif_ip_addr_changed+0x4e>
 8011ef8:	683b      	ldr	r3, [r7, #0]
 8011efa:	2b00      	cmp	r3, #0
 8011efc:	d017      	beq.n	8011f2e <udp_netif_ip_addr_changed+0x4e>
 8011efe:	683b      	ldr	r3, [r7, #0]
 8011f00:	681b      	ldr	r3, [r3, #0]
 8011f02:	2b00      	cmp	r3, #0
 8011f04:	d013      	beq.n	8011f2e <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8011f06:	4b0c      	ldr	r3, [pc, #48]	; (8011f38 <udp_netif_ip_addr_changed+0x58>)
 8011f08:	681b      	ldr	r3, [r3, #0]
 8011f0a:	60fb      	str	r3, [r7, #12]
 8011f0c:	e00c      	b.n	8011f28 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8011f0e:	68fb      	ldr	r3, [r7, #12]
 8011f10:	681a      	ldr	r2, [r3, #0]
 8011f12:	687b      	ldr	r3, [r7, #4]
 8011f14:	681b      	ldr	r3, [r3, #0]
 8011f16:	429a      	cmp	r2, r3
 8011f18:	d103      	bne.n	8011f22 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8011f1a:	683b      	ldr	r3, [r7, #0]
 8011f1c:	681a      	ldr	r2, [r3, #0]
 8011f1e:	68fb      	ldr	r3, [r7, #12]
 8011f20:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8011f22:	68fb      	ldr	r3, [r7, #12]
 8011f24:	68db      	ldr	r3, [r3, #12]
 8011f26:	60fb      	str	r3, [r7, #12]
 8011f28:	68fb      	ldr	r3, [r7, #12]
 8011f2a:	2b00      	cmp	r3, #0
 8011f2c:	d1ef      	bne.n	8011f0e <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8011f2e:	bf00      	nop
 8011f30:	3714      	adds	r7, #20
 8011f32:	46bd      	mov	sp, r7
 8011f34:	bc80      	pop	{r7}
 8011f36:	4770      	bx	lr
 8011f38:	20007724 	.word	0x20007724

08011f3c <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8011f3c:	b580      	push	{r7, lr}
 8011f3e:	b082      	sub	sp, #8
 8011f40:	af00      	add	r7, sp, #0
 8011f42:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8011f44:	4915      	ldr	r1, [pc, #84]	; (8011f9c <etharp_free_entry+0x60>)
 8011f46:	687a      	ldr	r2, [r7, #4]
 8011f48:	4613      	mov	r3, r2
 8011f4a:	005b      	lsls	r3, r3, #1
 8011f4c:	4413      	add	r3, r2
 8011f4e:	00db      	lsls	r3, r3, #3
 8011f50:	440b      	add	r3, r1
 8011f52:	681b      	ldr	r3, [r3, #0]
 8011f54:	2b00      	cmp	r3, #0
 8011f56:	d013      	beq.n	8011f80 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8011f58:	4910      	ldr	r1, [pc, #64]	; (8011f9c <etharp_free_entry+0x60>)
 8011f5a:	687a      	ldr	r2, [r7, #4]
 8011f5c:	4613      	mov	r3, r2
 8011f5e:	005b      	lsls	r3, r3, #1
 8011f60:	4413      	add	r3, r2
 8011f62:	00db      	lsls	r3, r3, #3
 8011f64:	440b      	add	r3, r1
 8011f66:	681b      	ldr	r3, [r3, #0]
 8011f68:	4618      	mov	r0, r3
 8011f6a:	f7ff f913 	bl	8011194 <pbuf_free>
    arp_table[i].q = NULL;
 8011f6e:	490b      	ldr	r1, [pc, #44]	; (8011f9c <etharp_free_entry+0x60>)
 8011f70:	687a      	ldr	r2, [r7, #4]
 8011f72:	4613      	mov	r3, r2
 8011f74:	005b      	lsls	r3, r3, #1
 8011f76:	4413      	add	r3, r2
 8011f78:	00db      	lsls	r3, r3, #3
 8011f7a:	440b      	add	r3, r1
 8011f7c:	2200      	movs	r2, #0
 8011f7e:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8011f80:	4906      	ldr	r1, [pc, #24]	; (8011f9c <etharp_free_entry+0x60>)
 8011f82:	687a      	ldr	r2, [r7, #4]
 8011f84:	4613      	mov	r3, r2
 8011f86:	005b      	lsls	r3, r3, #1
 8011f88:	4413      	add	r3, r2
 8011f8a:	00db      	lsls	r3, r3, #3
 8011f8c:	440b      	add	r3, r1
 8011f8e:	3314      	adds	r3, #20
 8011f90:	2200      	movs	r2, #0
 8011f92:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8011f94:	bf00      	nop
 8011f96:	3708      	adds	r7, #8
 8011f98:	46bd      	mov	sp, r7
 8011f9a:	bd80      	pop	{r7, pc}
 8011f9c:	200004dc 	.word	0x200004dc

08011fa0 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8011fa0:	b580      	push	{r7, lr}
 8011fa2:	b082      	sub	sp, #8
 8011fa4:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011fa6:	2300      	movs	r3, #0
 8011fa8:	71fb      	strb	r3, [r7, #7]
 8011faa:	e096      	b.n	80120da <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8011fac:	79fa      	ldrb	r2, [r7, #7]
 8011fae:	494f      	ldr	r1, [pc, #316]	; (80120ec <etharp_tmr+0x14c>)
 8011fb0:	4613      	mov	r3, r2
 8011fb2:	005b      	lsls	r3, r3, #1
 8011fb4:	4413      	add	r3, r2
 8011fb6:	00db      	lsls	r3, r3, #3
 8011fb8:	440b      	add	r3, r1
 8011fba:	3314      	adds	r3, #20
 8011fbc:	781b      	ldrb	r3, [r3, #0]
 8011fbe:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 8011fc0:	79bb      	ldrb	r3, [r7, #6]
 8011fc2:	2b00      	cmp	r3, #0
 8011fc4:	f000 8086 	beq.w	80120d4 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 8011fc8:	79fa      	ldrb	r2, [r7, #7]
 8011fca:	4948      	ldr	r1, [pc, #288]	; (80120ec <etharp_tmr+0x14c>)
 8011fcc:	4613      	mov	r3, r2
 8011fce:	005b      	lsls	r3, r3, #1
 8011fd0:	4413      	add	r3, r2
 8011fd2:	00db      	lsls	r3, r3, #3
 8011fd4:	440b      	add	r3, r1
 8011fd6:	3312      	adds	r3, #18
 8011fd8:	881b      	ldrh	r3, [r3, #0]
 8011fda:	3301      	adds	r3, #1
 8011fdc:	b298      	uxth	r0, r3
 8011fde:	4943      	ldr	r1, [pc, #268]	; (80120ec <etharp_tmr+0x14c>)
 8011fe0:	4613      	mov	r3, r2
 8011fe2:	005b      	lsls	r3, r3, #1
 8011fe4:	4413      	add	r3, r2
 8011fe6:	00db      	lsls	r3, r3, #3
 8011fe8:	440b      	add	r3, r1
 8011fea:	3312      	adds	r3, #18
 8011fec:	4602      	mov	r2, r0
 8011fee:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8011ff0:	79fa      	ldrb	r2, [r7, #7]
 8011ff2:	493e      	ldr	r1, [pc, #248]	; (80120ec <etharp_tmr+0x14c>)
 8011ff4:	4613      	mov	r3, r2
 8011ff6:	005b      	lsls	r3, r3, #1
 8011ff8:	4413      	add	r3, r2
 8011ffa:	00db      	lsls	r3, r3, #3
 8011ffc:	440b      	add	r3, r1
 8011ffe:	3312      	adds	r3, #18
 8012000:	881b      	ldrh	r3, [r3, #0]
 8012002:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8012006:	d215      	bcs.n	8012034 <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8012008:	79fa      	ldrb	r2, [r7, #7]
 801200a:	4938      	ldr	r1, [pc, #224]	; (80120ec <etharp_tmr+0x14c>)
 801200c:	4613      	mov	r3, r2
 801200e:	005b      	lsls	r3, r3, #1
 8012010:	4413      	add	r3, r2
 8012012:	00db      	lsls	r3, r3, #3
 8012014:	440b      	add	r3, r1
 8012016:	3314      	adds	r3, #20
 8012018:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801201a:	2b01      	cmp	r3, #1
 801201c:	d10f      	bne.n	801203e <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801201e:	79fa      	ldrb	r2, [r7, #7]
 8012020:	4932      	ldr	r1, [pc, #200]	; (80120ec <etharp_tmr+0x14c>)
 8012022:	4613      	mov	r3, r2
 8012024:	005b      	lsls	r3, r3, #1
 8012026:	4413      	add	r3, r2
 8012028:	00db      	lsls	r3, r3, #3
 801202a:	440b      	add	r3, r1
 801202c:	3312      	adds	r3, #18
 801202e:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8012030:	2b04      	cmp	r3, #4
 8012032:	d904      	bls.n	801203e <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8012034:	79fb      	ldrb	r3, [r7, #7]
 8012036:	4618      	mov	r0, r3
 8012038:	f7ff ff80 	bl	8011f3c <etharp_free_entry>
 801203c:	e04a      	b.n	80120d4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801203e:	79fa      	ldrb	r2, [r7, #7]
 8012040:	492a      	ldr	r1, [pc, #168]	; (80120ec <etharp_tmr+0x14c>)
 8012042:	4613      	mov	r3, r2
 8012044:	005b      	lsls	r3, r3, #1
 8012046:	4413      	add	r3, r2
 8012048:	00db      	lsls	r3, r3, #3
 801204a:	440b      	add	r3, r1
 801204c:	3314      	adds	r3, #20
 801204e:	781b      	ldrb	r3, [r3, #0]
 8012050:	2b03      	cmp	r3, #3
 8012052:	d10a      	bne.n	801206a <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8012054:	79fa      	ldrb	r2, [r7, #7]
 8012056:	4925      	ldr	r1, [pc, #148]	; (80120ec <etharp_tmr+0x14c>)
 8012058:	4613      	mov	r3, r2
 801205a:	005b      	lsls	r3, r3, #1
 801205c:	4413      	add	r3, r2
 801205e:	00db      	lsls	r3, r3, #3
 8012060:	440b      	add	r3, r1
 8012062:	3314      	adds	r3, #20
 8012064:	2204      	movs	r2, #4
 8012066:	701a      	strb	r2, [r3, #0]
 8012068:	e034      	b.n	80120d4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801206a:	79fa      	ldrb	r2, [r7, #7]
 801206c:	491f      	ldr	r1, [pc, #124]	; (80120ec <etharp_tmr+0x14c>)
 801206e:	4613      	mov	r3, r2
 8012070:	005b      	lsls	r3, r3, #1
 8012072:	4413      	add	r3, r2
 8012074:	00db      	lsls	r3, r3, #3
 8012076:	440b      	add	r3, r1
 8012078:	3314      	adds	r3, #20
 801207a:	781b      	ldrb	r3, [r3, #0]
 801207c:	2b04      	cmp	r3, #4
 801207e:	d10a      	bne.n	8012096 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8012080:	79fa      	ldrb	r2, [r7, #7]
 8012082:	491a      	ldr	r1, [pc, #104]	; (80120ec <etharp_tmr+0x14c>)
 8012084:	4613      	mov	r3, r2
 8012086:	005b      	lsls	r3, r3, #1
 8012088:	4413      	add	r3, r2
 801208a:	00db      	lsls	r3, r3, #3
 801208c:	440b      	add	r3, r1
 801208e:	3314      	adds	r3, #20
 8012090:	2202      	movs	r2, #2
 8012092:	701a      	strb	r2, [r3, #0]
 8012094:	e01e      	b.n	80120d4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8012096:	79fa      	ldrb	r2, [r7, #7]
 8012098:	4914      	ldr	r1, [pc, #80]	; (80120ec <etharp_tmr+0x14c>)
 801209a:	4613      	mov	r3, r2
 801209c:	005b      	lsls	r3, r3, #1
 801209e:	4413      	add	r3, r2
 80120a0:	00db      	lsls	r3, r3, #3
 80120a2:	440b      	add	r3, r1
 80120a4:	3314      	adds	r3, #20
 80120a6:	781b      	ldrb	r3, [r3, #0]
 80120a8:	2b01      	cmp	r3, #1
 80120aa:	d113      	bne.n	80120d4 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 80120ac:	79fa      	ldrb	r2, [r7, #7]
 80120ae:	490f      	ldr	r1, [pc, #60]	; (80120ec <etharp_tmr+0x14c>)
 80120b0:	4613      	mov	r3, r2
 80120b2:	005b      	lsls	r3, r3, #1
 80120b4:	4413      	add	r3, r2
 80120b6:	00db      	lsls	r3, r3, #3
 80120b8:	440b      	add	r3, r1
 80120ba:	3308      	adds	r3, #8
 80120bc:	6818      	ldr	r0, [r3, #0]
 80120be:	79fa      	ldrb	r2, [r7, #7]
 80120c0:	4613      	mov	r3, r2
 80120c2:	005b      	lsls	r3, r3, #1
 80120c4:	4413      	add	r3, r2
 80120c6:	00db      	lsls	r3, r3, #3
 80120c8:	4a08      	ldr	r2, [pc, #32]	; (80120ec <etharp_tmr+0x14c>)
 80120ca:	4413      	add	r3, r2
 80120cc:	3304      	adds	r3, #4
 80120ce:	4619      	mov	r1, r3
 80120d0:	f000 fe38 	bl	8012d44 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80120d4:	79fb      	ldrb	r3, [r7, #7]
 80120d6:	3301      	adds	r3, #1
 80120d8:	71fb      	strb	r3, [r7, #7]
 80120da:	79fb      	ldrb	r3, [r7, #7]
 80120dc:	2b09      	cmp	r3, #9
 80120de:	f67f af65 	bls.w	8011fac <etharp_tmr+0xc>
      }
    }
  }
}
 80120e2:	bf00      	nop
 80120e4:	3708      	adds	r7, #8
 80120e6:	46bd      	mov	sp, r7
 80120e8:	bd80      	pop	{r7, pc}
 80120ea:	bf00      	nop
 80120ec:	200004dc 	.word	0x200004dc

080120f0 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 80120f0:	b580      	push	{r7, lr}
 80120f2:	b088      	sub	sp, #32
 80120f4:	af00      	add	r7, sp, #0
 80120f6:	60f8      	str	r0, [r7, #12]
 80120f8:	460b      	mov	r3, r1
 80120fa:	607a      	str	r2, [r7, #4]
 80120fc:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 80120fe:	230a      	movs	r3, #10
 8012100:	77fb      	strb	r3, [r7, #31]
 8012102:	230a      	movs	r3, #10
 8012104:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 8012106:	230a      	movs	r3, #10
 8012108:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 801210a:	2300      	movs	r3, #0
 801210c:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 801210e:	230a      	movs	r3, #10
 8012110:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8012112:	2300      	movs	r3, #0
 8012114:	833b      	strh	r3, [r7, #24]
 8012116:	2300      	movs	r3, #0
 8012118:	82fb      	strh	r3, [r7, #22]
 801211a:	2300      	movs	r3, #0
 801211c:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801211e:	2300      	movs	r3, #0
 8012120:	773b      	strb	r3, [r7, #28]
 8012122:	e093      	b.n	801224c <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 8012124:	7f3a      	ldrb	r2, [r7, #28]
 8012126:	4990      	ldr	r1, [pc, #576]	; (8012368 <etharp_find_entry+0x278>)
 8012128:	4613      	mov	r3, r2
 801212a:	005b      	lsls	r3, r3, #1
 801212c:	4413      	add	r3, r2
 801212e:	00db      	lsls	r3, r3, #3
 8012130:	440b      	add	r3, r1
 8012132:	3314      	adds	r3, #20
 8012134:	781b      	ldrb	r3, [r3, #0]
 8012136:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8012138:	f997 301d 	ldrsb.w	r3, [r7, #29]
 801213c:	2b0a      	cmp	r3, #10
 801213e:	d105      	bne.n	801214c <etharp_find_entry+0x5c>
 8012140:	7cfb      	ldrb	r3, [r7, #19]
 8012142:	2b00      	cmp	r3, #0
 8012144:	d102      	bne.n	801214c <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 8012146:	7f3b      	ldrb	r3, [r7, #28]
 8012148:	777b      	strb	r3, [r7, #29]
 801214a:	e07c      	b.n	8012246 <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 801214c:	7cfb      	ldrb	r3, [r7, #19]
 801214e:	2b00      	cmp	r3, #0
 8012150:	d079      	beq.n	8012246 <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8012152:	7cfb      	ldrb	r3, [r7, #19]
 8012154:	2b01      	cmp	r3, #1
 8012156:	d009      	beq.n	801216c <etharp_find_entry+0x7c>
 8012158:	7cfb      	ldrb	r3, [r7, #19]
 801215a:	2b01      	cmp	r3, #1
 801215c:	d806      	bhi.n	801216c <etharp_find_entry+0x7c>
 801215e:	4b83      	ldr	r3, [pc, #524]	; (801236c <etharp_find_entry+0x27c>)
 8012160:	f44f 7293 	mov.w	r2, #294	; 0x126
 8012164:	4982      	ldr	r1, [pc, #520]	; (8012370 <etharp_find_entry+0x280>)
 8012166:	4883      	ldr	r0, [pc, #524]	; (8012374 <etharp_find_entry+0x284>)
 8012168:	f003 fdc8 	bl	8015cfc <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801216c:	68fb      	ldr	r3, [r7, #12]
 801216e:	2b00      	cmp	r3, #0
 8012170:	d00f      	beq.n	8012192 <etharp_find_entry+0xa2>
 8012172:	68fb      	ldr	r3, [r7, #12]
 8012174:	6819      	ldr	r1, [r3, #0]
 8012176:	7f3a      	ldrb	r2, [r7, #28]
 8012178:	487b      	ldr	r0, [pc, #492]	; (8012368 <etharp_find_entry+0x278>)
 801217a:	4613      	mov	r3, r2
 801217c:	005b      	lsls	r3, r3, #1
 801217e:	4413      	add	r3, r2
 8012180:	00db      	lsls	r3, r3, #3
 8012182:	4403      	add	r3, r0
 8012184:	3304      	adds	r3, #4
 8012186:	681b      	ldr	r3, [r3, #0]
 8012188:	4299      	cmp	r1, r3
 801218a:	d102      	bne.n	8012192 <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 801218c:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8012190:	e0e5      	b.n	801235e <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8012192:	7cfb      	ldrb	r3, [r7, #19]
 8012194:	2b01      	cmp	r3, #1
 8012196:	d13b      	bne.n	8012210 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8012198:	7f3a      	ldrb	r2, [r7, #28]
 801219a:	4973      	ldr	r1, [pc, #460]	; (8012368 <etharp_find_entry+0x278>)
 801219c:	4613      	mov	r3, r2
 801219e:	005b      	lsls	r3, r3, #1
 80121a0:	4413      	add	r3, r2
 80121a2:	00db      	lsls	r3, r3, #3
 80121a4:	440b      	add	r3, r1
 80121a6:	681b      	ldr	r3, [r3, #0]
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d018      	beq.n	80121de <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 80121ac:	7f3a      	ldrb	r2, [r7, #28]
 80121ae:	496e      	ldr	r1, [pc, #440]	; (8012368 <etharp_find_entry+0x278>)
 80121b0:	4613      	mov	r3, r2
 80121b2:	005b      	lsls	r3, r3, #1
 80121b4:	4413      	add	r3, r2
 80121b6:	00db      	lsls	r3, r3, #3
 80121b8:	440b      	add	r3, r1
 80121ba:	3312      	adds	r3, #18
 80121bc:	881b      	ldrh	r3, [r3, #0]
 80121be:	8b3a      	ldrh	r2, [r7, #24]
 80121c0:	429a      	cmp	r2, r3
 80121c2:	d840      	bhi.n	8012246 <etharp_find_entry+0x156>
            old_queue = i;
 80121c4:	7f3b      	ldrb	r3, [r7, #28]
 80121c6:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 80121c8:	7f3a      	ldrb	r2, [r7, #28]
 80121ca:	4967      	ldr	r1, [pc, #412]	; (8012368 <etharp_find_entry+0x278>)
 80121cc:	4613      	mov	r3, r2
 80121ce:	005b      	lsls	r3, r3, #1
 80121d0:	4413      	add	r3, r2
 80121d2:	00db      	lsls	r3, r3, #3
 80121d4:	440b      	add	r3, r1
 80121d6:	3312      	adds	r3, #18
 80121d8:	881b      	ldrh	r3, [r3, #0]
 80121da:	833b      	strh	r3, [r7, #24]
 80121dc:	e033      	b.n	8012246 <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 80121de:	7f3a      	ldrb	r2, [r7, #28]
 80121e0:	4961      	ldr	r1, [pc, #388]	; (8012368 <etharp_find_entry+0x278>)
 80121e2:	4613      	mov	r3, r2
 80121e4:	005b      	lsls	r3, r3, #1
 80121e6:	4413      	add	r3, r2
 80121e8:	00db      	lsls	r3, r3, #3
 80121ea:	440b      	add	r3, r1
 80121ec:	3312      	adds	r3, #18
 80121ee:	881b      	ldrh	r3, [r3, #0]
 80121f0:	8afa      	ldrh	r2, [r7, #22]
 80121f2:	429a      	cmp	r2, r3
 80121f4:	d827      	bhi.n	8012246 <etharp_find_entry+0x156>
            old_pending = i;
 80121f6:	7f3b      	ldrb	r3, [r7, #28]
 80121f8:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 80121fa:	7f3a      	ldrb	r2, [r7, #28]
 80121fc:	495a      	ldr	r1, [pc, #360]	; (8012368 <etharp_find_entry+0x278>)
 80121fe:	4613      	mov	r3, r2
 8012200:	005b      	lsls	r3, r3, #1
 8012202:	4413      	add	r3, r2
 8012204:	00db      	lsls	r3, r3, #3
 8012206:	440b      	add	r3, r1
 8012208:	3312      	adds	r3, #18
 801220a:	881b      	ldrh	r3, [r3, #0]
 801220c:	82fb      	strh	r3, [r7, #22]
 801220e:	e01a      	b.n	8012246 <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8012210:	7cfb      	ldrb	r3, [r7, #19]
 8012212:	2b01      	cmp	r3, #1
 8012214:	d917      	bls.n	8012246 <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8012216:	7f3a      	ldrb	r2, [r7, #28]
 8012218:	4953      	ldr	r1, [pc, #332]	; (8012368 <etharp_find_entry+0x278>)
 801221a:	4613      	mov	r3, r2
 801221c:	005b      	lsls	r3, r3, #1
 801221e:	4413      	add	r3, r2
 8012220:	00db      	lsls	r3, r3, #3
 8012222:	440b      	add	r3, r1
 8012224:	3312      	adds	r3, #18
 8012226:	881b      	ldrh	r3, [r3, #0]
 8012228:	8aba      	ldrh	r2, [r7, #20]
 801222a:	429a      	cmp	r2, r3
 801222c:	d80b      	bhi.n	8012246 <etharp_find_entry+0x156>
            old_stable = i;
 801222e:	7f3b      	ldrb	r3, [r7, #28]
 8012230:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 8012232:	7f3a      	ldrb	r2, [r7, #28]
 8012234:	494c      	ldr	r1, [pc, #304]	; (8012368 <etharp_find_entry+0x278>)
 8012236:	4613      	mov	r3, r2
 8012238:	005b      	lsls	r3, r3, #1
 801223a:	4413      	add	r3, r2
 801223c:	00db      	lsls	r3, r3, #3
 801223e:	440b      	add	r3, r1
 8012240:	3312      	adds	r3, #18
 8012242:	881b      	ldrh	r3, [r3, #0]
 8012244:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012246:	7f3b      	ldrb	r3, [r7, #28]
 8012248:	3301      	adds	r3, #1
 801224a:	773b      	strb	r3, [r7, #28]
 801224c:	7f3b      	ldrb	r3, [r7, #28]
 801224e:	2b09      	cmp	r3, #9
 8012250:	f67f af68 	bls.w	8012124 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8012254:	7afb      	ldrb	r3, [r7, #11]
 8012256:	f003 0302 	and.w	r3, r3, #2
 801225a:	2b00      	cmp	r3, #0
 801225c:	d108      	bne.n	8012270 <etharp_find_entry+0x180>
 801225e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8012262:	2b0a      	cmp	r3, #10
 8012264:	d107      	bne.n	8012276 <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8012266:	7afb      	ldrb	r3, [r7, #11]
 8012268:	f003 0301 	and.w	r3, r3, #1
 801226c:	2b00      	cmp	r3, #0
 801226e:	d102      	bne.n	8012276 <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 8012270:	f04f 33ff 	mov.w	r3, #4294967295
 8012274:	e073      	b.n	801235e <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8012276:	f997 301d 	ldrsb.w	r3, [r7, #29]
 801227a:	2b09      	cmp	r3, #9
 801227c:	dc02      	bgt.n	8012284 <etharp_find_entry+0x194>
    i = empty;
 801227e:	7f7b      	ldrb	r3, [r7, #29]
 8012280:	773b      	strb	r3, [r7, #28]
 8012282:	e036      	b.n	80122f2 <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8012284:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8012288:	2b09      	cmp	r3, #9
 801228a:	dc13      	bgt.n	80122b4 <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 801228c:	7fbb      	ldrb	r3, [r7, #30]
 801228e:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8012290:	7f3a      	ldrb	r2, [r7, #28]
 8012292:	4935      	ldr	r1, [pc, #212]	; (8012368 <etharp_find_entry+0x278>)
 8012294:	4613      	mov	r3, r2
 8012296:	005b      	lsls	r3, r3, #1
 8012298:	4413      	add	r3, r2
 801229a:	00db      	lsls	r3, r3, #3
 801229c:	440b      	add	r3, r1
 801229e:	681b      	ldr	r3, [r3, #0]
 80122a0:	2b00      	cmp	r3, #0
 80122a2:	d018      	beq.n	80122d6 <etharp_find_entry+0x1e6>
 80122a4:	4b31      	ldr	r3, [pc, #196]	; (801236c <etharp_find_entry+0x27c>)
 80122a6:	f240 126f 	movw	r2, #367	; 0x16f
 80122aa:	4933      	ldr	r1, [pc, #204]	; (8012378 <etharp_find_entry+0x288>)
 80122ac:	4831      	ldr	r0, [pc, #196]	; (8012374 <etharp_find_entry+0x284>)
 80122ae:	f003 fd25 	bl	8015cfc <iprintf>
 80122b2:	e010      	b.n	80122d6 <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 80122b4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80122b8:	2b09      	cmp	r3, #9
 80122ba:	dc02      	bgt.n	80122c2 <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 80122bc:	7ffb      	ldrb	r3, [r7, #31]
 80122be:	773b      	strb	r3, [r7, #28]
 80122c0:	e009      	b.n	80122d6 <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 80122c2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80122c6:	2b09      	cmp	r3, #9
 80122c8:	dc02      	bgt.n	80122d0 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 80122ca:	7efb      	ldrb	r3, [r7, #27]
 80122cc:	773b      	strb	r3, [r7, #28]
 80122ce:	e002      	b.n	80122d6 <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 80122d0:	f04f 33ff 	mov.w	r3, #4294967295
 80122d4:	e043      	b.n	801235e <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80122d6:	7f3b      	ldrb	r3, [r7, #28]
 80122d8:	2b09      	cmp	r3, #9
 80122da:	d906      	bls.n	80122ea <etharp_find_entry+0x1fa>
 80122dc:	4b23      	ldr	r3, [pc, #140]	; (801236c <etharp_find_entry+0x27c>)
 80122de:	f240 1281 	movw	r2, #385	; 0x181
 80122e2:	4926      	ldr	r1, [pc, #152]	; (801237c <etharp_find_entry+0x28c>)
 80122e4:	4823      	ldr	r0, [pc, #140]	; (8012374 <etharp_find_entry+0x284>)
 80122e6:	f003 fd09 	bl	8015cfc <iprintf>
    etharp_free_entry(i);
 80122ea:	7f3b      	ldrb	r3, [r7, #28]
 80122ec:	4618      	mov	r0, r3
 80122ee:	f7ff fe25 	bl	8011f3c <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80122f2:	7f3b      	ldrb	r3, [r7, #28]
 80122f4:	2b09      	cmp	r3, #9
 80122f6:	d906      	bls.n	8012306 <etharp_find_entry+0x216>
 80122f8:	4b1c      	ldr	r3, [pc, #112]	; (801236c <etharp_find_entry+0x27c>)
 80122fa:	f240 1285 	movw	r2, #389	; 0x185
 80122fe:	491f      	ldr	r1, [pc, #124]	; (801237c <etharp_find_entry+0x28c>)
 8012300:	481c      	ldr	r0, [pc, #112]	; (8012374 <etharp_find_entry+0x284>)
 8012302:	f003 fcfb 	bl	8015cfc <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8012306:	7f3a      	ldrb	r2, [r7, #28]
 8012308:	4917      	ldr	r1, [pc, #92]	; (8012368 <etharp_find_entry+0x278>)
 801230a:	4613      	mov	r3, r2
 801230c:	005b      	lsls	r3, r3, #1
 801230e:	4413      	add	r3, r2
 8012310:	00db      	lsls	r3, r3, #3
 8012312:	440b      	add	r3, r1
 8012314:	3314      	adds	r3, #20
 8012316:	781b      	ldrb	r3, [r3, #0]
 8012318:	2b00      	cmp	r3, #0
 801231a:	d006      	beq.n	801232a <etharp_find_entry+0x23a>
 801231c:	4b13      	ldr	r3, [pc, #76]	; (801236c <etharp_find_entry+0x27c>)
 801231e:	f240 1287 	movw	r2, #391	; 0x187
 8012322:	4917      	ldr	r1, [pc, #92]	; (8012380 <etharp_find_entry+0x290>)
 8012324:	4813      	ldr	r0, [pc, #76]	; (8012374 <etharp_find_entry+0x284>)
 8012326:	f003 fce9 	bl	8015cfc <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801232a:	68fb      	ldr	r3, [r7, #12]
 801232c:	2b00      	cmp	r3, #0
 801232e:	d00a      	beq.n	8012346 <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8012330:	7f3a      	ldrb	r2, [r7, #28]
 8012332:	68fb      	ldr	r3, [r7, #12]
 8012334:	6819      	ldr	r1, [r3, #0]
 8012336:	480c      	ldr	r0, [pc, #48]	; (8012368 <etharp_find_entry+0x278>)
 8012338:	4613      	mov	r3, r2
 801233a:	005b      	lsls	r3, r3, #1
 801233c:	4413      	add	r3, r2
 801233e:	00db      	lsls	r3, r3, #3
 8012340:	4403      	add	r3, r0
 8012342:	3304      	adds	r3, #4
 8012344:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8012346:	7f3a      	ldrb	r2, [r7, #28]
 8012348:	4907      	ldr	r1, [pc, #28]	; (8012368 <etharp_find_entry+0x278>)
 801234a:	4613      	mov	r3, r2
 801234c:	005b      	lsls	r3, r3, #1
 801234e:	4413      	add	r3, r2
 8012350:	00db      	lsls	r3, r3, #3
 8012352:	440b      	add	r3, r1
 8012354:	3312      	adds	r3, #18
 8012356:	2200      	movs	r2, #0
 8012358:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 801235a:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 801235e:	4618      	mov	r0, r3
 8012360:	3720      	adds	r7, #32
 8012362:	46bd      	mov	sp, r7
 8012364:	bd80      	pop	{r7, pc}
 8012366:	bf00      	nop
 8012368:	200004dc 	.word	0x200004dc
 801236c:	0801897c 	.word	0x0801897c
 8012370:	080189b4 	.word	0x080189b4
 8012374:	080189f4 	.word	0x080189f4
 8012378:	08018a1c 	.word	0x08018a1c
 801237c:	08018a34 	.word	0x08018a34
 8012380:	08018a48 	.word	0x08018a48

08012384 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8012384:	b580      	push	{r7, lr}
 8012386:	b088      	sub	sp, #32
 8012388:	af02      	add	r7, sp, #8
 801238a:	60f8      	str	r0, [r7, #12]
 801238c:	60b9      	str	r1, [r7, #8]
 801238e:	607a      	str	r2, [r7, #4]
 8012390:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8012392:	68fb      	ldr	r3, [r7, #12]
 8012394:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012398:	2b06      	cmp	r3, #6
 801239a:	d006      	beq.n	80123aa <etharp_update_arp_entry+0x26>
 801239c:	4b48      	ldr	r3, [pc, #288]	; (80124c0 <etharp_update_arp_entry+0x13c>)
 801239e:	f240 12ab 	movw	r2, #427	; 0x1ab
 80123a2:	4948      	ldr	r1, [pc, #288]	; (80124c4 <etharp_update_arp_entry+0x140>)
 80123a4:	4848      	ldr	r0, [pc, #288]	; (80124c8 <etharp_update_arp_entry+0x144>)
 80123a6:	f003 fca9 	bl	8015cfc <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 80123aa:	68bb      	ldr	r3, [r7, #8]
 80123ac:	2b00      	cmp	r3, #0
 80123ae:	d012      	beq.n	80123d6 <etharp_update_arp_entry+0x52>
 80123b0:	68bb      	ldr	r3, [r7, #8]
 80123b2:	681b      	ldr	r3, [r3, #0]
 80123b4:	2b00      	cmp	r3, #0
 80123b6:	d00e      	beq.n	80123d6 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80123b8:	68bb      	ldr	r3, [r7, #8]
 80123ba:	681b      	ldr	r3, [r3, #0]
 80123bc:	68f9      	ldr	r1, [r7, #12]
 80123be:	4618      	mov	r0, r3
 80123c0:	f001 f8d2 	bl	8013568 <ip4_addr_isbroadcast_u32>
 80123c4:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	d105      	bne.n	80123d6 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 80123ca:	68bb      	ldr	r3, [r7, #8]
 80123cc:	681b      	ldr	r3, [r3, #0]
 80123ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80123d2:	2be0      	cmp	r3, #224	; 0xe0
 80123d4:	d102      	bne.n	80123dc <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80123d6:	f06f 030f 	mvn.w	r3, #15
 80123da:	e06c      	b.n	80124b6 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 80123dc:	78fb      	ldrb	r3, [r7, #3]
 80123de:	68fa      	ldr	r2, [r7, #12]
 80123e0:	4619      	mov	r1, r3
 80123e2:	68b8      	ldr	r0, [r7, #8]
 80123e4:	f7ff fe84 	bl	80120f0 <etharp_find_entry>
 80123e8:	4603      	mov	r3, r0
 80123ea:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 80123ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80123f0:	2b00      	cmp	r3, #0
 80123f2:	da02      	bge.n	80123fa <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80123f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80123f8:	e05d      	b.n	80124b6 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80123fa:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80123fe:	4933      	ldr	r1, [pc, #204]	; (80124cc <etharp_update_arp_entry+0x148>)
 8012400:	4613      	mov	r3, r2
 8012402:	005b      	lsls	r3, r3, #1
 8012404:	4413      	add	r3, r2
 8012406:	00db      	lsls	r3, r3, #3
 8012408:	440b      	add	r3, r1
 801240a:	3314      	adds	r3, #20
 801240c:	2202      	movs	r2, #2
 801240e:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8012410:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8012414:	492d      	ldr	r1, [pc, #180]	; (80124cc <etharp_update_arp_entry+0x148>)
 8012416:	4613      	mov	r3, r2
 8012418:	005b      	lsls	r3, r3, #1
 801241a:	4413      	add	r3, r2
 801241c:	00db      	lsls	r3, r3, #3
 801241e:	440b      	add	r3, r1
 8012420:	3308      	adds	r3, #8
 8012422:	68fa      	ldr	r2, [r7, #12]
 8012424:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 8012426:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801242a:	4613      	mov	r3, r2
 801242c:	005b      	lsls	r3, r3, #1
 801242e:	4413      	add	r3, r2
 8012430:	00db      	lsls	r3, r3, #3
 8012432:	3308      	adds	r3, #8
 8012434:	4a25      	ldr	r2, [pc, #148]	; (80124cc <etharp_update_arp_entry+0x148>)
 8012436:	4413      	add	r3, r2
 8012438:	3304      	adds	r3, #4
 801243a:	2206      	movs	r2, #6
 801243c:	6879      	ldr	r1, [r7, #4]
 801243e:	4618      	mov	r0, r3
 8012440:	f002 ff53 	bl	80152ea <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8012444:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8012448:	4920      	ldr	r1, [pc, #128]	; (80124cc <etharp_update_arp_entry+0x148>)
 801244a:	4613      	mov	r3, r2
 801244c:	005b      	lsls	r3, r3, #1
 801244e:	4413      	add	r3, r2
 8012450:	00db      	lsls	r3, r3, #3
 8012452:	440b      	add	r3, r1
 8012454:	3312      	adds	r3, #18
 8012456:	2200      	movs	r2, #0
 8012458:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801245a:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801245e:	491b      	ldr	r1, [pc, #108]	; (80124cc <etharp_update_arp_entry+0x148>)
 8012460:	4613      	mov	r3, r2
 8012462:	005b      	lsls	r3, r3, #1
 8012464:	4413      	add	r3, r2
 8012466:	00db      	lsls	r3, r3, #3
 8012468:	440b      	add	r3, r1
 801246a:	681b      	ldr	r3, [r3, #0]
 801246c:	2b00      	cmp	r3, #0
 801246e:	d021      	beq.n	80124b4 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8012470:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8012474:	4915      	ldr	r1, [pc, #84]	; (80124cc <etharp_update_arp_entry+0x148>)
 8012476:	4613      	mov	r3, r2
 8012478:	005b      	lsls	r3, r3, #1
 801247a:	4413      	add	r3, r2
 801247c:	00db      	lsls	r3, r3, #3
 801247e:	440b      	add	r3, r1
 8012480:	681b      	ldr	r3, [r3, #0]
 8012482:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8012484:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8012488:	4910      	ldr	r1, [pc, #64]	; (80124cc <etharp_update_arp_entry+0x148>)
 801248a:	4613      	mov	r3, r2
 801248c:	005b      	lsls	r3, r3, #1
 801248e:	4413      	add	r3, r2
 8012490:	00db      	lsls	r3, r3, #3
 8012492:	440b      	add	r3, r1
 8012494:	2200      	movs	r2, #0
 8012496:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8012498:	68fb      	ldr	r3, [r7, #12]
 801249a:	f103 0229 	add.w	r2, r3, #41	; 0x29
 801249e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80124a2:	9300      	str	r3, [sp, #0]
 80124a4:	687b      	ldr	r3, [r7, #4]
 80124a6:	6939      	ldr	r1, [r7, #16]
 80124a8:	68f8      	ldr	r0, [r7, #12]
 80124aa:	f001 fefd 	bl	80142a8 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 80124ae:	6938      	ldr	r0, [r7, #16]
 80124b0:	f7fe fe70 	bl	8011194 <pbuf_free>
  }
  return ERR_OK;
 80124b4:	2300      	movs	r3, #0
}
 80124b6:	4618      	mov	r0, r3
 80124b8:	3718      	adds	r7, #24
 80124ba:	46bd      	mov	sp, r7
 80124bc:	bd80      	pop	{r7, pc}
 80124be:	bf00      	nop
 80124c0:	0801897c 	.word	0x0801897c
 80124c4:	08018a74 	.word	0x08018a74
 80124c8:	080189f4 	.word	0x080189f4
 80124cc:	200004dc 	.word	0x200004dc

080124d0 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 80124d0:	b580      	push	{r7, lr}
 80124d2:	b084      	sub	sp, #16
 80124d4:	af00      	add	r7, sp, #0
 80124d6:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80124d8:	2300      	movs	r3, #0
 80124da:	73fb      	strb	r3, [r7, #15]
 80124dc:	e01f      	b.n	801251e <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 80124de:	7bfa      	ldrb	r2, [r7, #15]
 80124e0:	4912      	ldr	r1, [pc, #72]	; (801252c <etharp_cleanup_netif+0x5c>)
 80124e2:	4613      	mov	r3, r2
 80124e4:	005b      	lsls	r3, r3, #1
 80124e6:	4413      	add	r3, r2
 80124e8:	00db      	lsls	r3, r3, #3
 80124ea:	440b      	add	r3, r1
 80124ec:	3314      	adds	r3, #20
 80124ee:	781b      	ldrb	r3, [r3, #0]
 80124f0:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80124f2:	7bbb      	ldrb	r3, [r7, #14]
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	d00f      	beq.n	8012518 <etharp_cleanup_netif+0x48>
 80124f8:	7bfa      	ldrb	r2, [r7, #15]
 80124fa:	490c      	ldr	r1, [pc, #48]	; (801252c <etharp_cleanup_netif+0x5c>)
 80124fc:	4613      	mov	r3, r2
 80124fe:	005b      	lsls	r3, r3, #1
 8012500:	4413      	add	r3, r2
 8012502:	00db      	lsls	r3, r3, #3
 8012504:	440b      	add	r3, r1
 8012506:	3308      	adds	r3, #8
 8012508:	681b      	ldr	r3, [r3, #0]
 801250a:	687a      	ldr	r2, [r7, #4]
 801250c:	429a      	cmp	r2, r3
 801250e:	d103      	bne.n	8012518 <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 8012510:	7bfb      	ldrb	r3, [r7, #15]
 8012512:	4618      	mov	r0, r3
 8012514:	f7ff fd12 	bl	8011f3c <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012518:	7bfb      	ldrb	r3, [r7, #15]
 801251a:	3301      	adds	r3, #1
 801251c:	73fb      	strb	r3, [r7, #15]
 801251e:	7bfb      	ldrb	r3, [r7, #15]
 8012520:	2b09      	cmp	r3, #9
 8012522:	d9dc      	bls.n	80124de <etharp_cleanup_netif+0xe>
    }
  }
}
 8012524:	bf00      	nop
 8012526:	3710      	adds	r7, #16
 8012528:	46bd      	mov	sp, r7
 801252a:	bd80      	pop	{r7, pc}
 801252c:	200004dc 	.word	0x200004dc

08012530 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8012530:	b5b0      	push	{r4, r5, r7, lr}
 8012532:	b08a      	sub	sp, #40	; 0x28
 8012534:	af04      	add	r7, sp, #16
 8012536:	6078      	str	r0, [r7, #4]
 8012538:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801253a:	683b      	ldr	r3, [r7, #0]
 801253c:	2b00      	cmp	r3, #0
 801253e:	d107      	bne.n	8012550 <etharp_input+0x20>
 8012540:	4b3d      	ldr	r3, [pc, #244]	; (8012638 <etharp_input+0x108>)
 8012542:	f44f 7222 	mov.w	r2, #648	; 0x288
 8012546:	493d      	ldr	r1, [pc, #244]	; (801263c <etharp_input+0x10c>)
 8012548:	483d      	ldr	r0, [pc, #244]	; (8012640 <etharp_input+0x110>)
 801254a:	f003 fbd7 	bl	8015cfc <iprintf>
 801254e:	e06f      	b.n	8012630 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	685b      	ldr	r3, [r3, #4]
 8012554:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 8012556:	693b      	ldr	r3, [r7, #16]
 8012558:	881b      	ldrh	r3, [r3, #0]
 801255a:	b29b      	uxth	r3, r3
 801255c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012560:	d10c      	bne.n	801257c <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8012562:	693b      	ldr	r3, [r7, #16]
 8012564:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 8012566:	2b06      	cmp	r3, #6
 8012568:	d108      	bne.n	801257c <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801256a:	693b      	ldr	r3, [r7, #16]
 801256c:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801256e:	2b04      	cmp	r3, #4
 8012570:	d104      	bne.n	801257c <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8012572:	693b      	ldr	r3, [r7, #16]
 8012574:	885b      	ldrh	r3, [r3, #2]
 8012576:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8012578:	2b08      	cmp	r3, #8
 801257a:	d003      	beq.n	8012584 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801257c:	6878      	ldr	r0, [r7, #4]
 801257e:	f7fe fe09 	bl	8011194 <pbuf_free>
    return;
 8012582:	e055      	b.n	8012630 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 8012584:	693b      	ldr	r3, [r7, #16]
 8012586:	330e      	adds	r3, #14
 8012588:	681b      	ldr	r3, [r3, #0]
 801258a:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 801258c:	693b      	ldr	r3, [r7, #16]
 801258e:	3318      	adds	r3, #24
 8012590:	681b      	ldr	r3, [r3, #0]
 8012592:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8012594:	683b      	ldr	r3, [r7, #0]
 8012596:	3304      	adds	r3, #4
 8012598:	681b      	ldr	r3, [r3, #0]
 801259a:	2b00      	cmp	r3, #0
 801259c:	d102      	bne.n	80125a4 <etharp_input+0x74>
    for_us = 0;
 801259e:	2300      	movs	r3, #0
 80125a0:	75fb      	strb	r3, [r7, #23]
 80125a2:	e009      	b.n	80125b8 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 80125a4:	68ba      	ldr	r2, [r7, #8]
 80125a6:	683b      	ldr	r3, [r7, #0]
 80125a8:	3304      	adds	r3, #4
 80125aa:	681b      	ldr	r3, [r3, #0]
 80125ac:	429a      	cmp	r2, r3
 80125ae:	bf0c      	ite	eq
 80125b0:	2301      	moveq	r3, #1
 80125b2:	2300      	movne	r3, #0
 80125b4:	b2db      	uxtb	r3, r3
 80125b6:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 80125b8:	693b      	ldr	r3, [r7, #16]
 80125ba:	f103 0208 	add.w	r2, r3, #8
 80125be:	7dfb      	ldrb	r3, [r7, #23]
 80125c0:	2b00      	cmp	r3, #0
 80125c2:	d001      	beq.n	80125c8 <etharp_input+0x98>
 80125c4:	2301      	movs	r3, #1
 80125c6:	e000      	b.n	80125ca <etharp_input+0x9a>
 80125c8:	2302      	movs	r3, #2
 80125ca:	f107 010c 	add.w	r1, r7, #12
 80125ce:	6838      	ldr	r0, [r7, #0]
 80125d0:	f7ff fed8 	bl	8012384 <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 80125d4:	693b      	ldr	r3, [r7, #16]
 80125d6:	88db      	ldrh	r3, [r3, #6]
 80125d8:	b29b      	uxth	r3, r3
 80125da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80125de:	d003      	beq.n	80125e8 <etharp_input+0xb8>
 80125e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80125e4:	d01e      	beq.n	8012624 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 80125e6:	e020      	b.n	801262a <etharp_input+0xfa>
    if (for_us) {
 80125e8:	7dfb      	ldrb	r3, [r7, #23]
 80125ea:	2b00      	cmp	r3, #0
 80125ec:	d01c      	beq.n	8012628 <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 80125ee:	683b      	ldr	r3, [r7, #0]
 80125f0:	f103 0029 	add.w	r0, r3, #41	; 0x29
 80125f4:	693b      	ldr	r3, [r7, #16]
 80125f6:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 80125fa:	683b      	ldr	r3, [r7, #0]
 80125fc:	f103 0529 	add.w	r5, r3, #41	; 0x29
 8012600:	683b      	ldr	r3, [r7, #0]
 8012602:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 8012604:	693a      	ldr	r2, [r7, #16]
 8012606:	3208      	adds	r2, #8
      etharp_raw(netif,
 8012608:	2102      	movs	r1, #2
 801260a:	9103      	str	r1, [sp, #12]
 801260c:	f107 010c 	add.w	r1, r7, #12
 8012610:	9102      	str	r1, [sp, #8]
 8012612:	9201      	str	r2, [sp, #4]
 8012614:	9300      	str	r3, [sp, #0]
 8012616:	462b      	mov	r3, r5
 8012618:	4622      	mov	r2, r4
 801261a:	4601      	mov	r1, r0
 801261c:	6838      	ldr	r0, [r7, #0]
 801261e:	f000 fae3 	bl	8012be8 <etharp_raw>
    break;
 8012622:	e001      	b.n	8012628 <etharp_input+0xf8>
    break;
 8012624:	bf00      	nop
 8012626:	e000      	b.n	801262a <etharp_input+0xfa>
    break;
 8012628:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801262a:	6878      	ldr	r0, [r7, #4]
 801262c:	f7fe fdb2 	bl	8011194 <pbuf_free>
}
 8012630:	3718      	adds	r7, #24
 8012632:	46bd      	mov	sp, r7
 8012634:	bdb0      	pop	{r4, r5, r7, pc}
 8012636:	bf00      	nop
 8012638:	0801897c 	.word	0x0801897c
 801263c:	08018acc 	.word	0x08018acc
 8012640:	080189f4 	.word	0x080189f4

08012644 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 8012644:	b580      	push	{r7, lr}
 8012646:	b086      	sub	sp, #24
 8012648:	af02      	add	r7, sp, #8
 801264a:	60f8      	str	r0, [r7, #12]
 801264c:	60b9      	str	r1, [r7, #8]
 801264e:	4613      	mov	r3, r2
 8012650:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8012652:	79fa      	ldrb	r2, [r7, #7]
 8012654:	4944      	ldr	r1, [pc, #272]	; (8012768 <etharp_output_to_arp_index+0x124>)
 8012656:	4613      	mov	r3, r2
 8012658:	005b      	lsls	r3, r3, #1
 801265a:	4413      	add	r3, r2
 801265c:	00db      	lsls	r3, r3, #3
 801265e:	440b      	add	r3, r1
 8012660:	3314      	adds	r3, #20
 8012662:	781b      	ldrb	r3, [r3, #0]
 8012664:	2b01      	cmp	r3, #1
 8012666:	d806      	bhi.n	8012676 <etharp_output_to_arp_index+0x32>
 8012668:	4b40      	ldr	r3, [pc, #256]	; (801276c <etharp_output_to_arp_index+0x128>)
 801266a:	f240 22ed 	movw	r2, #749	; 0x2ed
 801266e:	4940      	ldr	r1, [pc, #256]	; (8012770 <etharp_output_to_arp_index+0x12c>)
 8012670:	4840      	ldr	r0, [pc, #256]	; (8012774 <etharp_output_to_arp_index+0x130>)
 8012672:	f003 fb43 	bl	8015cfc <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8012676:	79fa      	ldrb	r2, [r7, #7]
 8012678:	493b      	ldr	r1, [pc, #236]	; (8012768 <etharp_output_to_arp_index+0x124>)
 801267a:	4613      	mov	r3, r2
 801267c:	005b      	lsls	r3, r3, #1
 801267e:	4413      	add	r3, r2
 8012680:	00db      	lsls	r3, r3, #3
 8012682:	440b      	add	r3, r1
 8012684:	3314      	adds	r3, #20
 8012686:	781b      	ldrb	r3, [r3, #0]
 8012688:	2b02      	cmp	r3, #2
 801268a:	d153      	bne.n	8012734 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801268c:	79fa      	ldrb	r2, [r7, #7]
 801268e:	4936      	ldr	r1, [pc, #216]	; (8012768 <etharp_output_to_arp_index+0x124>)
 8012690:	4613      	mov	r3, r2
 8012692:	005b      	lsls	r3, r3, #1
 8012694:	4413      	add	r3, r2
 8012696:	00db      	lsls	r3, r3, #3
 8012698:	440b      	add	r3, r1
 801269a:	3312      	adds	r3, #18
 801269c:	881b      	ldrh	r3, [r3, #0]
 801269e:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 80126a2:	d919      	bls.n	80126d8 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80126a4:	79fa      	ldrb	r2, [r7, #7]
 80126a6:	4613      	mov	r3, r2
 80126a8:	005b      	lsls	r3, r3, #1
 80126aa:	4413      	add	r3, r2
 80126ac:	00db      	lsls	r3, r3, #3
 80126ae:	4a2e      	ldr	r2, [pc, #184]	; (8012768 <etharp_output_to_arp_index+0x124>)
 80126b0:	4413      	add	r3, r2
 80126b2:	3304      	adds	r3, #4
 80126b4:	4619      	mov	r1, r3
 80126b6:	68f8      	ldr	r0, [r7, #12]
 80126b8:	f000 fb44 	bl	8012d44 <etharp_request>
 80126bc:	4603      	mov	r3, r0
 80126be:	2b00      	cmp	r3, #0
 80126c0:	d138      	bne.n	8012734 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80126c2:	79fa      	ldrb	r2, [r7, #7]
 80126c4:	4928      	ldr	r1, [pc, #160]	; (8012768 <etharp_output_to_arp_index+0x124>)
 80126c6:	4613      	mov	r3, r2
 80126c8:	005b      	lsls	r3, r3, #1
 80126ca:	4413      	add	r3, r2
 80126cc:	00db      	lsls	r3, r3, #3
 80126ce:	440b      	add	r3, r1
 80126d0:	3314      	adds	r3, #20
 80126d2:	2203      	movs	r2, #3
 80126d4:	701a      	strb	r2, [r3, #0]
 80126d6:	e02d      	b.n	8012734 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80126d8:	79fa      	ldrb	r2, [r7, #7]
 80126da:	4923      	ldr	r1, [pc, #140]	; (8012768 <etharp_output_to_arp_index+0x124>)
 80126dc:	4613      	mov	r3, r2
 80126de:	005b      	lsls	r3, r3, #1
 80126e0:	4413      	add	r3, r2
 80126e2:	00db      	lsls	r3, r3, #3
 80126e4:	440b      	add	r3, r1
 80126e6:	3312      	adds	r3, #18
 80126e8:	881b      	ldrh	r3, [r3, #0]
 80126ea:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 80126ee:	d321      	bcc.n	8012734 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80126f0:	79fa      	ldrb	r2, [r7, #7]
 80126f2:	4613      	mov	r3, r2
 80126f4:	005b      	lsls	r3, r3, #1
 80126f6:	4413      	add	r3, r2
 80126f8:	00db      	lsls	r3, r3, #3
 80126fa:	4a1b      	ldr	r2, [pc, #108]	; (8012768 <etharp_output_to_arp_index+0x124>)
 80126fc:	4413      	add	r3, r2
 80126fe:	1d19      	adds	r1, r3, #4
 8012700:	79fa      	ldrb	r2, [r7, #7]
 8012702:	4613      	mov	r3, r2
 8012704:	005b      	lsls	r3, r3, #1
 8012706:	4413      	add	r3, r2
 8012708:	00db      	lsls	r3, r3, #3
 801270a:	3308      	adds	r3, #8
 801270c:	4a16      	ldr	r2, [pc, #88]	; (8012768 <etharp_output_to_arp_index+0x124>)
 801270e:	4413      	add	r3, r2
 8012710:	3304      	adds	r3, #4
 8012712:	461a      	mov	r2, r3
 8012714:	68f8      	ldr	r0, [r7, #12]
 8012716:	f000 faf3 	bl	8012d00 <etharp_request_dst>
 801271a:	4603      	mov	r3, r0
 801271c:	2b00      	cmp	r3, #0
 801271e:	d109      	bne.n	8012734 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8012720:	79fa      	ldrb	r2, [r7, #7]
 8012722:	4911      	ldr	r1, [pc, #68]	; (8012768 <etharp_output_to_arp_index+0x124>)
 8012724:	4613      	mov	r3, r2
 8012726:	005b      	lsls	r3, r3, #1
 8012728:	4413      	add	r3, r2
 801272a:	00db      	lsls	r3, r3, #3
 801272c:	440b      	add	r3, r1
 801272e:	3314      	adds	r3, #20
 8012730:	2203      	movs	r2, #3
 8012732:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8012734:	68fb      	ldr	r3, [r7, #12]
 8012736:	f103 0129 	add.w	r1, r3, #41	; 0x29
 801273a:	79fa      	ldrb	r2, [r7, #7]
 801273c:	4613      	mov	r3, r2
 801273e:	005b      	lsls	r3, r3, #1
 8012740:	4413      	add	r3, r2
 8012742:	00db      	lsls	r3, r3, #3
 8012744:	3308      	adds	r3, #8
 8012746:	4a08      	ldr	r2, [pc, #32]	; (8012768 <etharp_output_to_arp_index+0x124>)
 8012748:	4413      	add	r3, r2
 801274a:	1d1a      	adds	r2, r3, #4
 801274c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012750:	9300      	str	r3, [sp, #0]
 8012752:	4613      	mov	r3, r2
 8012754:	460a      	mov	r2, r1
 8012756:	68b9      	ldr	r1, [r7, #8]
 8012758:	68f8      	ldr	r0, [r7, #12]
 801275a:	f001 fda5 	bl	80142a8 <ethernet_output>
 801275e:	4603      	mov	r3, r0
}
 8012760:	4618      	mov	r0, r3
 8012762:	3710      	adds	r7, #16
 8012764:	46bd      	mov	sp, r7
 8012766:	bd80      	pop	{r7, pc}
 8012768:	200004dc 	.word	0x200004dc
 801276c:	0801897c 	.word	0x0801897c
 8012770:	08018aec 	.word	0x08018aec
 8012774:	080189f4 	.word	0x080189f4

08012778 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8012778:	b580      	push	{r7, lr}
 801277a:	b08a      	sub	sp, #40	; 0x28
 801277c:	af02      	add	r7, sp, #8
 801277e:	60f8      	str	r0, [r7, #12]
 8012780:	60b9      	str	r1, [r7, #8]
 8012782:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8012788:	68fb      	ldr	r3, [r7, #12]
 801278a:	2b00      	cmp	r3, #0
 801278c:	d106      	bne.n	801279c <etharp_output+0x24>
 801278e:	4b69      	ldr	r3, [pc, #420]	; (8012934 <etharp_output+0x1bc>)
 8012790:	f240 321b 	movw	r2, #795	; 0x31b
 8012794:	4968      	ldr	r1, [pc, #416]	; (8012938 <etharp_output+0x1c0>)
 8012796:	4869      	ldr	r0, [pc, #420]	; (801293c <etharp_output+0x1c4>)
 8012798:	f003 fab0 	bl	8015cfc <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801279c:	68bb      	ldr	r3, [r7, #8]
 801279e:	2b00      	cmp	r3, #0
 80127a0:	d106      	bne.n	80127b0 <etharp_output+0x38>
 80127a2:	4b64      	ldr	r3, [pc, #400]	; (8012934 <etharp_output+0x1bc>)
 80127a4:	f44f 7247 	mov.w	r2, #796	; 0x31c
 80127a8:	4965      	ldr	r1, [pc, #404]	; (8012940 <etharp_output+0x1c8>)
 80127aa:	4864      	ldr	r0, [pc, #400]	; (801293c <etharp_output+0x1c4>)
 80127ac:	f003 faa6 	bl	8015cfc <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	2b00      	cmp	r3, #0
 80127b4:	d106      	bne.n	80127c4 <etharp_output+0x4c>
 80127b6:	4b5f      	ldr	r3, [pc, #380]	; (8012934 <etharp_output+0x1bc>)
 80127b8:	f240 321d 	movw	r2, #797	; 0x31d
 80127bc:	4961      	ldr	r1, [pc, #388]	; (8012944 <etharp_output+0x1cc>)
 80127be:	485f      	ldr	r0, [pc, #380]	; (801293c <etharp_output+0x1c4>)
 80127c0:	f003 fa9c 	bl	8015cfc <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80127c4:	687b      	ldr	r3, [r7, #4]
 80127c6:	681b      	ldr	r3, [r3, #0]
 80127c8:	68f9      	ldr	r1, [r7, #12]
 80127ca:	4618      	mov	r0, r3
 80127cc:	f000 fecc 	bl	8013568 <ip4_addr_isbroadcast_u32>
 80127d0:	4603      	mov	r3, r0
 80127d2:	2b00      	cmp	r3, #0
 80127d4:	d002      	beq.n	80127dc <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80127d6:	4b5c      	ldr	r3, [pc, #368]	; (8012948 <etharp_output+0x1d0>)
 80127d8:	61fb      	str	r3, [r7, #28]
 80127da:	e09b      	b.n	8012914 <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	681b      	ldr	r3, [r3, #0]
 80127e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80127e4:	2be0      	cmp	r3, #224	; 0xe0
 80127e6:	d118      	bne.n	801281a <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80127e8:	2301      	movs	r3, #1
 80127ea:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80127ec:	2300      	movs	r3, #0
 80127ee:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80127f0:	235e      	movs	r3, #94	; 0x5e
 80127f2:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	3301      	adds	r3, #1
 80127f8:	781b      	ldrb	r3, [r3, #0]
 80127fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80127fe:	b2db      	uxtb	r3, r3
 8012800:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	3302      	adds	r3, #2
 8012806:	781b      	ldrb	r3, [r3, #0]
 8012808:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	3303      	adds	r3, #3
 801280e:	781b      	ldrb	r3, [r3, #0]
 8012810:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8012812:	f107 0310 	add.w	r3, r7, #16
 8012816:	61fb      	str	r3, [r7, #28]
 8012818:	e07c      	b.n	8012914 <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801281a:	687b      	ldr	r3, [r7, #4]
 801281c:	681a      	ldr	r2, [r3, #0]
 801281e:	68fb      	ldr	r3, [r7, #12]
 8012820:	3304      	adds	r3, #4
 8012822:	681b      	ldr	r3, [r3, #0]
 8012824:	405a      	eors	r2, r3
 8012826:	68fb      	ldr	r3, [r7, #12]
 8012828:	3308      	adds	r3, #8
 801282a:	681b      	ldr	r3, [r3, #0]
 801282c:	4013      	ands	r3, r2
 801282e:	2b00      	cmp	r3, #0
 8012830:	d012      	beq.n	8012858 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	681b      	ldr	r3, [r3, #0]
 8012836:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8012838:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801283c:	4293      	cmp	r3, r2
 801283e:	d00b      	beq.n	8012858 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8012840:	68fb      	ldr	r3, [r7, #12]
 8012842:	330c      	adds	r3, #12
 8012844:	681b      	ldr	r3, [r3, #0]
 8012846:	2b00      	cmp	r3, #0
 8012848:	d003      	beq.n	8012852 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801284a:	68fb      	ldr	r3, [r7, #12]
 801284c:	330c      	adds	r3, #12
 801284e:	61bb      	str	r3, [r7, #24]
 8012850:	e002      	b.n	8012858 <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8012852:	f06f 0303 	mvn.w	r3, #3
 8012856:	e069      	b.n	801292c <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8012858:	4b3c      	ldr	r3, [pc, #240]	; (801294c <etharp_output+0x1d4>)
 801285a:	781b      	ldrb	r3, [r3, #0]
 801285c:	4619      	mov	r1, r3
 801285e:	4a3c      	ldr	r2, [pc, #240]	; (8012950 <etharp_output+0x1d8>)
 8012860:	460b      	mov	r3, r1
 8012862:	005b      	lsls	r3, r3, #1
 8012864:	440b      	add	r3, r1
 8012866:	00db      	lsls	r3, r3, #3
 8012868:	4413      	add	r3, r2
 801286a:	3314      	adds	r3, #20
 801286c:	781b      	ldrb	r3, [r3, #0]
 801286e:	2b01      	cmp	r3, #1
 8012870:	d917      	bls.n	80128a2 <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8012872:	69bb      	ldr	r3, [r7, #24]
 8012874:	681a      	ldr	r2, [r3, #0]
 8012876:	4b35      	ldr	r3, [pc, #212]	; (801294c <etharp_output+0x1d4>)
 8012878:	781b      	ldrb	r3, [r3, #0]
 801287a:	4618      	mov	r0, r3
 801287c:	4934      	ldr	r1, [pc, #208]	; (8012950 <etharp_output+0x1d8>)
 801287e:	4603      	mov	r3, r0
 8012880:	005b      	lsls	r3, r3, #1
 8012882:	4403      	add	r3, r0
 8012884:	00db      	lsls	r3, r3, #3
 8012886:	440b      	add	r3, r1
 8012888:	3304      	adds	r3, #4
 801288a:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801288c:	429a      	cmp	r2, r3
 801288e:	d108      	bne.n	80128a2 <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8012890:	4b2e      	ldr	r3, [pc, #184]	; (801294c <etharp_output+0x1d4>)
 8012892:	781b      	ldrb	r3, [r3, #0]
 8012894:	461a      	mov	r2, r3
 8012896:	68b9      	ldr	r1, [r7, #8]
 8012898:	68f8      	ldr	r0, [r7, #12]
 801289a:	f7ff fed3 	bl	8012644 <etharp_output_to_arp_index>
 801289e:	4603      	mov	r3, r0
 80128a0:	e044      	b.n	801292c <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80128a2:	2300      	movs	r3, #0
 80128a4:	75fb      	strb	r3, [r7, #23]
 80128a6:	e02a      	b.n	80128fe <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80128a8:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80128ac:	4928      	ldr	r1, [pc, #160]	; (8012950 <etharp_output+0x1d8>)
 80128ae:	4613      	mov	r3, r2
 80128b0:	005b      	lsls	r3, r3, #1
 80128b2:	4413      	add	r3, r2
 80128b4:	00db      	lsls	r3, r3, #3
 80128b6:	440b      	add	r3, r1
 80128b8:	3314      	adds	r3, #20
 80128ba:	781b      	ldrb	r3, [r3, #0]
 80128bc:	2b01      	cmp	r3, #1
 80128be:	d918      	bls.n	80128f2 <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 80128c0:	69bb      	ldr	r3, [r7, #24]
 80128c2:	6819      	ldr	r1, [r3, #0]
 80128c4:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80128c8:	4821      	ldr	r0, [pc, #132]	; (8012950 <etharp_output+0x1d8>)
 80128ca:	4613      	mov	r3, r2
 80128cc:	005b      	lsls	r3, r3, #1
 80128ce:	4413      	add	r3, r2
 80128d0:	00db      	lsls	r3, r3, #3
 80128d2:	4403      	add	r3, r0
 80128d4:	3304      	adds	r3, #4
 80128d6:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80128d8:	4299      	cmp	r1, r3
 80128da:	d10a      	bne.n	80128f2 <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 80128dc:	7dfa      	ldrb	r2, [r7, #23]
 80128de:	4b1b      	ldr	r3, [pc, #108]	; (801294c <etharp_output+0x1d4>)
 80128e0:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80128e2:	7dfb      	ldrb	r3, [r7, #23]
 80128e4:	461a      	mov	r2, r3
 80128e6:	68b9      	ldr	r1, [r7, #8]
 80128e8:	68f8      	ldr	r0, [r7, #12]
 80128ea:	f7ff feab 	bl	8012644 <etharp_output_to_arp_index>
 80128ee:	4603      	mov	r3, r0
 80128f0:	e01c      	b.n	801292c <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80128f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80128f6:	b2db      	uxtb	r3, r3
 80128f8:	3301      	adds	r3, #1
 80128fa:	b2db      	uxtb	r3, r3
 80128fc:	75fb      	strb	r3, [r7, #23]
 80128fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012902:	2b09      	cmp	r3, #9
 8012904:	ddd0      	ble.n	80128a8 <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8012906:	68ba      	ldr	r2, [r7, #8]
 8012908:	69b9      	ldr	r1, [r7, #24]
 801290a:	68f8      	ldr	r0, [r7, #12]
 801290c:	f000 f822 	bl	8012954 <etharp_query>
 8012910:	4603      	mov	r3, r0
 8012912:	e00b      	b.n	801292c <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 8012914:	68fb      	ldr	r3, [r7, #12]
 8012916:	f103 0229 	add.w	r2, r3, #41	; 0x29
 801291a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801291e:	9300      	str	r3, [sp, #0]
 8012920:	69fb      	ldr	r3, [r7, #28]
 8012922:	68b9      	ldr	r1, [r7, #8]
 8012924:	68f8      	ldr	r0, [r7, #12]
 8012926:	f001 fcbf 	bl	80142a8 <ethernet_output>
 801292a:	4603      	mov	r3, r0
}
 801292c:	4618      	mov	r0, r3
 801292e:	3720      	adds	r7, #32
 8012930:	46bd      	mov	sp, r7
 8012932:	bd80      	pop	{r7, pc}
 8012934:	0801897c 	.word	0x0801897c
 8012938:	08018acc 	.word	0x08018acc
 801293c:	080189f4 	.word	0x080189f4
 8012940:	08018b1c 	.word	0x08018b1c
 8012944:	08018abc 	.word	0x08018abc
 8012948:	080191d0 	.word	0x080191d0
 801294c:	200005cc 	.word	0x200005cc
 8012950:	200004dc 	.word	0x200004dc

08012954 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8012954:	b580      	push	{r7, lr}
 8012956:	b08c      	sub	sp, #48	; 0x30
 8012958:	af02      	add	r7, sp, #8
 801295a:	60f8      	str	r0, [r7, #12]
 801295c:	60b9      	str	r1, [r7, #8]
 801295e:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 8012960:	68fb      	ldr	r3, [r7, #12]
 8012962:	3329      	adds	r3, #41	; 0x29
 8012964:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8012966:	23ff      	movs	r3, #255	; 0xff
 8012968:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801296c:	2300      	movs	r3, #0
 801296e:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8012970:	68bb      	ldr	r3, [r7, #8]
 8012972:	681b      	ldr	r3, [r3, #0]
 8012974:	68f9      	ldr	r1, [r7, #12]
 8012976:	4618      	mov	r0, r3
 8012978:	f000 fdf6 	bl	8013568 <ip4_addr_isbroadcast_u32>
 801297c:	4603      	mov	r3, r0
 801297e:	2b00      	cmp	r3, #0
 8012980:	d10c      	bne.n	801299c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8012982:	68bb      	ldr	r3, [r7, #8]
 8012984:	681b      	ldr	r3, [r3, #0]
 8012986:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801298a:	2be0      	cmp	r3, #224	; 0xe0
 801298c:	d006      	beq.n	801299c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801298e:	68bb      	ldr	r3, [r7, #8]
 8012990:	2b00      	cmp	r3, #0
 8012992:	d003      	beq.n	801299c <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8012994:	68bb      	ldr	r3, [r7, #8]
 8012996:	681b      	ldr	r3, [r3, #0]
 8012998:	2b00      	cmp	r3, #0
 801299a:	d102      	bne.n	80129a2 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801299c:	f06f 030f 	mvn.w	r3, #15
 80129a0:	e10f      	b.n	8012bc2 <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80129a2:	68fa      	ldr	r2, [r7, #12]
 80129a4:	2101      	movs	r1, #1
 80129a6:	68b8      	ldr	r0, [r7, #8]
 80129a8:	f7ff fba2 	bl	80120f0 <etharp_find_entry>
 80129ac:	4603      	mov	r3, r0
 80129ae:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 80129b0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80129b4:	2b00      	cmp	r3, #0
 80129b6:	da02      	bge.n	80129be <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 80129b8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80129bc:	e101      	b.n	8012bc2 <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80129be:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80129c2:	4982      	ldr	r1, [pc, #520]	; (8012bcc <etharp_query+0x278>)
 80129c4:	4613      	mov	r3, r2
 80129c6:	005b      	lsls	r3, r3, #1
 80129c8:	4413      	add	r3, r2
 80129ca:	00db      	lsls	r3, r3, #3
 80129cc:	440b      	add	r3, r1
 80129ce:	3314      	adds	r3, #20
 80129d0:	781b      	ldrb	r3, [r3, #0]
 80129d2:	2b00      	cmp	r3, #0
 80129d4:	d117      	bne.n	8012a06 <etharp_query+0xb2>
    is_new_entry = 1;
 80129d6:	2301      	movs	r3, #1
 80129d8:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80129da:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80129de:	497b      	ldr	r1, [pc, #492]	; (8012bcc <etharp_query+0x278>)
 80129e0:	4613      	mov	r3, r2
 80129e2:	005b      	lsls	r3, r3, #1
 80129e4:	4413      	add	r3, r2
 80129e6:	00db      	lsls	r3, r3, #3
 80129e8:	440b      	add	r3, r1
 80129ea:	3314      	adds	r3, #20
 80129ec:	2201      	movs	r2, #1
 80129ee:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 80129f0:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80129f4:	4975      	ldr	r1, [pc, #468]	; (8012bcc <etharp_query+0x278>)
 80129f6:	4613      	mov	r3, r2
 80129f8:	005b      	lsls	r3, r3, #1
 80129fa:	4413      	add	r3, r2
 80129fc:	00db      	lsls	r3, r3, #3
 80129fe:	440b      	add	r3, r1
 8012a00:	3308      	adds	r3, #8
 8012a02:	68fa      	ldr	r2, [r7, #12]
 8012a04:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8012a06:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012a0a:	4970      	ldr	r1, [pc, #448]	; (8012bcc <etharp_query+0x278>)
 8012a0c:	4613      	mov	r3, r2
 8012a0e:	005b      	lsls	r3, r3, #1
 8012a10:	4413      	add	r3, r2
 8012a12:	00db      	lsls	r3, r3, #3
 8012a14:	440b      	add	r3, r1
 8012a16:	3314      	adds	r3, #20
 8012a18:	781b      	ldrb	r3, [r3, #0]
 8012a1a:	2b01      	cmp	r3, #1
 8012a1c:	d012      	beq.n	8012a44 <etharp_query+0xf0>
 8012a1e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012a22:	496a      	ldr	r1, [pc, #424]	; (8012bcc <etharp_query+0x278>)
 8012a24:	4613      	mov	r3, r2
 8012a26:	005b      	lsls	r3, r3, #1
 8012a28:	4413      	add	r3, r2
 8012a2a:	00db      	lsls	r3, r3, #3
 8012a2c:	440b      	add	r3, r1
 8012a2e:	3314      	adds	r3, #20
 8012a30:	781b      	ldrb	r3, [r3, #0]
 8012a32:	2b01      	cmp	r3, #1
 8012a34:	d806      	bhi.n	8012a44 <etharp_query+0xf0>
 8012a36:	4b66      	ldr	r3, [pc, #408]	; (8012bd0 <etharp_query+0x27c>)
 8012a38:	f240 32c9 	movw	r2, #969	; 0x3c9
 8012a3c:	4965      	ldr	r1, [pc, #404]	; (8012bd4 <etharp_query+0x280>)
 8012a3e:	4866      	ldr	r0, [pc, #408]	; (8012bd8 <etharp_query+0x284>)
 8012a40:	f003 f95c 	bl	8015cfc <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8012a44:	6a3b      	ldr	r3, [r7, #32]
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d102      	bne.n	8012a50 <etharp_query+0xfc>
 8012a4a:	687b      	ldr	r3, [r7, #4]
 8012a4c:	2b00      	cmp	r3, #0
 8012a4e:	d10c      	bne.n	8012a6a <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8012a50:	68b9      	ldr	r1, [r7, #8]
 8012a52:	68f8      	ldr	r0, [r7, #12]
 8012a54:	f000 f976 	bl	8012d44 <etharp_request>
 8012a58:	4603      	mov	r3, r0
 8012a5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8012a5e:	687b      	ldr	r3, [r7, #4]
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	d102      	bne.n	8012a6a <etharp_query+0x116>
      return result;
 8012a64:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012a68:	e0ab      	b.n	8012bc2 <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8012a6a:	687b      	ldr	r3, [r7, #4]
 8012a6c:	2b00      	cmp	r3, #0
 8012a6e:	d106      	bne.n	8012a7e <etharp_query+0x12a>
 8012a70:	4b57      	ldr	r3, [pc, #348]	; (8012bd0 <etharp_query+0x27c>)
 8012a72:	f240 32db 	movw	r2, #987	; 0x3db
 8012a76:	4959      	ldr	r1, [pc, #356]	; (8012bdc <etharp_query+0x288>)
 8012a78:	4857      	ldr	r0, [pc, #348]	; (8012bd8 <etharp_query+0x284>)
 8012a7a:	f003 f93f 	bl	8015cfc <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8012a7e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012a82:	4952      	ldr	r1, [pc, #328]	; (8012bcc <etharp_query+0x278>)
 8012a84:	4613      	mov	r3, r2
 8012a86:	005b      	lsls	r3, r3, #1
 8012a88:	4413      	add	r3, r2
 8012a8a:	00db      	lsls	r3, r3, #3
 8012a8c:	440b      	add	r3, r1
 8012a8e:	3314      	adds	r3, #20
 8012a90:	781b      	ldrb	r3, [r3, #0]
 8012a92:	2b01      	cmp	r3, #1
 8012a94:	d919      	bls.n	8012aca <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 8012a96:	7cfa      	ldrb	r2, [r7, #19]
 8012a98:	4b51      	ldr	r3, [pc, #324]	; (8012be0 <etharp_query+0x28c>)
 8012a9a:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8012a9c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012aa0:	4613      	mov	r3, r2
 8012aa2:	005b      	lsls	r3, r3, #1
 8012aa4:	4413      	add	r3, r2
 8012aa6:	00db      	lsls	r3, r3, #3
 8012aa8:	3308      	adds	r3, #8
 8012aaa:	4a48      	ldr	r2, [pc, #288]	; (8012bcc <etharp_query+0x278>)
 8012aac:	4413      	add	r3, r2
 8012aae:	1d1a      	adds	r2, r3, #4
 8012ab0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012ab4:	9300      	str	r3, [sp, #0]
 8012ab6:	4613      	mov	r3, r2
 8012ab8:	697a      	ldr	r2, [r7, #20]
 8012aba:	6879      	ldr	r1, [r7, #4]
 8012abc:	68f8      	ldr	r0, [r7, #12]
 8012abe:	f001 fbf3 	bl	80142a8 <ethernet_output>
 8012ac2:	4603      	mov	r3, r0
 8012ac4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012ac8:	e079      	b.n	8012bbe <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8012aca:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012ace:	493f      	ldr	r1, [pc, #252]	; (8012bcc <etharp_query+0x278>)
 8012ad0:	4613      	mov	r3, r2
 8012ad2:	005b      	lsls	r3, r3, #1
 8012ad4:	4413      	add	r3, r2
 8012ad6:	00db      	lsls	r3, r3, #3
 8012ad8:	440b      	add	r3, r1
 8012ada:	3314      	adds	r3, #20
 8012adc:	781b      	ldrb	r3, [r3, #0]
 8012ade:	2b01      	cmp	r3, #1
 8012ae0:	d16d      	bne.n	8012bbe <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8012ae2:	2300      	movs	r3, #0
 8012ae4:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 8012ae6:	687b      	ldr	r3, [r7, #4]
 8012ae8:	61fb      	str	r3, [r7, #28]
    while (p) {
 8012aea:	e01a      	b.n	8012b22 <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8012aec:	69fb      	ldr	r3, [r7, #28]
 8012aee:	895a      	ldrh	r2, [r3, #10]
 8012af0:	69fb      	ldr	r3, [r7, #28]
 8012af2:	891b      	ldrh	r3, [r3, #8]
 8012af4:	429a      	cmp	r2, r3
 8012af6:	d10a      	bne.n	8012b0e <etharp_query+0x1ba>
 8012af8:	69fb      	ldr	r3, [r7, #28]
 8012afa:	681b      	ldr	r3, [r3, #0]
 8012afc:	2b00      	cmp	r3, #0
 8012afe:	d006      	beq.n	8012b0e <etharp_query+0x1ba>
 8012b00:	4b33      	ldr	r3, [pc, #204]	; (8012bd0 <etharp_query+0x27c>)
 8012b02:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 8012b06:	4937      	ldr	r1, [pc, #220]	; (8012be4 <etharp_query+0x290>)
 8012b08:	4833      	ldr	r0, [pc, #204]	; (8012bd8 <etharp_query+0x284>)
 8012b0a:	f003 f8f7 	bl	8015cfc <iprintf>
      if (p->type != PBUF_ROM) {
 8012b0e:	69fb      	ldr	r3, [r7, #28]
 8012b10:	7b1b      	ldrb	r3, [r3, #12]
 8012b12:	2b01      	cmp	r3, #1
 8012b14:	d002      	beq.n	8012b1c <etharp_query+0x1c8>
        copy_needed = 1;
 8012b16:	2301      	movs	r3, #1
 8012b18:	61bb      	str	r3, [r7, #24]
        break;
 8012b1a:	e005      	b.n	8012b28 <etharp_query+0x1d4>
      }
      p = p->next;
 8012b1c:	69fb      	ldr	r3, [r7, #28]
 8012b1e:	681b      	ldr	r3, [r3, #0]
 8012b20:	61fb      	str	r3, [r7, #28]
    while (p) {
 8012b22:	69fb      	ldr	r3, [r7, #28]
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d1e1      	bne.n	8012aec <etharp_query+0x198>
    }
    if (copy_needed) {
 8012b28:	69bb      	ldr	r3, [r7, #24]
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	d017      	beq.n	8012b5e <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 8012b2e:	69fb      	ldr	r3, [r7, #28]
 8012b30:	891b      	ldrh	r3, [r3, #8]
 8012b32:	2200      	movs	r2, #0
 8012b34:	4619      	mov	r1, r3
 8012b36:	2002      	movs	r0, #2
 8012b38:	f7fd ffbe 	bl	8010ab8 <pbuf_alloc>
 8012b3c:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 8012b3e:	69fb      	ldr	r3, [r7, #28]
 8012b40:	2b00      	cmp	r3, #0
 8012b42:	d011      	beq.n	8012b68 <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 8012b44:	6879      	ldr	r1, [r7, #4]
 8012b46:	69f8      	ldr	r0, [r7, #28]
 8012b48:	f7fe fc56 	bl	80113f8 <pbuf_copy>
 8012b4c:	4603      	mov	r3, r0
 8012b4e:	2b00      	cmp	r3, #0
 8012b50:	d00a      	beq.n	8012b68 <etharp_query+0x214>
          pbuf_free(p);
 8012b52:	69f8      	ldr	r0, [r7, #28]
 8012b54:	f7fe fb1e 	bl	8011194 <pbuf_free>
          p = NULL;
 8012b58:	2300      	movs	r3, #0
 8012b5a:	61fb      	str	r3, [r7, #28]
 8012b5c:	e004      	b.n	8012b68 <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8012b62:	69f8      	ldr	r0, [r7, #28]
 8012b64:	f7fe fbc0 	bl	80112e8 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8012b68:	69fb      	ldr	r3, [r7, #28]
 8012b6a:	2b00      	cmp	r3, #0
 8012b6c:	d024      	beq.n	8012bb8 <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8012b6e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012b72:	4916      	ldr	r1, [pc, #88]	; (8012bcc <etharp_query+0x278>)
 8012b74:	4613      	mov	r3, r2
 8012b76:	005b      	lsls	r3, r3, #1
 8012b78:	4413      	add	r3, r2
 8012b7a:	00db      	lsls	r3, r3, #3
 8012b7c:	440b      	add	r3, r1
 8012b7e:	681b      	ldr	r3, [r3, #0]
 8012b80:	2b00      	cmp	r3, #0
 8012b82:	d00b      	beq.n	8012b9c <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 8012b84:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012b88:	4910      	ldr	r1, [pc, #64]	; (8012bcc <etharp_query+0x278>)
 8012b8a:	4613      	mov	r3, r2
 8012b8c:	005b      	lsls	r3, r3, #1
 8012b8e:	4413      	add	r3, r2
 8012b90:	00db      	lsls	r3, r3, #3
 8012b92:	440b      	add	r3, r1
 8012b94:	681b      	ldr	r3, [r3, #0]
 8012b96:	4618      	mov	r0, r3
 8012b98:	f7fe fafc 	bl	8011194 <pbuf_free>
      }
      arp_table[i].q = p;
 8012b9c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012ba0:	490a      	ldr	r1, [pc, #40]	; (8012bcc <etharp_query+0x278>)
 8012ba2:	4613      	mov	r3, r2
 8012ba4:	005b      	lsls	r3, r3, #1
 8012ba6:	4413      	add	r3, r2
 8012ba8:	00db      	lsls	r3, r3, #3
 8012baa:	440b      	add	r3, r1
 8012bac:	69fa      	ldr	r2, [r7, #28]
 8012bae:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8012bb0:	2300      	movs	r3, #0
 8012bb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012bb6:	e002      	b.n	8012bbe <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8012bb8:	23ff      	movs	r3, #255	; 0xff
 8012bba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8012bbe:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8012bc2:	4618      	mov	r0, r3
 8012bc4:	3728      	adds	r7, #40	; 0x28
 8012bc6:	46bd      	mov	sp, r7
 8012bc8:	bd80      	pop	{r7, pc}
 8012bca:	bf00      	nop
 8012bcc:	200004dc 	.word	0x200004dc
 8012bd0:	0801897c 	.word	0x0801897c
 8012bd4:	08018b28 	.word	0x08018b28
 8012bd8:	080189f4 	.word	0x080189f4
 8012bdc:	08018b1c 	.word	0x08018b1c
 8012be0:	200005cc 	.word	0x200005cc
 8012be4:	08018b50 	.word	0x08018b50

08012be8 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8012be8:	b580      	push	{r7, lr}
 8012bea:	b08a      	sub	sp, #40	; 0x28
 8012bec:	af02      	add	r7, sp, #8
 8012bee:	60f8      	str	r0, [r7, #12]
 8012bf0:	60b9      	str	r1, [r7, #8]
 8012bf2:	607a      	str	r2, [r7, #4]
 8012bf4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8012bf6:	2300      	movs	r3, #0
 8012bf8:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8012bfa:	68fb      	ldr	r3, [r7, #12]
 8012bfc:	2b00      	cmp	r3, #0
 8012bfe:	d106      	bne.n	8012c0e <etharp_raw+0x26>
 8012c00:	4b3a      	ldr	r3, [pc, #232]	; (8012cec <etharp_raw+0x104>)
 8012c02:	f44f 628b 	mov.w	r2, #1112	; 0x458
 8012c06:	493a      	ldr	r1, [pc, #232]	; (8012cf0 <etharp_raw+0x108>)
 8012c08:	483a      	ldr	r0, [pc, #232]	; (8012cf4 <etharp_raw+0x10c>)
 8012c0a:	f003 f877 	bl	8015cfc <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8012c0e:	2200      	movs	r2, #0
 8012c10:	211c      	movs	r1, #28
 8012c12:	2002      	movs	r0, #2
 8012c14:	f7fd ff50 	bl	8010ab8 <pbuf_alloc>
 8012c18:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8012c1a:	69bb      	ldr	r3, [r7, #24]
 8012c1c:	2b00      	cmp	r3, #0
 8012c1e:	d102      	bne.n	8012c26 <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8012c20:	f04f 33ff 	mov.w	r3, #4294967295
 8012c24:	e05d      	b.n	8012ce2 <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8012c26:	69bb      	ldr	r3, [r7, #24]
 8012c28:	895b      	ldrh	r3, [r3, #10]
 8012c2a:	2b1b      	cmp	r3, #27
 8012c2c:	d806      	bhi.n	8012c3c <etharp_raw+0x54>
 8012c2e:	4b2f      	ldr	r3, [pc, #188]	; (8012cec <etharp_raw+0x104>)
 8012c30:	f240 4264 	movw	r2, #1124	; 0x464
 8012c34:	4930      	ldr	r1, [pc, #192]	; (8012cf8 <etharp_raw+0x110>)
 8012c36:	482f      	ldr	r0, [pc, #188]	; (8012cf4 <etharp_raw+0x10c>)
 8012c38:	f003 f860 	bl	8015cfc <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8012c3c:	69bb      	ldr	r3, [r7, #24]
 8012c3e:	685b      	ldr	r3, [r3, #4]
 8012c40:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8012c42:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8012c44:	4618      	mov	r0, r3
 8012c46:	f7fd f9cf 	bl	800ffe8 <lwip_htons>
 8012c4a:	4603      	mov	r3, r0
 8012c4c:	461a      	mov	r2, r3
 8012c4e:	697b      	ldr	r3, [r7, #20]
 8012c50:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8012c52:	68fb      	ldr	r3, [r7, #12]
 8012c54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012c58:	2b06      	cmp	r3, #6
 8012c5a:	d006      	beq.n	8012c6a <etharp_raw+0x82>
 8012c5c:	4b23      	ldr	r3, [pc, #140]	; (8012cec <etharp_raw+0x104>)
 8012c5e:	f240 426b 	movw	r2, #1131	; 0x46b
 8012c62:	4926      	ldr	r1, [pc, #152]	; (8012cfc <etharp_raw+0x114>)
 8012c64:	4823      	ldr	r0, [pc, #140]	; (8012cf4 <etharp_raw+0x10c>)
 8012c66:	f003 f849 	bl	8015cfc <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 8012c6a:	697b      	ldr	r3, [r7, #20]
 8012c6c:	3308      	adds	r3, #8
 8012c6e:	2206      	movs	r2, #6
 8012c70:	6839      	ldr	r1, [r7, #0]
 8012c72:	4618      	mov	r0, r3
 8012c74:	f002 fb39 	bl	80152ea <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 8012c78:	697b      	ldr	r3, [r7, #20]
 8012c7a:	3312      	adds	r3, #18
 8012c7c:	2206      	movs	r2, #6
 8012c7e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012c80:	4618      	mov	r0, r3
 8012c82:	f002 fb32 	bl	80152ea <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 8012c86:	697b      	ldr	r3, [r7, #20]
 8012c88:	330e      	adds	r3, #14
 8012c8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012c8c:	6812      	ldr	r2, [r2, #0]
 8012c8e:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 8012c90:	697b      	ldr	r3, [r7, #20]
 8012c92:	3318      	adds	r3, #24
 8012c94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012c96:	6812      	ldr	r2, [r2, #0]
 8012c98:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 8012c9a:	697b      	ldr	r3, [r7, #20]
 8012c9c:	2200      	movs	r2, #0
 8012c9e:	701a      	strb	r2, [r3, #0]
 8012ca0:	2200      	movs	r2, #0
 8012ca2:	f042 0201 	orr.w	r2, r2, #1
 8012ca6:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8012ca8:	697b      	ldr	r3, [r7, #20]
 8012caa:	2200      	movs	r2, #0
 8012cac:	f042 0208 	orr.w	r2, r2, #8
 8012cb0:	709a      	strb	r2, [r3, #2]
 8012cb2:	2200      	movs	r2, #0
 8012cb4:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8012cb6:	697b      	ldr	r3, [r7, #20]
 8012cb8:	2206      	movs	r2, #6
 8012cba:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8012cbc:	697b      	ldr	r3, [r7, #20]
 8012cbe:	2204      	movs	r2, #4
 8012cc0:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8012cc2:	f640 0306 	movw	r3, #2054	; 0x806
 8012cc6:	9300      	str	r3, [sp, #0]
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	68ba      	ldr	r2, [r7, #8]
 8012ccc:	69b9      	ldr	r1, [r7, #24]
 8012cce:	68f8      	ldr	r0, [r7, #12]
 8012cd0:	f001 faea 	bl	80142a8 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8012cd4:	69b8      	ldr	r0, [r7, #24]
 8012cd6:	f7fe fa5d 	bl	8011194 <pbuf_free>
  p = NULL;
 8012cda:	2300      	movs	r3, #0
 8012cdc:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8012cde:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8012ce2:	4618      	mov	r0, r3
 8012ce4:	3720      	adds	r7, #32
 8012ce6:	46bd      	mov	sp, r7
 8012ce8:	bd80      	pop	{r7, pc}
 8012cea:	bf00      	nop
 8012cec:	0801897c 	.word	0x0801897c
 8012cf0:	08018acc 	.word	0x08018acc
 8012cf4:	080189f4 	.word	0x080189f4
 8012cf8:	08018b6c 	.word	0x08018b6c
 8012cfc:	08018ba0 	.word	0x08018ba0

08012d00 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 8012d00:	b580      	push	{r7, lr}
 8012d02:	b088      	sub	sp, #32
 8012d04:	af04      	add	r7, sp, #16
 8012d06:	60f8      	str	r0, [r7, #12]
 8012d08:	60b9      	str	r1, [r7, #8]
 8012d0a:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8012d0c:	68fb      	ldr	r3, [r7, #12]
 8012d0e:	f103 0129 	add.w	r1, r3, #41	; 0x29
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8012d12:	68fb      	ldr	r3, [r7, #12]
 8012d14:	f103 0029 	add.w	r0, r3, #41	; 0x29
 8012d18:	68fb      	ldr	r3, [r7, #12]
 8012d1a:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8012d1c:	2201      	movs	r2, #1
 8012d1e:	9203      	str	r2, [sp, #12]
 8012d20:	68ba      	ldr	r2, [r7, #8]
 8012d22:	9202      	str	r2, [sp, #8]
 8012d24:	4a06      	ldr	r2, [pc, #24]	; (8012d40 <etharp_request_dst+0x40>)
 8012d26:	9201      	str	r2, [sp, #4]
 8012d28:	9300      	str	r3, [sp, #0]
 8012d2a:	4603      	mov	r3, r0
 8012d2c:	687a      	ldr	r2, [r7, #4]
 8012d2e:	68f8      	ldr	r0, [r7, #12]
 8012d30:	f7ff ff5a 	bl	8012be8 <etharp_raw>
 8012d34:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8012d36:	4618      	mov	r0, r3
 8012d38:	3710      	adds	r7, #16
 8012d3a:	46bd      	mov	sp, r7
 8012d3c:	bd80      	pop	{r7, pc}
 8012d3e:	bf00      	nop
 8012d40:	080191d8 	.word	0x080191d8

08012d44 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8012d44:	b580      	push	{r7, lr}
 8012d46:	b082      	sub	sp, #8
 8012d48:	af00      	add	r7, sp, #0
 8012d4a:	6078      	str	r0, [r7, #4]
 8012d4c:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8012d4e:	4a05      	ldr	r2, [pc, #20]	; (8012d64 <etharp_request+0x20>)
 8012d50:	6839      	ldr	r1, [r7, #0]
 8012d52:	6878      	ldr	r0, [r7, #4]
 8012d54:	f7ff ffd4 	bl	8012d00 <etharp_request_dst>
 8012d58:	4603      	mov	r3, r0
}
 8012d5a:	4618      	mov	r0, r3
 8012d5c:	3708      	adds	r7, #8
 8012d5e:	46bd      	mov	sp, r7
 8012d60:	bd80      	pop	{r7, pc}
 8012d62:	bf00      	nop
 8012d64:	080191d0 	.word	0x080191d0

08012d68 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8012d68:	b580      	push	{r7, lr}
 8012d6a:	b08e      	sub	sp, #56	; 0x38
 8012d6c:	af04      	add	r7, sp, #16
 8012d6e:	6078      	str	r0, [r7, #4]
 8012d70:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8012d72:	4b7a      	ldr	r3, [pc, #488]	; (8012f5c <icmp_input+0x1f4>)
 8012d74:	689b      	ldr	r3, [r3, #8]
 8012d76:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 8012d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d7a:	781b      	ldrb	r3, [r3, #0]
 8012d7c:	b29b      	uxth	r3, r3
 8012d7e:	f003 030f 	and.w	r3, r3, #15
 8012d82:	b29b      	uxth	r3, r3
 8012d84:	009b      	lsls	r3, r3, #2
 8012d86:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8012d88:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012d8a:	2b13      	cmp	r3, #19
 8012d8c:	f240 80d1 	bls.w	8012f32 <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	895b      	ldrh	r3, [r3, #10]
 8012d94:	2b03      	cmp	r3, #3
 8012d96:	f240 80ce 	bls.w	8012f36 <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	685b      	ldr	r3, [r3, #4]
 8012d9e:	781b      	ldrb	r3, [r3, #0]
 8012da0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 8012da4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8012da8:	2b00      	cmp	r3, #0
 8012daa:	f000 80bb 	beq.w	8012f24 <icmp_input+0x1bc>
 8012dae:	2b08      	cmp	r3, #8
 8012db0:	f040 80bb 	bne.w	8012f2a <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 8012db4:	4b6a      	ldr	r3, [pc, #424]	; (8012f60 <icmp_input+0x1f8>)
 8012db6:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8012db8:	4b68      	ldr	r3, [pc, #416]	; (8012f5c <icmp_input+0x1f4>)
 8012dba:	695b      	ldr	r3, [r3, #20]
 8012dbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012dc0:	2be0      	cmp	r3, #224	; 0xe0
 8012dc2:	f000 80bf 	beq.w	8012f44 <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8012dc6:	4b65      	ldr	r3, [pc, #404]	; (8012f5c <icmp_input+0x1f4>)
 8012dc8:	695a      	ldr	r2, [r3, #20]
 8012dca:	4b64      	ldr	r3, [pc, #400]	; (8012f5c <icmp_input+0x1f4>)
 8012dcc:	681b      	ldr	r3, [r3, #0]
 8012dce:	4619      	mov	r1, r3
 8012dd0:	4610      	mov	r0, r2
 8012dd2:	f000 fbc9 	bl	8013568 <ip4_addr_isbroadcast_u32>
 8012dd6:	4603      	mov	r3, r0
 8012dd8:	2b00      	cmp	r3, #0
 8012dda:	f040 80b5 	bne.w	8012f48 <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	891b      	ldrh	r3, [r3, #8]
 8012de2:	2b07      	cmp	r3, #7
 8012de4:	f240 80a9 	bls.w	8012f3a <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 8012de8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012dea:	330e      	adds	r3, #14
 8012dec:	b29b      	uxth	r3, r3
 8012dee:	b21b      	sxth	r3, r3
 8012df0:	4619      	mov	r1, r3
 8012df2:	6878      	ldr	r0, [r7, #4]
 8012df4:	f7fe f9aa 	bl	801114c <pbuf_header>
 8012df8:	4603      	mov	r3, r0
 8012dfa:	2b00      	cmp	r3, #0
 8012dfc:	d046      	beq.n	8012e8c <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	891a      	ldrh	r2, [r3, #8]
 8012e02:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012e04:	4413      	add	r3, r2
 8012e06:	b29b      	uxth	r3, r3
 8012e08:	2200      	movs	r2, #0
 8012e0a:	4619      	mov	r1, r3
 8012e0c:	2002      	movs	r0, #2
 8012e0e:	f7fd fe53 	bl	8010ab8 <pbuf_alloc>
 8012e12:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 8012e14:	69bb      	ldr	r3, [r7, #24]
 8012e16:	2b00      	cmp	r3, #0
 8012e18:	f000 8098 	beq.w	8012f4c <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8012e1c:	69bb      	ldr	r3, [r7, #24]
 8012e1e:	895b      	ldrh	r3, [r3, #10]
 8012e20:	461a      	mov	r2, r3
 8012e22:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012e24:	3308      	adds	r3, #8
 8012e26:	429a      	cmp	r2, r3
 8012e28:	d203      	bcs.n	8012e32 <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 8012e2a:	69b8      	ldr	r0, [r7, #24]
 8012e2c:	f7fe f9b2 	bl	8011194 <pbuf_free>
        goto icmperr;
 8012e30:	e08d      	b.n	8012f4e <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 8012e32:	69bb      	ldr	r3, [r7, #24]
 8012e34:	685b      	ldr	r3, [r3, #4]
 8012e36:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8012e38:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012e3a:	4618      	mov	r0, r3
 8012e3c:	f002 fa55 	bl	80152ea <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 8012e40:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012e42:	425b      	negs	r3, r3
 8012e44:	b29b      	uxth	r3, r3
 8012e46:	b21b      	sxth	r3, r3
 8012e48:	4619      	mov	r1, r3
 8012e4a:	69b8      	ldr	r0, [r7, #24]
 8012e4c:	f7fe f97e 	bl	801114c <pbuf_header>
 8012e50:	4603      	mov	r3, r0
 8012e52:	2b00      	cmp	r3, #0
 8012e54:	d009      	beq.n	8012e6a <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8012e56:	4b43      	ldr	r3, [pc, #268]	; (8012f64 <icmp_input+0x1fc>)
 8012e58:	22af      	movs	r2, #175	; 0xaf
 8012e5a:	4943      	ldr	r1, [pc, #268]	; (8012f68 <icmp_input+0x200>)
 8012e5c:	4843      	ldr	r0, [pc, #268]	; (8012f6c <icmp_input+0x204>)
 8012e5e:	f002 ff4d 	bl	8015cfc <iprintf>
        pbuf_free(r);
 8012e62:	69b8      	ldr	r0, [r7, #24]
 8012e64:	f7fe f996 	bl	8011194 <pbuf_free>
        goto icmperr;
 8012e68:	e071      	b.n	8012f4e <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 8012e6a:	6879      	ldr	r1, [r7, #4]
 8012e6c:	69b8      	ldr	r0, [r7, #24]
 8012e6e:	f7fe fac3 	bl	80113f8 <pbuf_copy>
 8012e72:	4603      	mov	r3, r0
 8012e74:	2b00      	cmp	r3, #0
 8012e76:	d003      	beq.n	8012e80 <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 8012e78:	69b8      	ldr	r0, [r7, #24]
 8012e7a:	f7fe f98b 	bl	8011194 <pbuf_free>
        goto icmperr;
 8012e7e:	e066      	b.n	8012f4e <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 8012e80:	6878      	ldr	r0, [r7, #4]
 8012e82:	f7fe f987 	bl	8011194 <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 8012e86:	69bb      	ldr	r3, [r7, #24]
 8012e88:	607b      	str	r3, [r7, #4]
 8012e8a:	e015      	b.n	8012eb8 <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 8012e8c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012e8e:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 8012e92:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8012e96:	33f2      	adds	r3, #242	; 0xf2
 8012e98:	b29b      	uxth	r3, r3
 8012e9a:	b21b      	sxth	r3, r3
 8012e9c:	4619      	mov	r1, r3
 8012e9e:	6878      	ldr	r0, [r7, #4]
 8012ea0:	f7fe f954 	bl	801114c <pbuf_header>
 8012ea4:	4603      	mov	r3, r0
 8012ea6:	2b00      	cmp	r3, #0
 8012ea8:	d006      	beq.n	8012eb8 <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8012eaa:	4b2e      	ldr	r3, [pc, #184]	; (8012f64 <icmp_input+0x1fc>)
 8012eac:	22c0      	movs	r2, #192	; 0xc0
 8012eae:	4930      	ldr	r1, [pc, #192]	; (8012f70 <icmp_input+0x208>)
 8012eb0:	482e      	ldr	r0, [pc, #184]	; (8012f6c <icmp_input+0x204>)
 8012eb2:	f002 ff23 	bl	8015cfc <iprintf>
        goto icmperr;
 8012eb6:	e04a      	b.n	8012f4e <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 8012eb8:	687b      	ldr	r3, [r7, #4]
 8012eba:	685b      	ldr	r3, [r3, #4]
 8012ebc:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 8012ebe:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8012ec2:	4619      	mov	r1, r3
 8012ec4:	6878      	ldr	r0, [r7, #4]
 8012ec6:	f7fe f941 	bl	801114c <pbuf_header>
 8012eca:	4603      	mov	r3, r0
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	d12b      	bne.n	8012f28 <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 8012ed0:	687b      	ldr	r3, [r7, #4]
 8012ed2:	685b      	ldr	r3, [r3, #4]
 8012ed4:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 8012ed6:	69fb      	ldr	r3, [r7, #28]
 8012ed8:	681a      	ldr	r2, [r3, #0]
 8012eda:	693b      	ldr	r3, [r7, #16]
 8012edc:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8012ede:	4b1f      	ldr	r3, [pc, #124]	; (8012f5c <icmp_input+0x1f4>)
 8012ee0:	691a      	ldr	r2, [r3, #16]
 8012ee2:	693b      	ldr	r3, [r7, #16]
 8012ee4:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 8012ee6:	697b      	ldr	r3, [r7, #20]
 8012ee8:	2200      	movs	r2, #0
 8012eea:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 8012eec:	697b      	ldr	r3, [r7, #20]
 8012eee:	2200      	movs	r2, #0
 8012ef0:	709a      	strb	r2, [r3, #2]
 8012ef2:	2200      	movs	r2, #0
 8012ef4:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 8012ef6:	693b      	ldr	r3, [r7, #16]
 8012ef8:	22ff      	movs	r2, #255	; 0xff
 8012efa:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 8012efc:	693b      	ldr	r3, [r7, #16]
 8012efe:	2200      	movs	r2, #0
 8012f00:	729a      	strb	r2, [r3, #10]
 8012f02:	2200      	movs	r2, #0
 8012f04:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8012f06:	683b      	ldr	r3, [r7, #0]
 8012f08:	9302      	str	r3, [sp, #8]
 8012f0a:	2301      	movs	r3, #1
 8012f0c:	9301      	str	r3, [sp, #4]
 8012f0e:	2300      	movs	r3, #0
 8012f10:	9300      	str	r3, [sp, #0]
 8012f12:	23ff      	movs	r3, #255	; 0xff
 8012f14:	2200      	movs	r2, #0
 8012f16:	69f9      	ldr	r1, [r7, #28]
 8012f18:	6878      	ldr	r0, [r7, #4]
 8012f1a:	f000 fa53 	bl	80133c4 <ip4_output_if>
 8012f1e:	4603      	mov	r3, r0
 8012f20:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 8012f22:	e001      	b.n	8012f28 <icmp_input+0x1c0>
    break;
 8012f24:	bf00      	nop
 8012f26:	e000      	b.n	8012f2a <icmp_input+0x1c2>
    break;
 8012f28:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8012f2a:	6878      	ldr	r0, [r7, #4]
 8012f2c:	f7fe f932 	bl	8011194 <pbuf_free>
  return;
 8012f30:	e011      	b.n	8012f56 <icmp_input+0x1ee>
    goto lenerr;
 8012f32:	bf00      	nop
 8012f34:	e002      	b.n	8012f3c <icmp_input+0x1d4>
    goto lenerr;
 8012f36:	bf00      	nop
 8012f38:	e000      	b.n	8012f3c <icmp_input+0x1d4>
      goto lenerr;
 8012f3a:	bf00      	nop
lenerr:
  pbuf_free(p);
 8012f3c:	6878      	ldr	r0, [r7, #4]
 8012f3e:	f7fe f929 	bl	8011194 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8012f42:	e008      	b.n	8012f56 <icmp_input+0x1ee>
      goto icmperr;
 8012f44:	bf00      	nop
 8012f46:	e002      	b.n	8012f4e <icmp_input+0x1e6>
      goto icmperr;
 8012f48:	bf00      	nop
 8012f4a:	e000      	b.n	8012f4e <icmp_input+0x1e6>
        goto icmperr;
 8012f4c:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8012f4e:	6878      	ldr	r0, [r7, #4]
 8012f50:	f7fe f920 	bl	8011194 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8012f54:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8012f56:	3728      	adds	r7, #40	; 0x28
 8012f58:	46bd      	mov	sp, r7
 8012f5a:	bd80      	pop	{r7, pc}
 8012f5c:	200046f0 	.word	0x200046f0
 8012f60:	20004704 	.word	0x20004704
 8012f64:	08018be4 	.word	0x08018be4
 8012f68:	08018c1c 	.word	0x08018c1c
 8012f6c:	08018c54 	.word	0x08018c54
 8012f70:	08018c7c 	.word	0x08018c7c

08012f74 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8012f74:	b580      	push	{r7, lr}
 8012f76:	b082      	sub	sp, #8
 8012f78:	af00      	add	r7, sp, #0
 8012f7a:	6078      	str	r0, [r7, #4]
 8012f7c:	460b      	mov	r3, r1
 8012f7e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8012f80:	78fb      	ldrb	r3, [r7, #3]
 8012f82:	461a      	mov	r2, r3
 8012f84:	2103      	movs	r1, #3
 8012f86:	6878      	ldr	r0, [r7, #4]
 8012f88:	f000 f814 	bl	8012fb4 <icmp_send_response>
}
 8012f8c:	bf00      	nop
 8012f8e:	3708      	adds	r7, #8
 8012f90:	46bd      	mov	sp, r7
 8012f92:	bd80      	pop	{r7, pc}

08012f94 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8012f94:	b580      	push	{r7, lr}
 8012f96:	b082      	sub	sp, #8
 8012f98:	af00      	add	r7, sp, #0
 8012f9a:	6078      	str	r0, [r7, #4]
 8012f9c:	460b      	mov	r3, r1
 8012f9e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8012fa0:	78fb      	ldrb	r3, [r7, #3]
 8012fa2:	461a      	mov	r2, r3
 8012fa4:	210b      	movs	r1, #11
 8012fa6:	6878      	ldr	r0, [r7, #4]
 8012fa8:	f000 f804 	bl	8012fb4 <icmp_send_response>
}
 8012fac:	bf00      	nop
 8012fae:	3708      	adds	r7, #8
 8012fb0:	46bd      	mov	sp, r7
 8012fb2:	bd80      	pop	{r7, pc}

08012fb4 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8012fb4:	b580      	push	{r7, lr}
 8012fb6:	b08c      	sub	sp, #48	; 0x30
 8012fb8:	af04      	add	r7, sp, #16
 8012fba:	6078      	str	r0, [r7, #4]
 8012fbc:	460b      	mov	r3, r1
 8012fbe:	70fb      	strb	r3, [r7, #3]
 8012fc0:	4613      	mov	r3, r2
 8012fc2:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8012fc4:	2200      	movs	r2, #0
 8012fc6:	2124      	movs	r1, #36	; 0x24
 8012fc8:	2001      	movs	r0, #1
 8012fca:	f7fd fd75 	bl	8010ab8 <pbuf_alloc>
 8012fce:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8012fd0:	69fb      	ldr	r3, [r7, #28]
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	d04c      	beq.n	8013070 <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8012fd6:	69fb      	ldr	r3, [r7, #28]
 8012fd8:	895b      	ldrh	r3, [r3, #10]
 8012fda:	2b23      	cmp	r3, #35	; 0x23
 8012fdc:	d806      	bhi.n	8012fec <icmp_send_response+0x38>
 8012fde:	4b26      	ldr	r3, [pc, #152]	; (8013078 <icmp_send_response+0xc4>)
 8012fe0:	f44f 72b1 	mov.w	r2, #354	; 0x162
 8012fe4:	4925      	ldr	r1, [pc, #148]	; (801307c <icmp_send_response+0xc8>)
 8012fe6:	4826      	ldr	r0, [pc, #152]	; (8013080 <icmp_send_response+0xcc>)
 8012fe8:	f002 fe88 	bl	8015cfc <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	685b      	ldr	r3, [r3, #4]
 8012ff0:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8012ff2:	69fb      	ldr	r3, [r7, #28]
 8012ff4:	685b      	ldr	r3, [r3, #4]
 8012ff6:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8012ff8:	697b      	ldr	r3, [r7, #20]
 8012ffa:	78fa      	ldrb	r2, [r7, #3]
 8012ffc:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8012ffe:	697b      	ldr	r3, [r7, #20]
 8013000:	78ba      	ldrb	r2, [r7, #2]
 8013002:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8013004:	697b      	ldr	r3, [r7, #20]
 8013006:	2200      	movs	r2, #0
 8013008:	711a      	strb	r2, [r3, #4]
 801300a:	2200      	movs	r2, #0
 801300c:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801300e:	697b      	ldr	r3, [r7, #20]
 8013010:	2200      	movs	r2, #0
 8013012:	719a      	strb	r2, [r3, #6]
 8013014:	2200      	movs	r2, #0
 8013016:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8013018:	69fb      	ldr	r3, [r7, #28]
 801301a:	685b      	ldr	r3, [r3, #4]
 801301c:	f103 0008 	add.w	r0, r3, #8
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	685b      	ldr	r3, [r3, #4]
 8013024:	221c      	movs	r2, #28
 8013026:	4619      	mov	r1, r3
 8013028:	f002 f95f 	bl	80152ea <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801302c:	69bb      	ldr	r3, [r7, #24]
 801302e:	68db      	ldr	r3, [r3, #12]
 8013030:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 8013032:	f107 030c 	add.w	r3, r7, #12
 8013036:	4618      	mov	r0, r3
 8013038:	f000 f824 	bl	8013084 <ip4_route>
 801303c:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801303e:	693b      	ldr	r3, [r7, #16]
 8013040:	2b00      	cmp	r3, #0
 8013042:	d011      	beq.n	8013068 <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8013044:	697b      	ldr	r3, [r7, #20]
 8013046:	2200      	movs	r2, #0
 8013048:	709a      	strb	r2, [r3, #2]
 801304a:	2200      	movs	r2, #0
 801304c:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801304e:	f107 020c 	add.w	r2, r7, #12
 8013052:	693b      	ldr	r3, [r7, #16]
 8013054:	9302      	str	r3, [sp, #8]
 8013056:	2301      	movs	r3, #1
 8013058:	9301      	str	r3, [sp, #4]
 801305a:	2300      	movs	r3, #0
 801305c:	9300      	str	r3, [sp, #0]
 801305e:	23ff      	movs	r3, #255	; 0xff
 8013060:	2100      	movs	r1, #0
 8013062:	69f8      	ldr	r0, [r7, #28]
 8013064:	f000 f9ae 	bl	80133c4 <ip4_output_if>
  }
  pbuf_free(q);
 8013068:	69f8      	ldr	r0, [r7, #28]
 801306a:	f7fe f893 	bl	8011194 <pbuf_free>
 801306e:	e000      	b.n	8013072 <icmp_send_response+0xbe>
    return;
 8013070:	bf00      	nop
}
 8013072:	3720      	adds	r7, #32
 8013074:	46bd      	mov	sp, r7
 8013076:	bd80      	pop	{r7, pc}
 8013078:	08018be4 	.word	0x08018be4
 801307c:	08018cb0 	.word	0x08018cb0
 8013080:	08018c54 	.word	0x08018c54

08013084 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8013084:	b480      	push	{r7}
 8013086:	b085      	sub	sp, #20
 8013088:	af00      	add	r7, sp, #0
 801308a:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 801308c:	4b30      	ldr	r3, [pc, #192]	; (8013150 <ip4_route+0xcc>)
 801308e:	681b      	ldr	r3, [r3, #0]
 8013090:	60fb      	str	r3, [r7, #12]
 8013092:	e036      	b.n	8013102 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8013094:	68fb      	ldr	r3, [r7, #12]
 8013096:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801309a:	f003 0301 	and.w	r3, r3, #1
 801309e:	b2db      	uxtb	r3, r3
 80130a0:	2b00      	cmp	r3, #0
 80130a2:	d02b      	beq.n	80130fc <ip4_route+0x78>
 80130a4:	68fb      	ldr	r3, [r7, #12]
 80130a6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80130aa:	089b      	lsrs	r3, r3, #2
 80130ac:	f003 0301 	and.w	r3, r3, #1
 80130b0:	b2db      	uxtb	r3, r3
 80130b2:	2b00      	cmp	r3, #0
 80130b4:	d022      	beq.n	80130fc <ip4_route+0x78>
 80130b6:	68fb      	ldr	r3, [r7, #12]
 80130b8:	3304      	adds	r3, #4
 80130ba:	681b      	ldr	r3, [r3, #0]
 80130bc:	2b00      	cmp	r3, #0
 80130be:	d01d      	beq.n	80130fc <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 80130c0:	687b      	ldr	r3, [r7, #4]
 80130c2:	681a      	ldr	r2, [r3, #0]
 80130c4:	68fb      	ldr	r3, [r7, #12]
 80130c6:	3304      	adds	r3, #4
 80130c8:	681b      	ldr	r3, [r3, #0]
 80130ca:	405a      	eors	r2, r3
 80130cc:	68fb      	ldr	r3, [r7, #12]
 80130ce:	3308      	adds	r3, #8
 80130d0:	681b      	ldr	r3, [r3, #0]
 80130d2:	4013      	ands	r3, r2
 80130d4:	2b00      	cmp	r3, #0
 80130d6:	d101      	bne.n	80130dc <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 80130d8:	68fb      	ldr	r3, [r7, #12]
 80130da:	e033      	b.n	8013144 <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 80130dc:	68fb      	ldr	r3, [r7, #12]
 80130de:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80130e2:	f003 0302 	and.w	r3, r3, #2
 80130e6:	2b00      	cmp	r3, #0
 80130e8:	d108      	bne.n	80130fc <ip4_route+0x78>
 80130ea:	687b      	ldr	r3, [r7, #4]
 80130ec:	681a      	ldr	r2, [r3, #0]
 80130ee:	68fb      	ldr	r3, [r7, #12]
 80130f0:	330c      	adds	r3, #12
 80130f2:	681b      	ldr	r3, [r3, #0]
 80130f4:	429a      	cmp	r2, r3
 80130f6:	d101      	bne.n	80130fc <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 80130f8:	68fb      	ldr	r3, [r7, #12]
 80130fa:	e023      	b.n	8013144 <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 80130fc:	68fb      	ldr	r3, [r7, #12]
 80130fe:	681b      	ldr	r3, [r3, #0]
 8013100:	60fb      	str	r3, [r7, #12]
 8013102:	68fb      	ldr	r3, [r7, #12]
 8013104:	2b00      	cmp	r3, #0
 8013106:	d1c5      	bne.n	8013094 <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8013108:	4b12      	ldr	r3, [pc, #72]	; (8013154 <ip4_route+0xd0>)
 801310a:	681b      	ldr	r3, [r3, #0]
 801310c:	2b00      	cmp	r3, #0
 801310e:	d015      	beq.n	801313c <ip4_route+0xb8>
 8013110:	4b10      	ldr	r3, [pc, #64]	; (8013154 <ip4_route+0xd0>)
 8013112:	681b      	ldr	r3, [r3, #0]
 8013114:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8013118:	f003 0301 	and.w	r3, r3, #1
 801311c:	2b00      	cmp	r3, #0
 801311e:	d00d      	beq.n	801313c <ip4_route+0xb8>
 8013120:	4b0c      	ldr	r3, [pc, #48]	; (8013154 <ip4_route+0xd0>)
 8013122:	681b      	ldr	r3, [r3, #0]
 8013124:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8013128:	f003 0304 	and.w	r3, r3, #4
 801312c:	2b00      	cmp	r3, #0
 801312e:	d005      	beq.n	801313c <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 8013130:	4b08      	ldr	r3, [pc, #32]	; (8013154 <ip4_route+0xd0>)
 8013132:	681b      	ldr	r3, [r3, #0]
 8013134:	3304      	adds	r3, #4
 8013136:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8013138:	2b00      	cmp	r3, #0
 801313a:	d101      	bne.n	8013140 <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801313c:	2300      	movs	r3, #0
 801313e:	e001      	b.n	8013144 <ip4_route+0xc0>
  }

  return netif_default;
 8013140:	4b04      	ldr	r3, [pc, #16]	; (8013154 <ip4_route+0xd0>)
 8013142:	681b      	ldr	r3, [r3, #0]
}
 8013144:	4618      	mov	r0, r3
 8013146:	3714      	adds	r7, #20
 8013148:	46bd      	mov	sp, r7
 801314a:	bc80      	pop	{r7}
 801314c:	4770      	bx	lr
 801314e:	bf00      	nop
 8013150:	2000771c 	.word	0x2000771c
 8013154:	20007720 	.word	0x20007720

08013158 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8013158:	b580      	push	{r7, lr}
 801315a:	b086      	sub	sp, #24
 801315c:	af00      	add	r7, sp, #0
 801315e:	6078      	str	r0, [r7, #4]
 8013160:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8013162:	687b      	ldr	r3, [r7, #4]
 8013164:	685b      	ldr	r3, [r3, #4]
 8013166:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8013168:	697b      	ldr	r3, [r7, #20]
 801316a:	781b      	ldrb	r3, [r3, #0]
 801316c:	091b      	lsrs	r3, r3, #4
 801316e:	b2db      	uxtb	r3, r3
 8013170:	2b04      	cmp	r3, #4
 8013172:	d004      	beq.n	801317e <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8013174:	6878      	ldr	r0, [r7, #4]
 8013176:	f7fe f80d 	bl	8011194 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801317a:	2300      	movs	r3, #0
 801317c:	e11a      	b.n	80133b4 <ip4_input+0x25c>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 801317e:	697b      	ldr	r3, [r7, #20]
 8013180:	781b      	ldrb	r3, [r3, #0]
 8013182:	b29b      	uxth	r3, r3
 8013184:	f003 030f 	and.w	r3, r3, #15
 8013188:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 801318a:	897b      	ldrh	r3, [r7, #10]
 801318c:	009b      	lsls	r3, r3, #2
 801318e:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8013190:	697b      	ldr	r3, [r7, #20]
 8013192:	885b      	ldrh	r3, [r3, #2]
 8013194:	b29b      	uxth	r3, r3
 8013196:	4618      	mov	r0, r3
 8013198:	f7fc ff26 	bl	800ffe8 <lwip_htons>
 801319c:	4603      	mov	r3, r0
 801319e:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 80131a0:	687b      	ldr	r3, [r7, #4]
 80131a2:	891b      	ldrh	r3, [r3, #8]
 80131a4:	893a      	ldrh	r2, [r7, #8]
 80131a6:	429a      	cmp	r2, r3
 80131a8:	d204      	bcs.n	80131b4 <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 80131aa:	893b      	ldrh	r3, [r7, #8]
 80131ac:	4619      	mov	r1, r3
 80131ae:	6878      	ldr	r0, [r7, #4]
 80131b0:	f7fd fe7c 	bl	8010eac <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	895b      	ldrh	r3, [r3, #10]
 80131b8:	897a      	ldrh	r2, [r7, #10]
 80131ba:	429a      	cmp	r2, r3
 80131bc:	d807      	bhi.n	80131ce <ip4_input+0x76>
 80131be:	687b      	ldr	r3, [r7, #4]
 80131c0:	891b      	ldrh	r3, [r3, #8]
 80131c2:	893a      	ldrh	r2, [r7, #8]
 80131c4:	429a      	cmp	r2, r3
 80131c6:	d802      	bhi.n	80131ce <ip4_input+0x76>
 80131c8:	897b      	ldrh	r3, [r7, #10]
 80131ca:	2b13      	cmp	r3, #19
 80131cc:	d804      	bhi.n	80131d8 <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 80131ce:	6878      	ldr	r0, [r7, #4]
 80131d0:	f7fd ffe0 	bl	8011194 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 80131d4:	2300      	movs	r3, #0
 80131d6:	e0ed      	b.n	80133b4 <ip4_input+0x25c>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 80131d8:	697b      	ldr	r3, [r7, #20]
 80131da:	691b      	ldr	r3, [r3, #16]
 80131dc:	4a77      	ldr	r2, [pc, #476]	; (80133bc <ip4_input+0x264>)
 80131de:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80131e0:	697b      	ldr	r3, [r7, #20]
 80131e2:	68db      	ldr	r3, [r3, #12]
 80131e4:	4a75      	ldr	r2, [pc, #468]	; (80133bc <ip4_input+0x264>)
 80131e6:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80131e8:	4b74      	ldr	r3, [pc, #464]	; (80133bc <ip4_input+0x264>)
 80131ea:	695b      	ldr	r3, [r3, #20]
 80131ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80131f0:	2be0      	cmp	r3, #224	; 0xe0
 80131f2:	d112      	bne.n	801321a <ip4_input+0xc2>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80131f4:	683b      	ldr	r3, [r7, #0]
 80131f6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80131fa:	f003 0301 	and.w	r3, r3, #1
 80131fe:	b2db      	uxtb	r3, r3
 8013200:	2b00      	cmp	r3, #0
 8013202:	d007      	beq.n	8013214 <ip4_input+0xbc>
 8013204:	683b      	ldr	r3, [r7, #0]
 8013206:	3304      	adds	r3, #4
 8013208:	681b      	ldr	r3, [r3, #0]
 801320a:	2b00      	cmp	r3, #0
 801320c:	d002      	beq.n	8013214 <ip4_input+0xbc>
      netif = inp;
 801320e:	683b      	ldr	r3, [r7, #0]
 8013210:	613b      	str	r3, [r7, #16]
 8013212:	e041      	b.n	8013298 <ip4_input+0x140>
    } else {
      netif = NULL;
 8013214:	2300      	movs	r3, #0
 8013216:	613b      	str	r3, [r7, #16]
 8013218:	e03e      	b.n	8013298 <ip4_input+0x140>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 801321a:	2301      	movs	r3, #1
 801321c:	60fb      	str	r3, [r7, #12]
    netif = inp;
 801321e:	683b      	ldr	r3, [r7, #0]
 8013220:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8013222:	693b      	ldr	r3, [r7, #16]
 8013224:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8013228:	f003 0301 	and.w	r3, r3, #1
 801322c:	b2db      	uxtb	r3, r3
 801322e:	2b00      	cmp	r3, #0
 8013230:	d014      	beq.n	801325c <ip4_input+0x104>
 8013232:	693b      	ldr	r3, [r7, #16]
 8013234:	3304      	adds	r3, #4
 8013236:	681b      	ldr	r3, [r3, #0]
 8013238:	2b00      	cmp	r3, #0
 801323a:	d00f      	beq.n	801325c <ip4_input+0x104>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801323c:	4b5f      	ldr	r3, [pc, #380]	; (80133bc <ip4_input+0x264>)
 801323e:	695a      	ldr	r2, [r3, #20]
 8013240:	693b      	ldr	r3, [r7, #16]
 8013242:	3304      	adds	r3, #4
 8013244:	681b      	ldr	r3, [r3, #0]
 8013246:	429a      	cmp	r2, r3
 8013248:	d026      	beq.n	8013298 <ip4_input+0x140>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801324a:	4b5c      	ldr	r3, [pc, #368]	; (80133bc <ip4_input+0x264>)
 801324c:	695b      	ldr	r3, [r3, #20]
 801324e:	6939      	ldr	r1, [r7, #16]
 8013250:	4618      	mov	r0, r3
 8013252:	f000 f989 	bl	8013568 <ip4_addr_isbroadcast_u32>
 8013256:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8013258:	2b00      	cmp	r3, #0
 801325a:	d11d      	bne.n	8013298 <ip4_input+0x140>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 801325c:	68fb      	ldr	r3, [r7, #12]
 801325e:	2b00      	cmp	r3, #0
 8013260:	d00d      	beq.n	801327e <ip4_input+0x126>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 8013262:	4b56      	ldr	r3, [pc, #344]	; (80133bc <ip4_input+0x264>)
 8013264:	695b      	ldr	r3, [r3, #20]
 8013266:	b2db      	uxtb	r3, r3
 8013268:	2b7f      	cmp	r3, #127	; 0x7f
 801326a:	d102      	bne.n	8013272 <ip4_input+0x11a>
          netif = NULL;
 801326c:	2300      	movs	r3, #0
 801326e:	613b      	str	r3, [r7, #16]
          break;
 8013270:	e012      	b.n	8013298 <ip4_input+0x140>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 8013272:	2300      	movs	r3, #0
 8013274:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 8013276:	4b52      	ldr	r3, [pc, #328]	; (80133c0 <ip4_input+0x268>)
 8013278:	681b      	ldr	r3, [r3, #0]
 801327a:	613b      	str	r3, [r7, #16]
 801327c:	e002      	b.n	8013284 <ip4_input+0x12c>
      } else {
        netif = netif->next;
 801327e:	693b      	ldr	r3, [r7, #16]
 8013280:	681b      	ldr	r3, [r3, #0]
 8013282:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 8013284:	693a      	ldr	r2, [r7, #16]
 8013286:	683b      	ldr	r3, [r7, #0]
 8013288:	429a      	cmp	r2, r3
 801328a:	d102      	bne.n	8013292 <ip4_input+0x13a>
        netif = netif->next;
 801328c:	693b      	ldr	r3, [r7, #16]
 801328e:	681b      	ldr	r3, [r3, #0]
 8013290:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 8013292:	693b      	ldr	r3, [r7, #16]
 8013294:	2b00      	cmp	r3, #0
 8013296:	d1c4      	bne.n	8013222 <ip4_input+0xca>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8013298:	4b48      	ldr	r3, [pc, #288]	; (80133bc <ip4_input+0x264>)
 801329a:	691b      	ldr	r3, [r3, #16]
 801329c:	6839      	ldr	r1, [r7, #0]
 801329e:	4618      	mov	r0, r3
 80132a0:	f000 f962 	bl	8013568 <ip4_addr_isbroadcast_u32>
 80132a4:	4603      	mov	r3, r0
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d105      	bne.n	80132b6 <ip4_input+0x15e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 80132aa:	4b44      	ldr	r3, [pc, #272]	; (80133bc <ip4_input+0x264>)
 80132ac:	691b      	ldr	r3, [r3, #16]
 80132ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80132b2:	2be0      	cmp	r3, #224	; 0xe0
 80132b4:	d104      	bne.n	80132c0 <ip4_input+0x168>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 80132b6:	6878      	ldr	r0, [r7, #4]
 80132b8:	f7fd ff6c 	bl	8011194 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 80132bc:	2300      	movs	r3, #0
 80132be:	e079      	b.n	80133b4 <ip4_input+0x25c>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 80132c0:	693b      	ldr	r3, [r7, #16]
 80132c2:	2b00      	cmp	r3, #0
 80132c4:	d104      	bne.n	80132d0 <ip4_input+0x178>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 80132c6:	6878      	ldr	r0, [r7, #4]
 80132c8:	f7fd ff64 	bl	8011194 <pbuf_free>
    return ERR_OK;
 80132cc:	2300      	movs	r3, #0
 80132ce:	e071      	b.n	80133b4 <ip4_input+0x25c>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 80132d0:	697b      	ldr	r3, [r7, #20]
 80132d2:	88db      	ldrh	r3, [r3, #6]
 80132d4:	b29b      	uxth	r3, r3
 80132d6:	461a      	mov	r2, r3
 80132d8:	f64f 733f 	movw	r3, #65343	; 0xff3f
 80132dc:	4013      	ands	r3, r2
 80132de:	2b00      	cmp	r3, #0
 80132e0:	d00b      	beq.n	80132fa <ip4_input+0x1a2>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 80132e2:	6878      	ldr	r0, [r7, #4]
 80132e4:	f000 fc84 	bl	8013bf0 <ip4_reass>
 80132e8:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 80132ea:	687b      	ldr	r3, [r7, #4]
 80132ec:	2b00      	cmp	r3, #0
 80132ee:	d101      	bne.n	80132f4 <ip4_input+0x19c>
      return ERR_OK;
 80132f0:	2300      	movs	r3, #0
 80132f2:	e05f      	b.n	80133b4 <ip4_input+0x25c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 80132f4:	687b      	ldr	r3, [r7, #4]
 80132f6:	685b      	ldr	r3, [r3, #4]
 80132f8:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 80132fa:	4a30      	ldr	r2, [pc, #192]	; (80133bc <ip4_input+0x264>)
 80132fc:	693b      	ldr	r3, [r7, #16]
 80132fe:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8013300:	4a2e      	ldr	r2, [pc, #184]	; (80133bc <ip4_input+0x264>)
 8013302:	683b      	ldr	r3, [r7, #0]
 8013304:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8013306:	4a2d      	ldr	r2, [pc, #180]	; (80133bc <ip4_input+0x264>)
 8013308:	697b      	ldr	r3, [r7, #20]
 801330a:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 801330c:	697b      	ldr	r3, [r7, #20]
 801330e:	781b      	ldrb	r3, [r3, #0]
 8013310:	b29b      	uxth	r3, r3
 8013312:	f003 030f 	and.w	r3, r3, #15
 8013316:	b29b      	uxth	r3, r3
 8013318:	009b      	lsls	r3, r3, #2
 801331a:	b29a      	uxth	r2, r3
 801331c:	4b27      	ldr	r3, [pc, #156]	; (80133bc <ip4_input+0x264>)
 801331e:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 8013320:	897b      	ldrh	r3, [r7, #10]
 8013322:	425b      	negs	r3, r3
 8013324:	b29b      	uxth	r3, r3
 8013326:	b21b      	sxth	r3, r3
 8013328:	4619      	mov	r1, r3
 801332a:	6878      	ldr	r0, [r7, #4]
 801332c:	f7fd ff0e 	bl	801114c <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 8013330:	697b      	ldr	r3, [r7, #20]
 8013332:	7a5b      	ldrb	r3, [r3, #9]
 8013334:	2b01      	cmp	r3, #1
 8013336:	d006      	beq.n	8013346 <ip4_input+0x1ee>
 8013338:	2b11      	cmp	r3, #17
 801333a:	d109      	bne.n	8013350 <ip4_input+0x1f8>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 801333c:	6839      	ldr	r1, [r7, #0]
 801333e:	6878      	ldr	r0, [r7, #4]
 8013340:	f7fe faca 	bl	80118d8 <udp_input>
      break;
 8013344:	e023      	b.n	801338e <ip4_input+0x236>
      break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 8013346:	6839      	ldr	r1, [r7, #0]
 8013348:	6878      	ldr	r0, [r7, #4]
 801334a:	f7ff fd0d 	bl	8012d68 <icmp_input>
      break;
 801334e:	e01e      	b.n	801338e <ip4_input+0x236>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8013350:	4b1a      	ldr	r3, [pc, #104]	; (80133bc <ip4_input+0x264>)
 8013352:	695b      	ldr	r3, [r3, #20]
 8013354:	6939      	ldr	r1, [r7, #16]
 8013356:	4618      	mov	r0, r3
 8013358:	f000 f906 	bl	8013568 <ip4_addr_isbroadcast_u32>
 801335c:	4603      	mov	r3, r0
 801335e:	2b00      	cmp	r3, #0
 8013360:	d112      	bne.n	8013388 <ip4_input+0x230>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8013362:	4b16      	ldr	r3, [pc, #88]	; (80133bc <ip4_input+0x264>)
 8013364:	695b      	ldr	r3, [r3, #20]
 8013366:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801336a:	2be0      	cmp	r3, #224	; 0xe0
 801336c:	d00c      	beq.n	8013388 <ip4_input+0x230>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 801336e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8013372:	4619      	mov	r1, r3
 8013374:	6878      	ldr	r0, [r7, #4]
 8013376:	f7fd fefb 	bl	8011170 <pbuf_header_force>
        p->payload = iphdr;
 801337a:	687b      	ldr	r3, [r7, #4]
 801337c:	697a      	ldr	r2, [r7, #20]
 801337e:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8013380:	2102      	movs	r1, #2
 8013382:	6878      	ldr	r0, [r7, #4]
 8013384:	f7ff fdf6 	bl	8012f74 <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 8013388:	6878      	ldr	r0, [r7, #4]
 801338a:	f7fd ff03 	bl	8011194 <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801338e:	4b0b      	ldr	r3, [pc, #44]	; (80133bc <ip4_input+0x264>)
 8013390:	2200      	movs	r2, #0
 8013392:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8013394:	4b09      	ldr	r3, [pc, #36]	; (80133bc <ip4_input+0x264>)
 8013396:	2200      	movs	r2, #0
 8013398:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801339a:	4b08      	ldr	r3, [pc, #32]	; (80133bc <ip4_input+0x264>)
 801339c:	2200      	movs	r2, #0
 801339e:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 80133a0:	4b06      	ldr	r3, [pc, #24]	; (80133bc <ip4_input+0x264>)
 80133a2:	2200      	movs	r2, #0
 80133a4:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 80133a6:	4b05      	ldr	r3, [pc, #20]	; (80133bc <ip4_input+0x264>)
 80133a8:	2200      	movs	r2, #0
 80133aa:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 80133ac:	4b03      	ldr	r3, [pc, #12]	; (80133bc <ip4_input+0x264>)
 80133ae:	2200      	movs	r2, #0
 80133b0:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 80133b2:	2300      	movs	r3, #0
}
 80133b4:	4618      	mov	r0, r3
 80133b6:	3718      	adds	r7, #24
 80133b8:	46bd      	mov	sp, r7
 80133ba:	bd80      	pop	{r7, pc}
 80133bc:	200046f0 	.word	0x200046f0
 80133c0:	2000771c 	.word	0x2000771c

080133c4 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 80133c4:	b580      	push	{r7, lr}
 80133c6:	b08a      	sub	sp, #40	; 0x28
 80133c8:	af04      	add	r7, sp, #16
 80133ca:	60f8      	str	r0, [r7, #12]
 80133cc:	60b9      	str	r1, [r7, #8]
 80133ce:	607a      	str	r2, [r7, #4]
 80133d0:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 80133d2:	68bb      	ldr	r3, [r7, #8]
 80133d4:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	2b00      	cmp	r3, #0
 80133da:	d009      	beq.n	80133f0 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 80133dc:	68bb      	ldr	r3, [r7, #8]
 80133de:	2b00      	cmp	r3, #0
 80133e0:	d003      	beq.n	80133ea <ip4_output_if+0x26>
 80133e2:	68bb      	ldr	r3, [r7, #8]
 80133e4:	681b      	ldr	r3, [r3, #0]
 80133e6:	2b00      	cmp	r3, #0
 80133e8:	d102      	bne.n	80133f0 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 80133ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133ec:	3304      	adds	r3, #4
 80133ee:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80133f0:	78fa      	ldrb	r2, [r7, #3]
 80133f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133f4:	9302      	str	r3, [sp, #8]
 80133f6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80133fa:	9301      	str	r3, [sp, #4]
 80133fc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8013400:	9300      	str	r3, [sp, #0]
 8013402:	4613      	mov	r3, r2
 8013404:	687a      	ldr	r2, [r7, #4]
 8013406:	6979      	ldr	r1, [r7, #20]
 8013408:	68f8      	ldr	r0, [r7, #12]
 801340a:	f000 f805 	bl	8013418 <ip4_output_if_src>
 801340e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8013410:	4618      	mov	r0, r3
 8013412:	3718      	adds	r7, #24
 8013414:	46bd      	mov	sp, r7
 8013416:	bd80      	pop	{r7, pc}

08013418 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 8013418:	b580      	push	{r7, lr}
 801341a:	b088      	sub	sp, #32
 801341c:	af00      	add	r7, sp, #0
 801341e:	60f8      	str	r0, [r7, #12]
 8013420:	60b9      	str	r1, [r7, #8]
 8013422:	607a      	str	r2, [r7, #4]
 8013424:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8013426:	68fb      	ldr	r3, [r7, #12]
 8013428:	89db      	ldrh	r3, [r3, #14]
 801342a:	2b01      	cmp	r3, #1
 801342c:	d006      	beq.n	801343c <ip4_output_if_src+0x24>
 801342e:	4b48      	ldr	r3, [pc, #288]	; (8013550 <ip4_output_if_src+0x138>)
 8013430:	f240 3233 	movw	r2, #819	; 0x333
 8013434:	4947      	ldr	r1, [pc, #284]	; (8013554 <ip4_output_if_src+0x13c>)
 8013436:	4848      	ldr	r0, [pc, #288]	; (8013558 <ip4_output_if_src+0x140>)
 8013438:	f002 fc60 	bl	8015cfc <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	2b00      	cmp	r3, #0
 8013440:	d060      	beq.n	8013504 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8013442:	2314      	movs	r3, #20
 8013444:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 8013446:	2114      	movs	r1, #20
 8013448:	68f8      	ldr	r0, [r7, #12]
 801344a:	f7fd fe7f 	bl	801114c <pbuf_header>
 801344e:	4603      	mov	r3, r0
 8013450:	2b00      	cmp	r3, #0
 8013452:	d002      	beq.n	801345a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8013454:	f06f 0301 	mvn.w	r3, #1
 8013458:	e075      	b.n	8013546 <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801345a:	68fb      	ldr	r3, [r7, #12]
 801345c:	685b      	ldr	r3, [r3, #4]
 801345e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8013460:	68fb      	ldr	r3, [r7, #12]
 8013462:	895b      	ldrh	r3, [r3, #10]
 8013464:	2b13      	cmp	r3, #19
 8013466:	d806      	bhi.n	8013476 <ip4_output_if_src+0x5e>
 8013468:	4b39      	ldr	r3, [pc, #228]	; (8013550 <ip4_output_if_src+0x138>)
 801346a:	f240 3261 	movw	r2, #865	; 0x361
 801346e:	493b      	ldr	r1, [pc, #236]	; (801355c <ip4_output_if_src+0x144>)
 8013470:	4839      	ldr	r0, [pc, #228]	; (8013558 <ip4_output_if_src+0x140>)
 8013472:	f002 fc43 	bl	8015cfc <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8013476:	69fb      	ldr	r3, [r7, #28]
 8013478:	78fa      	ldrb	r2, [r7, #3]
 801347a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801347c:	69fb      	ldr	r3, [r7, #28]
 801347e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8013482:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8013484:	687b      	ldr	r3, [r7, #4]
 8013486:	681a      	ldr	r2, [r3, #0]
 8013488:	69fb      	ldr	r3, [r7, #28]
 801348a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801348c:	8b7b      	ldrh	r3, [r7, #26]
 801348e:	089b      	lsrs	r3, r3, #2
 8013490:	b29b      	uxth	r3, r3
 8013492:	b2db      	uxtb	r3, r3
 8013494:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013498:	b2da      	uxtb	r2, r3
 801349a:	69fb      	ldr	r3, [r7, #28]
 801349c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801349e:	69fb      	ldr	r3, [r7, #28]
 80134a0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80134a4:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80134a6:	68fb      	ldr	r3, [r7, #12]
 80134a8:	891b      	ldrh	r3, [r3, #8]
 80134aa:	4618      	mov	r0, r3
 80134ac:	f7fc fd9c 	bl	800ffe8 <lwip_htons>
 80134b0:	4603      	mov	r3, r0
 80134b2:	461a      	mov	r2, r3
 80134b4:	69fb      	ldr	r3, [r7, #28]
 80134b6:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 80134b8:	69fb      	ldr	r3, [r7, #28]
 80134ba:	2200      	movs	r2, #0
 80134bc:	719a      	strb	r2, [r3, #6]
 80134be:	2200      	movs	r2, #0
 80134c0:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80134c2:	4b27      	ldr	r3, [pc, #156]	; (8013560 <ip4_output_if_src+0x148>)
 80134c4:	881b      	ldrh	r3, [r3, #0]
 80134c6:	4618      	mov	r0, r3
 80134c8:	f7fc fd8e 	bl	800ffe8 <lwip_htons>
 80134cc:	4603      	mov	r3, r0
 80134ce:	461a      	mov	r2, r3
 80134d0:	69fb      	ldr	r3, [r7, #28]
 80134d2:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 80134d4:	4b22      	ldr	r3, [pc, #136]	; (8013560 <ip4_output_if_src+0x148>)
 80134d6:	881b      	ldrh	r3, [r3, #0]
 80134d8:	3301      	adds	r3, #1
 80134da:	b29a      	uxth	r2, r3
 80134dc:	4b20      	ldr	r3, [pc, #128]	; (8013560 <ip4_output_if_src+0x148>)
 80134de:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 80134e0:	68bb      	ldr	r3, [r7, #8]
 80134e2:	2b00      	cmp	r3, #0
 80134e4:	d104      	bne.n	80134f0 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 80134e6:	4b1f      	ldr	r3, [pc, #124]	; (8013564 <ip4_output_if_src+0x14c>)
 80134e8:	681a      	ldr	r2, [r3, #0]
 80134ea:	69fb      	ldr	r3, [r7, #28]
 80134ec:	60da      	str	r2, [r3, #12]
 80134ee:	e003      	b.n	80134f8 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 80134f0:	68bb      	ldr	r3, [r7, #8]
 80134f2:	681a      	ldr	r2, [r3, #0]
 80134f4:	69fb      	ldr	r3, [r7, #28]
 80134f6:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 80134f8:	69fb      	ldr	r3, [r7, #28]
 80134fa:	2200      	movs	r2, #0
 80134fc:	729a      	strb	r2, [r3, #10]
 80134fe:	2200      	movs	r2, #0
 8013500:	72da      	strb	r2, [r3, #11]
 8013502:	e008      	b.n	8013516 <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 8013504:	68fb      	ldr	r3, [r7, #12]
 8013506:	685b      	ldr	r3, [r3, #4]
 8013508:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801350a:	69fb      	ldr	r3, [r7, #28]
 801350c:	691b      	ldr	r3, [r3, #16]
 801350e:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8013510:	f107 0314 	add.w	r3, r7, #20
 8013514:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8013516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013518:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801351a:	2b00      	cmp	r3, #0
 801351c:	d00c      	beq.n	8013538 <ip4_output_if_src+0x120>
 801351e:	68fb      	ldr	r3, [r7, #12]
 8013520:	891a      	ldrh	r2, [r3, #8]
 8013522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013524:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8013526:	429a      	cmp	r2, r3
 8013528:	d906      	bls.n	8013538 <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 801352a:	687a      	ldr	r2, [r7, #4]
 801352c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801352e:	68f8      	ldr	r0, [r7, #12]
 8013530:	f000 fd08 	bl	8013f44 <ip4_frag>
 8013534:	4603      	mov	r3, r0
 8013536:	e006      	b.n	8013546 <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8013538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801353a:	695b      	ldr	r3, [r3, #20]
 801353c:	687a      	ldr	r2, [r7, #4]
 801353e:	68f9      	ldr	r1, [r7, #12]
 8013540:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013542:	4798      	blx	r3
 8013544:	4603      	mov	r3, r0
}
 8013546:	4618      	mov	r0, r3
 8013548:	3720      	adds	r7, #32
 801354a:	46bd      	mov	sp, r7
 801354c:	bd80      	pop	{r7, pc}
 801354e:	bf00      	nop
 8013550:	08018cdc 	.word	0x08018cdc
 8013554:	08018d10 	.word	0x08018d10
 8013558:	08018d1c 	.word	0x08018d1c
 801355c:	08018d44 	.word	0x08018d44
 8013560:	200005ce 	.word	0x200005ce
 8013564:	080191cc 	.word	0x080191cc

08013568 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8013568:	b480      	push	{r7}
 801356a:	b085      	sub	sp, #20
 801356c:	af00      	add	r7, sp, #0
 801356e:	6078      	str	r0, [r7, #4]
 8013570:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8013572:	687b      	ldr	r3, [r7, #4]
 8013574:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8013576:	687b      	ldr	r3, [r7, #4]
 8013578:	f1b3 3fff 	cmp.w	r3, #4294967295
 801357c:	d002      	beq.n	8013584 <ip4_addr_isbroadcast_u32+0x1c>
 801357e:	687b      	ldr	r3, [r7, #4]
 8013580:	2b00      	cmp	r3, #0
 8013582:	d101      	bne.n	8013588 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8013584:	2301      	movs	r3, #1
 8013586:	e02a      	b.n	80135de <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8013588:	683b      	ldr	r3, [r7, #0]
 801358a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801358e:	f003 0302 	and.w	r3, r3, #2
 8013592:	2b00      	cmp	r3, #0
 8013594:	d101      	bne.n	801359a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8013596:	2300      	movs	r3, #0
 8013598:	e021      	b.n	80135de <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801359a:	683b      	ldr	r3, [r7, #0]
 801359c:	3304      	adds	r3, #4
 801359e:	681b      	ldr	r3, [r3, #0]
 80135a0:	687a      	ldr	r2, [r7, #4]
 80135a2:	429a      	cmp	r2, r3
 80135a4:	d101      	bne.n	80135aa <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 80135a6:	2300      	movs	r3, #0
 80135a8:	e019      	b.n	80135de <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 80135aa:	68fa      	ldr	r2, [r7, #12]
 80135ac:	683b      	ldr	r3, [r7, #0]
 80135ae:	3304      	adds	r3, #4
 80135b0:	681b      	ldr	r3, [r3, #0]
 80135b2:	405a      	eors	r2, r3
 80135b4:	683b      	ldr	r3, [r7, #0]
 80135b6:	3308      	adds	r3, #8
 80135b8:	681b      	ldr	r3, [r3, #0]
 80135ba:	4013      	ands	r3, r2
 80135bc:	2b00      	cmp	r3, #0
 80135be:	d10d      	bne.n	80135dc <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80135c0:	683b      	ldr	r3, [r7, #0]
 80135c2:	3308      	adds	r3, #8
 80135c4:	681b      	ldr	r3, [r3, #0]
 80135c6:	43da      	mvns	r2, r3
 80135c8:	687b      	ldr	r3, [r7, #4]
 80135ca:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 80135cc:	683b      	ldr	r3, [r7, #0]
 80135ce:	3308      	adds	r3, #8
 80135d0:	681b      	ldr	r3, [r3, #0]
 80135d2:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80135d4:	429a      	cmp	r2, r3
 80135d6:	d101      	bne.n	80135dc <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 80135d8:	2301      	movs	r3, #1
 80135da:	e000      	b.n	80135de <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 80135dc:	2300      	movs	r3, #0
  }
}
 80135de:	4618      	mov	r0, r3
 80135e0:	3714      	adds	r7, #20
 80135e2:	46bd      	mov	sp, r7
 80135e4:	bc80      	pop	{r7}
 80135e6:	4770      	bx	lr

080135e8 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 80135e8:	b580      	push	{r7, lr}
 80135ea:	b084      	sub	sp, #16
 80135ec:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 80135ee:	2300      	movs	r3, #0
 80135f0:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 80135f2:	4b12      	ldr	r3, [pc, #72]	; (801363c <ip_reass_tmr+0x54>)
 80135f4:	681b      	ldr	r3, [r3, #0]
 80135f6:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 80135f8:	e018      	b.n	801362c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 80135fa:	68fb      	ldr	r3, [r7, #12]
 80135fc:	7fdb      	ldrb	r3, [r3, #31]
 80135fe:	2b00      	cmp	r3, #0
 8013600:	d00b      	beq.n	801361a <ip_reass_tmr+0x32>
      r->timer--;
 8013602:	68fb      	ldr	r3, [r7, #12]
 8013604:	7fdb      	ldrb	r3, [r3, #31]
 8013606:	3b01      	subs	r3, #1
 8013608:	b2da      	uxtb	r2, r3
 801360a:	68fb      	ldr	r3, [r7, #12]
 801360c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 801360e:	68fb      	ldr	r3, [r7, #12]
 8013610:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8013612:	68fb      	ldr	r3, [r7, #12]
 8013614:	681b      	ldr	r3, [r3, #0]
 8013616:	60fb      	str	r3, [r7, #12]
 8013618:	e008      	b.n	801362c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801361a:	68fb      	ldr	r3, [r7, #12]
 801361c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801361e:	68fb      	ldr	r3, [r7, #12]
 8013620:	681b      	ldr	r3, [r3, #0]
 8013622:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8013624:	68b9      	ldr	r1, [r7, #8]
 8013626:	6878      	ldr	r0, [r7, #4]
 8013628:	f000 f80a 	bl	8013640 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801362c:	68fb      	ldr	r3, [r7, #12]
 801362e:	2b00      	cmp	r3, #0
 8013630:	d1e3      	bne.n	80135fa <ip_reass_tmr+0x12>
     }
   }
}
 8013632:	bf00      	nop
 8013634:	3710      	adds	r7, #16
 8013636:	46bd      	mov	sp, r7
 8013638:	bd80      	pop	{r7, pc}
 801363a:	bf00      	nop
 801363c:	200005d0 	.word	0x200005d0

08013640 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8013640:	b580      	push	{r7, lr}
 8013642:	b088      	sub	sp, #32
 8013644:	af00      	add	r7, sp, #0
 8013646:	6078      	str	r0, [r7, #4]
 8013648:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801364a:	2300      	movs	r3, #0
 801364c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801364e:	683a      	ldr	r2, [r7, #0]
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	429a      	cmp	r2, r3
 8013654:	d105      	bne.n	8013662 <ip_reass_free_complete_datagram+0x22>
 8013656:	4b45      	ldr	r3, [pc, #276]	; (801376c <ip_reass_free_complete_datagram+0x12c>)
 8013658:	22ab      	movs	r2, #171	; 0xab
 801365a:	4945      	ldr	r1, [pc, #276]	; (8013770 <ip_reass_free_complete_datagram+0x130>)
 801365c:	4845      	ldr	r0, [pc, #276]	; (8013774 <ip_reass_free_complete_datagram+0x134>)
 801365e:	f002 fb4d 	bl	8015cfc <iprintf>
  if (prev != NULL) {
 8013662:	683b      	ldr	r3, [r7, #0]
 8013664:	2b00      	cmp	r3, #0
 8013666:	d00a      	beq.n	801367e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8013668:	683b      	ldr	r3, [r7, #0]
 801366a:	681b      	ldr	r3, [r3, #0]
 801366c:	687a      	ldr	r2, [r7, #4]
 801366e:	429a      	cmp	r2, r3
 8013670:	d005      	beq.n	801367e <ip_reass_free_complete_datagram+0x3e>
 8013672:	4b3e      	ldr	r3, [pc, #248]	; (801376c <ip_reass_free_complete_datagram+0x12c>)
 8013674:	22ad      	movs	r2, #173	; 0xad
 8013676:	4940      	ldr	r1, [pc, #256]	; (8013778 <ip_reass_free_complete_datagram+0x138>)
 8013678:	483e      	ldr	r0, [pc, #248]	; (8013774 <ip_reass_free_complete_datagram+0x134>)
 801367a:	f002 fb3f 	bl	8015cfc <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801367e:	687b      	ldr	r3, [r7, #4]
 8013680:	685b      	ldr	r3, [r3, #4]
 8013682:	685b      	ldr	r3, [r3, #4]
 8013684:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8013686:	697b      	ldr	r3, [r7, #20]
 8013688:	889b      	ldrh	r3, [r3, #4]
 801368a:	b29b      	uxth	r3, r3
 801368c:	2b00      	cmp	r3, #0
 801368e:	d12a      	bne.n	80136e6 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8013690:	687b      	ldr	r3, [r7, #4]
 8013692:	685b      	ldr	r3, [r3, #4]
 8013694:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8013696:	697b      	ldr	r3, [r7, #20]
 8013698:	681a      	ldr	r2, [r3, #0]
 801369a:	687b      	ldr	r3, [r7, #4]
 801369c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801369e:	69bb      	ldr	r3, [r7, #24]
 80136a0:	6858      	ldr	r0, [r3, #4]
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	3308      	adds	r3, #8
 80136a6:	2214      	movs	r2, #20
 80136a8:	4619      	mov	r1, r3
 80136aa:	f001 fe1e 	bl	80152ea <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80136ae:	2101      	movs	r1, #1
 80136b0:	69b8      	ldr	r0, [r7, #24]
 80136b2:	f7ff fc6f 	bl	8012f94 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 80136b6:	69b8      	ldr	r0, [r7, #24]
 80136b8:	f7fd fe00 	bl	80112bc <pbuf_clen>
 80136bc:	4603      	mov	r3, r0
 80136be:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80136c0:	8bfa      	ldrh	r2, [r7, #30]
 80136c2:	8a7b      	ldrh	r3, [r7, #18]
 80136c4:	4413      	add	r3, r2
 80136c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80136ca:	db05      	blt.n	80136d8 <ip_reass_free_complete_datagram+0x98>
 80136cc:	4b27      	ldr	r3, [pc, #156]	; (801376c <ip_reass_free_complete_datagram+0x12c>)
 80136ce:	22bc      	movs	r2, #188	; 0xbc
 80136d0:	492a      	ldr	r1, [pc, #168]	; (801377c <ip_reass_free_complete_datagram+0x13c>)
 80136d2:	4828      	ldr	r0, [pc, #160]	; (8013774 <ip_reass_free_complete_datagram+0x134>)
 80136d4:	f002 fb12 	bl	8015cfc <iprintf>
    pbufs_freed += clen;
 80136d8:	8bfa      	ldrh	r2, [r7, #30]
 80136da:	8a7b      	ldrh	r3, [r7, #18]
 80136dc:	4413      	add	r3, r2
 80136de:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 80136e0:	69b8      	ldr	r0, [r7, #24]
 80136e2:	f7fd fd57 	bl	8011194 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	685b      	ldr	r3, [r3, #4]
 80136ea:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 80136ec:	e01f      	b.n	801372e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 80136ee:	69bb      	ldr	r3, [r7, #24]
 80136f0:	685b      	ldr	r3, [r3, #4]
 80136f2:	617b      	str	r3, [r7, #20]
    pcur = p;
 80136f4:	69bb      	ldr	r3, [r7, #24]
 80136f6:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 80136f8:	697b      	ldr	r3, [r7, #20]
 80136fa:	681b      	ldr	r3, [r3, #0]
 80136fc:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 80136fe:	68f8      	ldr	r0, [r7, #12]
 8013700:	f7fd fddc 	bl	80112bc <pbuf_clen>
 8013704:	4603      	mov	r3, r0
 8013706:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8013708:	8bfa      	ldrh	r2, [r7, #30]
 801370a:	8a7b      	ldrh	r3, [r7, #18]
 801370c:	4413      	add	r3, r2
 801370e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013712:	db05      	blt.n	8013720 <ip_reass_free_complete_datagram+0xe0>
 8013714:	4b15      	ldr	r3, [pc, #84]	; (801376c <ip_reass_free_complete_datagram+0x12c>)
 8013716:	22cc      	movs	r2, #204	; 0xcc
 8013718:	4918      	ldr	r1, [pc, #96]	; (801377c <ip_reass_free_complete_datagram+0x13c>)
 801371a:	4816      	ldr	r0, [pc, #88]	; (8013774 <ip_reass_free_complete_datagram+0x134>)
 801371c:	f002 faee 	bl	8015cfc <iprintf>
    pbufs_freed += clen;
 8013720:	8bfa      	ldrh	r2, [r7, #30]
 8013722:	8a7b      	ldrh	r3, [r7, #18]
 8013724:	4413      	add	r3, r2
 8013726:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8013728:	68f8      	ldr	r0, [r7, #12]
 801372a:	f7fd fd33 	bl	8011194 <pbuf_free>
  while (p != NULL) {
 801372e:	69bb      	ldr	r3, [r7, #24]
 8013730:	2b00      	cmp	r3, #0
 8013732:	d1dc      	bne.n	80136ee <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8013734:	6839      	ldr	r1, [r7, #0]
 8013736:	6878      	ldr	r0, [r7, #4]
 8013738:	f000 f8c2 	bl	80138c0 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 801373c:	4b10      	ldr	r3, [pc, #64]	; (8013780 <ip_reass_free_complete_datagram+0x140>)
 801373e:	881b      	ldrh	r3, [r3, #0]
 8013740:	8bfa      	ldrh	r2, [r7, #30]
 8013742:	429a      	cmp	r2, r3
 8013744:	d905      	bls.n	8013752 <ip_reass_free_complete_datagram+0x112>
 8013746:	4b09      	ldr	r3, [pc, #36]	; (801376c <ip_reass_free_complete_datagram+0x12c>)
 8013748:	22d2      	movs	r2, #210	; 0xd2
 801374a:	490e      	ldr	r1, [pc, #56]	; (8013784 <ip_reass_free_complete_datagram+0x144>)
 801374c:	4809      	ldr	r0, [pc, #36]	; (8013774 <ip_reass_free_complete_datagram+0x134>)
 801374e:	f002 fad5 	bl	8015cfc <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 8013752:	4b0b      	ldr	r3, [pc, #44]	; (8013780 <ip_reass_free_complete_datagram+0x140>)
 8013754:	881a      	ldrh	r2, [r3, #0]
 8013756:	8bfb      	ldrh	r3, [r7, #30]
 8013758:	1ad3      	subs	r3, r2, r3
 801375a:	b29a      	uxth	r2, r3
 801375c:	4b08      	ldr	r3, [pc, #32]	; (8013780 <ip_reass_free_complete_datagram+0x140>)
 801375e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8013760:	8bfb      	ldrh	r3, [r7, #30]
}
 8013762:	4618      	mov	r0, r3
 8013764:	3720      	adds	r7, #32
 8013766:	46bd      	mov	sp, r7
 8013768:	bd80      	pop	{r7, pc}
 801376a:	bf00      	nop
 801376c:	08018d74 	.word	0x08018d74
 8013770:	08018db0 	.word	0x08018db0
 8013774:	08018dbc 	.word	0x08018dbc
 8013778:	08018de4 	.word	0x08018de4
 801377c:	08018df8 	.word	0x08018df8
 8013780:	200005d4 	.word	0x200005d4
 8013784:	08018e18 	.word	0x08018e18

08013788 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8013788:	b580      	push	{r7, lr}
 801378a:	b08a      	sub	sp, #40	; 0x28
 801378c:	af00      	add	r7, sp, #0
 801378e:	6078      	str	r0, [r7, #4]
 8013790:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8013792:	2300      	movs	r3, #0
 8013794:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8013796:	2300      	movs	r3, #0
 8013798:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801379a:	2300      	movs	r3, #0
 801379c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801379e:	2300      	movs	r3, #0
 80137a0:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 80137a2:	2300      	movs	r3, #0
 80137a4:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 80137a6:	4b28      	ldr	r3, [pc, #160]	; (8013848 <ip_reass_remove_oldest_datagram+0xc0>)
 80137a8:	681b      	ldr	r3, [r3, #0]
 80137aa:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80137ac:	e030      	b.n	8013810 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80137ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80137b0:	695a      	ldr	r2, [r3, #20]
 80137b2:	687b      	ldr	r3, [r7, #4]
 80137b4:	68db      	ldr	r3, [r3, #12]
 80137b6:	429a      	cmp	r2, r3
 80137b8:	d10c      	bne.n	80137d4 <ip_reass_remove_oldest_datagram+0x4c>
 80137ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80137bc:	699a      	ldr	r2, [r3, #24]
 80137be:	687b      	ldr	r3, [r7, #4]
 80137c0:	691b      	ldr	r3, [r3, #16]
 80137c2:	429a      	cmp	r2, r3
 80137c4:	d106      	bne.n	80137d4 <ip_reass_remove_oldest_datagram+0x4c>
 80137c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80137c8:	899a      	ldrh	r2, [r3, #12]
 80137ca:	687b      	ldr	r3, [r7, #4]
 80137cc:	889b      	ldrh	r3, [r3, #4]
 80137ce:	b29b      	uxth	r3, r3
 80137d0:	429a      	cmp	r2, r3
 80137d2:	d014      	beq.n	80137fe <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 80137d4:	693b      	ldr	r3, [r7, #16]
 80137d6:	3301      	adds	r3, #1
 80137d8:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 80137da:	6a3b      	ldr	r3, [r7, #32]
 80137dc:	2b00      	cmp	r3, #0
 80137de:	d104      	bne.n	80137ea <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 80137e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80137e2:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80137e4:	69fb      	ldr	r3, [r7, #28]
 80137e6:	61bb      	str	r3, [r7, #24]
 80137e8:	e009      	b.n	80137fe <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 80137ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80137ec:	7fda      	ldrb	r2, [r3, #31]
 80137ee:	6a3b      	ldr	r3, [r7, #32]
 80137f0:	7fdb      	ldrb	r3, [r3, #31]
 80137f2:	429a      	cmp	r2, r3
 80137f4:	d803      	bhi.n	80137fe <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 80137f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80137f8:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80137fa:	69fb      	ldr	r3, [r7, #28]
 80137fc:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 80137fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013800:	681b      	ldr	r3, [r3, #0]
 8013802:	2b00      	cmp	r3, #0
 8013804:	d001      	beq.n	801380a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8013806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013808:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801380a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801380c:	681b      	ldr	r3, [r3, #0]
 801380e:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8013810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013812:	2b00      	cmp	r3, #0
 8013814:	d1cb      	bne.n	80137ae <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8013816:	6a3b      	ldr	r3, [r7, #32]
 8013818:	2b00      	cmp	r3, #0
 801381a:	d008      	beq.n	801382e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801381c:	69b9      	ldr	r1, [r7, #24]
 801381e:	6a38      	ldr	r0, [r7, #32]
 8013820:	f7ff ff0e 	bl	8013640 <ip_reass_free_complete_datagram>
 8013824:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8013826:	697a      	ldr	r2, [r7, #20]
 8013828:	68fb      	ldr	r3, [r7, #12]
 801382a:	4413      	add	r3, r2
 801382c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801382e:	697a      	ldr	r2, [r7, #20]
 8013830:	683b      	ldr	r3, [r7, #0]
 8013832:	429a      	cmp	r2, r3
 8013834:	da02      	bge.n	801383c <ip_reass_remove_oldest_datagram+0xb4>
 8013836:	693b      	ldr	r3, [r7, #16]
 8013838:	2b01      	cmp	r3, #1
 801383a:	dcac      	bgt.n	8013796 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801383c:	697b      	ldr	r3, [r7, #20]
}
 801383e:	4618      	mov	r0, r3
 8013840:	3728      	adds	r7, #40	; 0x28
 8013842:	46bd      	mov	sp, r7
 8013844:	bd80      	pop	{r7, pc}
 8013846:	bf00      	nop
 8013848:	200005d0 	.word	0x200005d0

0801384c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801384c:	b580      	push	{r7, lr}
 801384e:	b084      	sub	sp, #16
 8013850:	af00      	add	r7, sp, #0
 8013852:	6078      	str	r0, [r7, #4]
 8013854:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8013856:	2001      	movs	r0, #1
 8013858:	f7fc ff54 	bl	8010704 <memp_malloc>
 801385c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801385e:	68fb      	ldr	r3, [r7, #12]
 8013860:	2b00      	cmp	r3, #0
 8013862:	d110      	bne.n	8013886 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8013864:	6839      	ldr	r1, [r7, #0]
 8013866:	6878      	ldr	r0, [r7, #4]
 8013868:	f7ff ff8e 	bl	8013788 <ip_reass_remove_oldest_datagram>
 801386c:	4602      	mov	r2, r0
 801386e:	683b      	ldr	r3, [r7, #0]
 8013870:	4293      	cmp	r3, r2
 8013872:	dc03      	bgt.n	801387c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8013874:	2001      	movs	r0, #1
 8013876:	f7fc ff45 	bl	8010704 <memp_malloc>
 801387a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801387c:	68fb      	ldr	r3, [r7, #12]
 801387e:	2b00      	cmp	r3, #0
 8013880:	d101      	bne.n	8013886 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 8013882:	2300      	movs	r3, #0
 8013884:	e016      	b.n	80138b4 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8013886:	2220      	movs	r2, #32
 8013888:	2100      	movs	r1, #0
 801388a:	68f8      	ldr	r0, [r7, #12]
 801388c:	f001 fd38 	bl	8015300 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8013890:	68fb      	ldr	r3, [r7, #12]
 8013892:	2203      	movs	r2, #3
 8013894:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8013896:	4b09      	ldr	r3, [pc, #36]	; (80138bc <ip_reass_enqueue_new_datagram+0x70>)
 8013898:	681a      	ldr	r2, [r3, #0]
 801389a:	68fb      	ldr	r3, [r7, #12]
 801389c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801389e:	4a07      	ldr	r2, [pc, #28]	; (80138bc <ip_reass_enqueue_new_datagram+0x70>)
 80138a0:	68fb      	ldr	r3, [r7, #12]
 80138a2:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 80138a4:	68fb      	ldr	r3, [r7, #12]
 80138a6:	3308      	adds	r3, #8
 80138a8:	2214      	movs	r2, #20
 80138aa:	6879      	ldr	r1, [r7, #4]
 80138ac:	4618      	mov	r0, r3
 80138ae:	f001 fd1c 	bl	80152ea <memcpy>
  return ipr;
 80138b2:	68fb      	ldr	r3, [r7, #12]
}
 80138b4:	4618      	mov	r0, r3
 80138b6:	3710      	adds	r7, #16
 80138b8:	46bd      	mov	sp, r7
 80138ba:	bd80      	pop	{r7, pc}
 80138bc:	200005d0 	.word	0x200005d0

080138c0 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80138c0:	b580      	push	{r7, lr}
 80138c2:	b082      	sub	sp, #8
 80138c4:	af00      	add	r7, sp, #0
 80138c6:	6078      	str	r0, [r7, #4]
 80138c8:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80138ca:	4b10      	ldr	r3, [pc, #64]	; (801390c <ip_reass_dequeue_datagram+0x4c>)
 80138cc:	681b      	ldr	r3, [r3, #0]
 80138ce:	687a      	ldr	r2, [r7, #4]
 80138d0:	429a      	cmp	r2, r3
 80138d2:	d104      	bne.n	80138de <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	681b      	ldr	r3, [r3, #0]
 80138d8:	4a0c      	ldr	r2, [pc, #48]	; (801390c <ip_reass_dequeue_datagram+0x4c>)
 80138da:	6013      	str	r3, [r2, #0]
 80138dc:	e00d      	b.n	80138fa <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80138de:	683b      	ldr	r3, [r7, #0]
 80138e0:	2b00      	cmp	r3, #0
 80138e2:	d106      	bne.n	80138f2 <ip_reass_dequeue_datagram+0x32>
 80138e4:	4b0a      	ldr	r3, [pc, #40]	; (8013910 <ip_reass_dequeue_datagram+0x50>)
 80138e6:	f240 1245 	movw	r2, #325	; 0x145
 80138ea:	490a      	ldr	r1, [pc, #40]	; (8013914 <ip_reass_dequeue_datagram+0x54>)
 80138ec:	480a      	ldr	r0, [pc, #40]	; (8013918 <ip_reass_dequeue_datagram+0x58>)
 80138ee:	f002 fa05 	bl	8015cfc <iprintf>
    prev->next = ipr->next;
 80138f2:	687b      	ldr	r3, [r7, #4]
 80138f4:	681a      	ldr	r2, [r3, #0]
 80138f6:	683b      	ldr	r3, [r7, #0]
 80138f8:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80138fa:	6879      	ldr	r1, [r7, #4]
 80138fc:	2001      	movs	r0, #1
 80138fe:	f7fc ff4d 	bl	801079c <memp_free>
}
 8013902:	bf00      	nop
 8013904:	3708      	adds	r7, #8
 8013906:	46bd      	mov	sp, r7
 8013908:	bd80      	pop	{r7, pc}
 801390a:	bf00      	nop
 801390c:	200005d0 	.word	0x200005d0
 8013910:	08018d74 	.word	0x08018d74
 8013914:	08018e34 	.word	0x08018e34
 8013918:	08018dbc 	.word	0x08018dbc

0801391c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801391c:	b580      	push	{r7, lr}
 801391e:	b08c      	sub	sp, #48	; 0x30
 8013920:	af00      	add	r7, sp, #0
 8013922:	60f8      	str	r0, [r7, #12]
 8013924:	60b9      	str	r1, [r7, #8]
 8013926:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 8013928:	2300      	movs	r3, #0
 801392a:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801392c:	2301      	movs	r3, #1
 801392e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 8013930:	68bb      	ldr	r3, [r7, #8]
 8013932:	685b      	ldr	r3, [r3, #4]
 8013934:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 8013936:	69fb      	ldr	r3, [r7, #28]
 8013938:	885b      	ldrh	r3, [r3, #2]
 801393a:	b29b      	uxth	r3, r3
 801393c:	4618      	mov	r0, r3
 801393e:	f7fc fb53 	bl	800ffe8 <lwip_htons>
 8013942:	4603      	mov	r3, r0
 8013944:	461a      	mov	r2, r3
 8013946:	69fb      	ldr	r3, [r7, #28]
 8013948:	781b      	ldrb	r3, [r3, #0]
 801394a:	b29b      	uxth	r3, r3
 801394c:	f003 030f 	and.w	r3, r3, #15
 8013950:	b29b      	uxth	r3, r3
 8013952:	009b      	lsls	r3, r3, #2
 8013954:	b29b      	uxth	r3, r3
 8013956:	1ad3      	subs	r3, r2, r3
 8013958:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 801395a:	69fb      	ldr	r3, [r7, #28]
 801395c:	88db      	ldrh	r3, [r3, #6]
 801395e:	b29b      	uxth	r3, r3
 8013960:	4618      	mov	r0, r3
 8013962:	f7fc fb41 	bl	800ffe8 <lwip_htons>
 8013966:	4603      	mov	r3, r0
 8013968:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801396c:	b29b      	uxth	r3, r3
 801396e:	00db      	lsls	r3, r3, #3
 8013970:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 8013972:	68bb      	ldr	r3, [r7, #8]
 8013974:	685b      	ldr	r3, [r3, #4]
 8013976:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8013978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801397a:	2200      	movs	r2, #0
 801397c:	701a      	strb	r2, [r3, #0]
 801397e:	2200      	movs	r2, #0
 8013980:	705a      	strb	r2, [r3, #1]
 8013982:	2200      	movs	r2, #0
 8013984:	709a      	strb	r2, [r3, #2]
 8013986:	2200      	movs	r2, #0
 8013988:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801398a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801398c:	8b3a      	ldrh	r2, [r7, #24]
 801398e:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 8013990:	8b3a      	ldrh	r2, [r7, #24]
 8013992:	8b7b      	ldrh	r3, [r7, #26]
 8013994:	4413      	add	r3, r2
 8013996:	b29a      	uxth	r2, r3
 8013998:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801399a:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801399c:	68fb      	ldr	r3, [r7, #12]
 801399e:	685b      	ldr	r3, [r3, #4]
 80139a0:	627b      	str	r3, [r7, #36]	; 0x24
 80139a2:	e061      	b.n	8013a68 <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 80139a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80139a6:	685b      	ldr	r3, [r3, #4]
 80139a8:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 80139aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80139ac:	889b      	ldrh	r3, [r3, #4]
 80139ae:	b29a      	uxth	r2, r3
 80139b0:	697b      	ldr	r3, [r7, #20]
 80139b2:	889b      	ldrh	r3, [r3, #4]
 80139b4:	b29b      	uxth	r3, r3
 80139b6:	429a      	cmp	r2, r3
 80139b8:	d232      	bcs.n	8013a20 <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 80139ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80139bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80139be:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 80139c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d01f      	beq.n	8013a06 <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80139c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80139c8:	889b      	ldrh	r3, [r3, #4]
 80139ca:	b29a      	uxth	r2, r3
 80139cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80139ce:	88db      	ldrh	r3, [r3, #6]
 80139d0:	b29b      	uxth	r3, r3
 80139d2:	429a      	cmp	r2, r3
 80139d4:	f0c0 80e3 	bcc.w	8013b9e <ip_reass_chain_frag_into_datagram_and_validate+0x282>
 80139d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80139da:	88db      	ldrh	r3, [r3, #6]
 80139dc:	b29a      	uxth	r2, r3
 80139de:	697b      	ldr	r3, [r7, #20]
 80139e0:	889b      	ldrh	r3, [r3, #4]
 80139e2:	b29b      	uxth	r3, r3
 80139e4:	429a      	cmp	r2, r3
 80139e6:	f200 80da 	bhi.w	8013b9e <ip_reass_chain_frag_into_datagram_and_validate+0x282>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 80139ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80139ec:	68ba      	ldr	r2, [r7, #8]
 80139ee:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 80139f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80139f2:	88db      	ldrh	r3, [r3, #6]
 80139f4:	b29a      	uxth	r2, r3
 80139f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80139f8:	889b      	ldrh	r3, [r3, #4]
 80139fa:	b29b      	uxth	r3, r3
 80139fc:	429a      	cmp	r2, r3
 80139fe:	d037      	beq.n	8013a70 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8013a00:	2300      	movs	r3, #0
 8013a02:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8013a04:	e034      	b.n	8013a70 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 8013a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a08:	88db      	ldrh	r3, [r3, #6]
 8013a0a:	b29a      	uxth	r2, r3
 8013a0c:	697b      	ldr	r3, [r7, #20]
 8013a0e:	889b      	ldrh	r3, [r3, #4]
 8013a10:	b29b      	uxth	r3, r3
 8013a12:	429a      	cmp	r2, r3
 8013a14:	f200 80c5 	bhi.w	8013ba2 <ip_reass_chain_frag_into_datagram_and_validate+0x286>
        ipr->p = new_p;
 8013a18:	68fb      	ldr	r3, [r7, #12]
 8013a1a:	68ba      	ldr	r2, [r7, #8]
 8013a1c:	605a      	str	r2, [r3, #4]
      break;
 8013a1e:	e027      	b.n	8013a70 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 8013a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a22:	889b      	ldrh	r3, [r3, #4]
 8013a24:	b29a      	uxth	r2, r3
 8013a26:	697b      	ldr	r3, [r7, #20]
 8013a28:	889b      	ldrh	r3, [r3, #4]
 8013a2a:	b29b      	uxth	r3, r3
 8013a2c:	429a      	cmp	r2, r3
 8013a2e:	f000 80ba 	beq.w	8013ba6 <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8013a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a34:	889b      	ldrh	r3, [r3, #4]
 8013a36:	b29a      	uxth	r2, r3
 8013a38:	697b      	ldr	r3, [r7, #20]
 8013a3a:	88db      	ldrh	r3, [r3, #6]
 8013a3c:	b29b      	uxth	r3, r3
 8013a3e:	429a      	cmp	r2, r3
 8013a40:	f0c0 80b3 	bcc.w	8013baa <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8013a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a46:	2b00      	cmp	r3, #0
 8013a48:	d009      	beq.n	8013a5e <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 8013a4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a4c:	88db      	ldrh	r3, [r3, #6]
 8013a4e:	b29a      	uxth	r2, r3
 8013a50:	697b      	ldr	r3, [r7, #20]
 8013a52:	889b      	ldrh	r3, [r3, #4]
 8013a54:	b29b      	uxth	r3, r3
 8013a56:	429a      	cmp	r2, r3
 8013a58:	d001      	beq.n	8013a5e <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8013a5a:	2300      	movs	r3, #0
 8013a5c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8013a5e:	697b      	ldr	r3, [r7, #20]
 8013a60:	681b      	ldr	r3, [r3, #0]
 8013a62:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8013a64:	697b      	ldr	r3, [r7, #20]
 8013a66:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8013a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013a6a:	2b00      	cmp	r3, #0
 8013a6c:	d19a      	bne.n	80139a4 <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 8013a6e:	e000      	b.n	8013a72 <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 8013a70:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8013a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013a74:	2b00      	cmp	r3, #0
 8013a76:	d12d      	bne.n	8013ad4 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 8013a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a7a:	2b00      	cmp	r3, #0
 8013a7c:	d01c      	beq.n	8013ab8 <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8013a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a80:	88db      	ldrh	r3, [r3, #6]
 8013a82:	b29a      	uxth	r2, r3
 8013a84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a86:	889b      	ldrh	r3, [r3, #4]
 8013a88:	b29b      	uxth	r3, r3
 8013a8a:	429a      	cmp	r2, r3
 8013a8c:	d906      	bls.n	8013a9c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 8013a8e:	4b51      	ldr	r3, [pc, #324]	; (8013bd4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8013a90:	f240 12ab 	movw	r2, #427	; 0x1ab
 8013a94:	4950      	ldr	r1, [pc, #320]	; (8013bd8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8013a96:	4851      	ldr	r0, [pc, #324]	; (8013bdc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8013a98:	f002 f930 	bl	8015cfc <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8013a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a9e:	68ba      	ldr	r2, [r7, #8]
 8013aa0:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8013aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013aa4:	88db      	ldrh	r3, [r3, #6]
 8013aa6:	b29a      	uxth	r2, r3
 8013aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013aaa:	889b      	ldrh	r3, [r3, #4]
 8013aac:	b29b      	uxth	r3, r3
 8013aae:	429a      	cmp	r2, r3
 8013ab0:	d010      	beq.n	8013ad4 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 8013ab2:	2300      	movs	r3, #0
 8013ab4:	623b      	str	r3, [r7, #32]
 8013ab6:	e00d      	b.n	8013ad4 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8013ab8:	68fb      	ldr	r3, [r7, #12]
 8013aba:	685b      	ldr	r3, [r3, #4]
 8013abc:	2b00      	cmp	r3, #0
 8013abe:	d006      	beq.n	8013ace <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 8013ac0:	4b44      	ldr	r3, [pc, #272]	; (8013bd4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8013ac2:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 8013ac6:	4946      	ldr	r1, [pc, #280]	; (8013be0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8013ac8:	4844      	ldr	r0, [pc, #272]	; (8013bdc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8013aca:	f002 f917 	bl	8015cfc <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8013ace:	68fb      	ldr	r3, [r7, #12]
 8013ad0:	68ba      	ldr	r2, [r7, #8]
 8013ad2:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	2b00      	cmp	r3, #0
 8013ad8:	d105      	bne.n	8013ae6 <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 8013ada:	68fb      	ldr	r3, [r7, #12]
 8013adc:	7f9b      	ldrb	r3, [r3, #30]
 8013ade:	f003 0301 	and.w	r3, r3, #1
 8013ae2:	2b00      	cmp	r3, #0
 8013ae4:	d059      	beq.n	8013b9a <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 8013ae6:	6a3b      	ldr	r3, [r7, #32]
 8013ae8:	2b00      	cmp	r3, #0
 8013aea:	d04f      	beq.n	8013b8c <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 8013aec:	68fb      	ldr	r3, [r7, #12]
 8013aee:	685b      	ldr	r3, [r3, #4]
 8013af0:	2b00      	cmp	r3, #0
 8013af2:	d006      	beq.n	8013b02 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8013af4:	68fb      	ldr	r3, [r7, #12]
 8013af6:	685b      	ldr	r3, [r3, #4]
 8013af8:	685b      	ldr	r3, [r3, #4]
 8013afa:	889b      	ldrh	r3, [r3, #4]
 8013afc:	b29b      	uxth	r3, r3
 8013afe:	2b00      	cmp	r3, #0
 8013b00:	d002      	beq.n	8013b08 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8013b02:	2300      	movs	r3, #0
 8013b04:	623b      	str	r3, [r7, #32]
 8013b06:	e041      	b.n	8013b8c <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8013b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b0a:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8013b0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b0e:	681b      	ldr	r3, [r3, #0]
 8013b10:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8013b12:	e012      	b.n	8013b3a <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 8013b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b16:	685b      	ldr	r3, [r3, #4]
 8013b18:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8013b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b1c:	88db      	ldrh	r3, [r3, #6]
 8013b1e:	b29a      	uxth	r2, r3
 8013b20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b22:	889b      	ldrh	r3, [r3, #4]
 8013b24:	b29b      	uxth	r3, r3
 8013b26:	429a      	cmp	r2, r3
 8013b28:	d002      	beq.n	8013b30 <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 8013b2a:	2300      	movs	r3, #0
 8013b2c:	623b      	str	r3, [r7, #32]
            break;
 8013b2e:	e007      	b.n	8013b40 <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 8013b30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b32:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8013b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b36:	681b      	ldr	r3, [r3, #0]
 8013b38:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8013b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b3c:	2b00      	cmp	r3, #0
 8013b3e:	d1e9      	bne.n	8013b14 <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8013b40:	6a3b      	ldr	r3, [r7, #32]
 8013b42:	2b00      	cmp	r3, #0
 8013b44:	d022      	beq.n	8013b8c <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8013b46:	68fb      	ldr	r3, [r7, #12]
 8013b48:	685b      	ldr	r3, [r3, #4]
 8013b4a:	2b00      	cmp	r3, #0
 8013b4c:	d106      	bne.n	8013b5c <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 8013b4e:	4b21      	ldr	r3, [pc, #132]	; (8013bd4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8013b50:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 8013b54:	4923      	ldr	r1, [pc, #140]	; (8013be4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8013b56:	4821      	ldr	r0, [pc, #132]	; (8013bdc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8013b58:	f002 f8d0 	bl	8015cfc <iprintf>
          LWIP_ASSERT("sanity check",
 8013b5c:	68fb      	ldr	r3, [r7, #12]
 8013b5e:	685b      	ldr	r3, [r3, #4]
 8013b60:	685b      	ldr	r3, [r3, #4]
 8013b62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013b64:	429a      	cmp	r2, r3
 8013b66:	d106      	bne.n	8013b76 <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 8013b68:	4b1a      	ldr	r3, [pc, #104]	; (8013bd4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8013b6a:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 8013b6e:	491d      	ldr	r1, [pc, #116]	; (8013be4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8013b70:	481a      	ldr	r0, [pc, #104]	; (8013bdc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8013b72:	f002 f8c3 	bl	8015cfc <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8013b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b78:	681b      	ldr	r3, [r3, #0]
 8013b7a:	2b00      	cmp	r3, #0
 8013b7c:	d006      	beq.n	8013b8c <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 8013b7e:	4b15      	ldr	r3, [pc, #84]	; (8013bd4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8013b80:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 8013b84:	4918      	ldr	r1, [pc, #96]	; (8013be8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8013b86:	4815      	ldr	r0, [pc, #84]	; (8013bdc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8013b88:	f002 f8b8 	bl	8015cfc <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8013b8c:	6a3b      	ldr	r3, [r7, #32]
 8013b8e:	2b00      	cmp	r3, #0
 8013b90:	bf14      	ite	ne
 8013b92:	2301      	movne	r3, #1
 8013b94:	2300      	moveq	r3, #0
 8013b96:	b2db      	uxtb	r3, r3
 8013b98:	e018      	b.n	8013bcc <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8013b9a:	2300      	movs	r3, #0
 8013b9c:	e016      	b.n	8013bcc <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
#if IP_REASS_CHECK_OVERLAP
freepbuf:
 8013b9e:	bf00      	nop
 8013ba0:	e004      	b.n	8013bac <ip_reass_chain_frag_into_datagram_and_validate+0x290>
          goto freepbuf;
 8013ba2:	bf00      	nop
 8013ba4:	e002      	b.n	8013bac <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 8013ba6:	bf00      	nop
 8013ba8:	e000      	b.n	8013bac <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 8013baa:	bf00      	nop
  ip_reass_pbufcount -= pbuf_clen(new_p);
 8013bac:	68b8      	ldr	r0, [r7, #8]
 8013bae:	f7fd fb85 	bl	80112bc <pbuf_clen>
 8013bb2:	4603      	mov	r3, r0
 8013bb4:	461a      	mov	r2, r3
 8013bb6:	4b0d      	ldr	r3, [pc, #52]	; (8013bec <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8013bb8:	881b      	ldrh	r3, [r3, #0]
 8013bba:	1a9b      	subs	r3, r3, r2
 8013bbc:	b29a      	uxth	r2, r3
 8013bbe:	4b0b      	ldr	r3, [pc, #44]	; (8013bec <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8013bc0:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 8013bc2:	68b8      	ldr	r0, [r7, #8]
 8013bc4:	f7fd fae6 	bl	8011194 <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 8013bc8:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* IP_REASS_CHECK_OVERLAP */
}
 8013bcc:	4618      	mov	r0, r3
 8013bce:	3730      	adds	r7, #48	; 0x30
 8013bd0:	46bd      	mov	sp, r7
 8013bd2:	bd80      	pop	{r7, pc}
 8013bd4:	08018d74 	.word	0x08018d74
 8013bd8:	08018e50 	.word	0x08018e50
 8013bdc:	08018dbc 	.word	0x08018dbc
 8013be0:	08018e70 	.word	0x08018e70
 8013be4:	08018ea8 	.word	0x08018ea8
 8013be8:	08018eb8 	.word	0x08018eb8
 8013bec:	200005d4 	.word	0x200005d4

08013bf0 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8013bf0:	b580      	push	{r7, lr}
 8013bf2:	b08e      	sub	sp, #56	; 0x38
 8013bf4:	af00      	add	r7, sp, #0
 8013bf6:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 8013bf8:	687b      	ldr	r3, [r7, #4]
 8013bfa:	685b      	ldr	r3, [r3, #4]
 8013bfc:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 8013bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c00:	781b      	ldrb	r3, [r3, #0]
 8013c02:	f003 030f 	and.w	r3, r3, #15
 8013c06:	009b      	lsls	r3, r3, #2
 8013c08:	2b14      	cmp	r3, #20
 8013c0a:	f040 8131 	bne.w	8013e70 <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 8013c0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c10:	88db      	ldrh	r3, [r3, #6]
 8013c12:	b29b      	uxth	r3, r3
 8013c14:	4618      	mov	r0, r3
 8013c16:	f7fc f9e7 	bl	800ffe8 <lwip_htons>
 8013c1a:	4603      	mov	r3, r0
 8013c1c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8013c20:	b29b      	uxth	r3, r3
 8013c22:	00db      	lsls	r3, r3, #3
 8013c24:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 8013c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c28:	885b      	ldrh	r3, [r3, #2]
 8013c2a:	b29b      	uxth	r3, r3
 8013c2c:	4618      	mov	r0, r3
 8013c2e:	f7fc f9db 	bl	800ffe8 <lwip_htons>
 8013c32:	4603      	mov	r3, r0
 8013c34:	461a      	mov	r2, r3
 8013c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c38:	781b      	ldrb	r3, [r3, #0]
 8013c3a:	b29b      	uxth	r3, r3
 8013c3c:	f003 030f 	and.w	r3, r3, #15
 8013c40:	b29b      	uxth	r3, r3
 8013c42:	009b      	lsls	r3, r3, #2
 8013c44:	b29b      	uxth	r3, r3
 8013c46:	1ad3      	subs	r3, r2, r3
 8013c48:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8013c4a:	6878      	ldr	r0, [r7, #4]
 8013c4c:	f7fd fb36 	bl	80112bc <pbuf_clen>
 8013c50:	4603      	mov	r3, r0
 8013c52:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8013c54:	4b8d      	ldr	r3, [pc, #564]	; (8013e8c <ip4_reass+0x29c>)
 8013c56:	881b      	ldrh	r3, [r3, #0]
 8013c58:	461a      	mov	r2, r3
 8013c5a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013c5c:	4413      	add	r3, r2
 8013c5e:	2b0a      	cmp	r3, #10
 8013c60:	dd10      	ble.n	8013c84 <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8013c62:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013c64:	4619      	mov	r1, r3
 8013c66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013c68:	f7ff fd8e 	bl	8013788 <ip_reass_remove_oldest_datagram>
 8013c6c:	4603      	mov	r3, r0
 8013c6e:	2b00      	cmp	r3, #0
 8013c70:	f000 8100 	beq.w	8013e74 <ip4_reass+0x284>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8013c74:	4b85      	ldr	r3, [pc, #532]	; (8013e8c <ip4_reass+0x29c>)
 8013c76:	881b      	ldrh	r3, [r3, #0]
 8013c78:	461a      	mov	r2, r3
 8013c7a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013c7c:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8013c7e:	2b0a      	cmp	r3, #10
 8013c80:	f300 80f8 	bgt.w	8013e74 <ip4_reass+0x284>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8013c84:	4b82      	ldr	r3, [pc, #520]	; (8013e90 <ip4_reass+0x2a0>)
 8013c86:	681b      	ldr	r3, [r3, #0]
 8013c88:	633b      	str	r3, [r7, #48]	; 0x30
 8013c8a:	e015      	b.n	8013cb8 <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8013c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c8e:	695a      	ldr	r2, [r3, #20]
 8013c90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c92:	68db      	ldr	r3, [r3, #12]
 8013c94:	429a      	cmp	r2, r3
 8013c96:	d10c      	bne.n	8013cb2 <ip4_reass+0xc2>
 8013c98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c9a:	699a      	ldr	r2, [r3, #24]
 8013c9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c9e:	691b      	ldr	r3, [r3, #16]
 8013ca0:	429a      	cmp	r2, r3
 8013ca2:	d106      	bne.n	8013cb2 <ip4_reass+0xc2>
 8013ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ca6:	899a      	ldrh	r2, [r3, #12]
 8013ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013caa:	889b      	ldrh	r3, [r3, #4]
 8013cac:	b29b      	uxth	r3, r3
 8013cae:	429a      	cmp	r2, r3
 8013cb0:	d006      	beq.n	8013cc0 <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8013cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cb4:	681b      	ldr	r3, [r3, #0]
 8013cb6:	633b      	str	r3, [r7, #48]	; 0x30
 8013cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cba:	2b00      	cmp	r3, #0
 8013cbc:	d1e6      	bne.n	8013c8c <ip4_reass+0x9c>
 8013cbe:	e000      	b.n	8013cc2 <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8013cc0:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8013cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cc4:	2b00      	cmp	r3, #0
 8013cc6:	d109      	bne.n	8013cdc <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8013cc8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013cca:	4619      	mov	r1, r3
 8013ccc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013cce:	f7ff fdbd 	bl	801384c <ip_reass_enqueue_new_datagram>
 8013cd2:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8013cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cd6:	2b00      	cmp	r3, #0
 8013cd8:	d11c      	bne.n	8013d14 <ip4_reass+0x124>
      goto nullreturn;
 8013cda:	e0ce      	b.n	8013e7a <ip4_reass+0x28a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8013cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cde:	88db      	ldrh	r3, [r3, #6]
 8013ce0:	b29b      	uxth	r3, r3
 8013ce2:	4618      	mov	r0, r3
 8013ce4:	f7fc f980 	bl	800ffe8 <lwip_htons>
 8013ce8:	4603      	mov	r3, r0
 8013cea:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	d110      	bne.n	8013d14 <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8013cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cf4:	89db      	ldrh	r3, [r3, #14]
 8013cf6:	4618      	mov	r0, r3
 8013cf8:	f7fc f976 	bl	800ffe8 <lwip_htons>
 8013cfc:	4603      	mov	r3, r0
 8013cfe:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8013d02:	2b00      	cmp	r3, #0
 8013d04:	d006      	beq.n	8013d14 <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8013d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d08:	3308      	adds	r3, #8
 8013d0a:	2214      	movs	r2, #20
 8013d0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8013d0e:	4618      	mov	r0, r3
 8013d10:	f001 faeb 	bl	80152ea <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8013d14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d16:	88db      	ldrh	r3, [r3, #6]
 8013d18:	b29b      	uxth	r3, r3
 8013d1a:	f003 0320 	and.w	r3, r3, #32
 8013d1e:	2b00      	cmp	r3, #0
 8013d20:	bf0c      	ite	eq
 8013d22:	2301      	moveq	r3, #1
 8013d24:	2300      	movne	r3, #0
 8013d26:	b2db      	uxtb	r3, r3
 8013d28:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8013d2a:	69fb      	ldr	r3, [r7, #28]
 8013d2c:	2b00      	cmp	r3, #0
 8013d2e:	d00e      	beq.n	8013d4e <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 8013d30:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8013d32:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8013d34:	4413      	add	r3, r2
 8013d36:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8013d38:	8b7a      	ldrh	r2, [r7, #26]
 8013d3a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8013d3c:	429a      	cmp	r2, r3
 8013d3e:	f0c0 8099 	bcc.w	8013e74 <ip4_reass+0x284>
 8013d42:	8b7b      	ldrh	r3, [r7, #26]
 8013d44:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8013d48:	4293      	cmp	r3, r2
 8013d4a:	f200 8093 	bhi.w	8013e74 <ip4_reass+0x284>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8013d4e:	69fa      	ldr	r2, [r7, #28]
 8013d50:	6879      	ldr	r1, [r7, #4]
 8013d52:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013d54:	f7ff fde2 	bl	801391c <ip_reass_chain_frag_into_datagram_and_validate>
 8013d58:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8013d5a:	697b      	ldr	r3, [r7, #20]
 8013d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013d60:	f000 808a 	beq.w	8013e78 <ip4_reass+0x288>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8013d64:	4b49      	ldr	r3, [pc, #292]	; (8013e8c <ip4_reass+0x29c>)
 8013d66:	881a      	ldrh	r2, [r3, #0]
 8013d68:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013d6a:	4413      	add	r3, r2
 8013d6c:	b29a      	uxth	r2, r3
 8013d6e:	4b47      	ldr	r3, [pc, #284]	; (8013e8c <ip4_reass+0x29c>)
 8013d70:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8013d72:	69fb      	ldr	r3, [r7, #28]
 8013d74:	2b00      	cmp	r3, #0
 8013d76:	d00d      	beq.n	8013d94 <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 8013d78:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8013d7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8013d7c:	4413      	add	r3, r2
 8013d7e:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8013d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d82:	8a7a      	ldrh	r2, [r7, #18]
 8013d84:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8013d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d88:	7f9b      	ldrb	r3, [r3, #30]
 8013d8a:	f043 0301 	orr.w	r3, r3, #1
 8013d8e:	b2da      	uxtb	r2, r3
 8013d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d92:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8013d94:	697b      	ldr	r3, [r7, #20]
 8013d96:	2b01      	cmp	r3, #1
 8013d98:	d168      	bne.n	8013e6c <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 8013d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d9c:	8b9b      	ldrh	r3, [r3, #28]
 8013d9e:	3314      	adds	r3, #20
 8013da0:	b29a      	uxth	r2, r3
 8013da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013da4:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 8013da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013da8:	685b      	ldr	r3, [r3, #4]
 8013daa:	685b      	ldr	r3, [r3, #4]
 8013dac:	681b      	ldr	r3, [r3, #0]
 8013dae:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 8013db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013db2:	685b      	ldr	r3, [r3, #4]
 8013db4:	685b      	ldr	r3, [r3, #4]
 8013db6:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8013db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013dba:	3308      	adds	r3, #8
 8013dbc:	2214      	movs	r2, #20
 8013dbe:	4619      	mov	r1, r3
 8013dc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013dc2:	f001 fa92 	bl	80152ea <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 8013dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013dc8:	8b9b      	ldrh	r3, [r3, #28]
 8013dca:	4618      	mov	r0, r3
 8013dcc:	f7fc f90c 	bl	800ffe8 <lwip_htons>
 8013dd0:	4603      	mov	r3, r0
 8013dd2:	461a      	mov	r2, r3
 8013dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013dd6:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8013dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013dda:	2200      	movs	r2, #0
 8013ddc:	719a      	strb	r2, [r3, #6]
 8013dde:	2200      	movs	r2, #0
 8013de0:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8013de2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013de4:	2200      	movs	r2, #0
 8013de6:	729a      	strb	r2, [r3, #10]
 8013de8:	2200      	movs	r2, #0
 8013dea:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8013dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013dee:	685b      	ldr	r3, [r3, #4]
 8013df0:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8013df2:	e00e      	b.n	8013e12 <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 8013df4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013df6:	685b      	ldr	r3, [r3, #4]
 8013df8:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 8013dfa:	f06f 0113 	mvn.w	r1, #19
 8013dfe:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8013e00:	f7fd f9a4 	bl	801114c <pbuf_header>
      pbuf_cat(p, r);
 8013e04:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8013e06:	6878      	ldr	r0, [r7, #4]
 8013e08:	f7fd fa90 	bl	801132c <pbuf_cat>
      r = iprh->next_pbuf;
 8013e0c:	68fb      	ldr	r3, [r7, #12]
 8013e0e:	681b      	ldr	r3, [r3, #0]
 8013e10:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8013e12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013e14:	2b00      	cmp	r3, #0
 8013e16:	d1ed      	bne.n	8013df4 <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8013e18:	4b1d      	ldr	r3, [pc, #116]	; (8013e90 <ip4_reass+0x2a0>)
 8013e1a:	681b      	ldr	r3, [r3, #0]
 8013e1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013e1e:	429a      	cmp	r2, r3
 8013e20:	d102      	bne.n	8013e28 <ip4_reass+0x238>
      ipr_prev = NULL;
 8013e22:	2300      	movs	r3, #0
 8013e24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013e26:	e010      	b.n	8013e4a <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8013e28:	4b19      	ldr	r3, [pc, #100]	; (8013e90 <ip4_reass+0x2a0>)
 8013e2a:	681b      	ldr	r3, [r3, #0]
 8013e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013e2e:	e007      	b.n	8013e40 <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 8013e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e32:	681b      	ldr	r3, [r3, #0]
 8013e34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013e36:	429a      	cmp	r2, r3
 8013e38:	d006      	beq.n	8013e48 <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8013e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e3c:	681b      	ldr	r3, [r3, #0]
 8013e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e42:	2b00      	cmp	r3, #0
 8013e44:	d1f4      	bne.n	8013e30 <ip4_reass+0x240>
 8013e46:	e000      	b.n	8013e4a <ip4_reass+0x25a>
          break;
 8013e48:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8013e4a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8013e4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013e4e:	f7ff fd37 	bl	80138c0 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 8013e52:	6878      	ldr	r0, [r7, #4]
 8013e54:	f7fd fa32 	bl	80112bc <pbuf_clen>
 8013e58:	4603      	mov	r3, r0
 8013e5a:	461a      	mov	r2, r3
 8013e5c:	4b0b      	ldr	r3, [pc, #44]	; (8013e8c <ip4_reass+0x29c>)
 8013e5e:	881b      	ldrh	r3, [r3, #0]
 8013e60:	1a9b      	subs	r3, r3, r2
 8013e62:	b29a      	uxth	r2, r3
 8013e64:	4b09      	ldr	r3, [pc, #36]	; (8013e8c <ip4_reass+0x29c>)
 8013e66:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8013e68:	687b      	ldr	r3, [r7, #4]
 8013e6a:	e00a      	b.n	8013e82 <ip4_reass+0x292>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8013e6c:	2300      	movs	r3, #0
 8013e6e:	e008      	b.n	8013e82 <ip4_reass+0x292>
    goto nullreturn;
 8013e70:	bf00      	nop
 8013e72:	e002      	b.n	8013e7a <ip4_reass+0x28a>

nullreturn:
 8013e74:	bf00      	nop
 8013e76:	e000      	b.n	8013e7a <ip4_reass+0x28a>
    goto nullreturn;
 8013e78:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8013e7a:	6878      	ldr	r0, [r7, #4]
 8013e7c:	f7fd f98a 	bl	8011194 <pbuf_free>
  return NULL;
 8013e80:	2300      	movs	r3, #0
}
 8013e82:	4618      	mov	r0, r3
 8013e84:	3738      	adds	r7, #56	; 0x38
 8013e86:	46bd      	mov	sp, r7
 8013e88:	bd80      	pop	{r7, pc}
 8013e8a:	bf00      	nop
 8013e8c:	200005d4 	.word	0x200005d4
 8013e90:	200005d0 	.word	0x200005d0

08013e94 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 8013e94:	b580      	push	{r7, lr}
 8013e96:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 8013e98:	2002      	movs	r0, #2
 8013e9a:	f7fc fc33 	bl	8010704 <memp_malloc>
 8013e9e:	4603      	mov	r3, r0
}
 8013ea0:	4618      	mov	r0, r3
 8013ea2:	bd80      	pop	{r7, pc}

08013ea4 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 8013ea4:	b580      	push	{r7, lr}
 8013ea6:	b082      	sub	sp, #8
 8013ea8:	af00      	add	r7, sp, #0
 8013eaa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	2b00      	cmp	r3, #0
 8013eb0:	d106      	bne.n	8013ec0 <ip_frag_free_pbuf_custom_ref+0x1c>
 8013eb2:	4b07      	ldr	r3, [pc, #28]	; (8013ed0 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8013eb4:	f240 22ae 	movw	r2, #686	; 0x2ae
 8013eb8:	4906      	ldr	r1, [pc, #24]	; (8013ed4 <ip_frag_free_pbuf_custom_ref+0x30>)
 8013eba:	4807      	ldr	r0, [pc, #28]	; (8013ed8 <ip_frag_free_pbuf_custom_ref+0x34>)
 8013ebc:	f001 ff1e 	bl	8015cfc <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8013ec0:	6879      	ldr	r1, [r7, #4]
 8013ec2:	2002      	movs	r0, #2
 8013ec4:	f7fc fc6a 	bl	801079c <memp_free>
}
 8013ec8:	bf00      	nop
 8013eca:	3708      	adds	r7, #8
 8013ecc:	46bd      	mov	sp, r7
 8013ece:	bd80      	pop	{r7, pc}
 8013ed0:	08018d74 	.word	0x08018d74
 8013ed4:	08018edc 	.word	0x08018edc
 8013ed8:	08018dbc 	.word	0x08018dbc

08013edc <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8013edc:	b580      	push	{r7, lr}
 8013ede:	b084      	sub	sp, #16
 8013ee0:	af00      	add	r7, sp, #0
 8013ee2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 8013ee4:	687b      	ldr	r3, [r7, #4]
 8013ee6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8013ee8:	68fb      	ldr	r3, [r7, #12]
 8013eea:	2b00      	cmp	r3, #0
 8013eec:	d106      	bne.n	8013efc <ipfrag_free_pbuf_custom+0x20>
 8013eee:	4b11      	ldr	r3, [pc, #68]	; (8013f34 <ipfrag_free_pbuf_custom+0x58>)
 8013ef0:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8013ef4:	4910      	ldr	r1, [pc, #64]	; (8013f38 <ipfrag_free_pbuf_custom+0x5c>)
 8013ef6:	4811      	ldr	r0, [pc, #68]	; (8013f3c <ipfrag_free_pbuf_custom+0x60>)
 8013ef8:	f001 ff00 	bl	8015cfc <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 8013efc:	68fa      	ldr	r2, [r7, #12]
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	429a      	cmp	r2, r3
 8013f02:	d006      	beq.n	8013f12 <ipfrag_free_pbuf_custom+0x36>
 8013f04:	4b0b      	ldr	r3, [pc, #44]	; (8013f34 <ipfrag_free_pbuf_custom+0x58>)
 8013f06:	f240 22b9 	movw	r2, #697	; 0x2b9
 8013f0a:	490d      	ldr	r1, [pc, #52]	; (8013f40 <ipfrag_free_pbuf_custom+0x64>)
 8013f0c:	480b      	ldr	r0, [pc, #44]	; (8013f3c <ipfrag_free_pbuf_custom+0x60>)
 8013f0e:	f001 fef5 	bl	8015cfc <iprintf>
  if (pcr->original != NULL) {
 8013f12:	68fb      	ldr	r3, [r7, #12]
 8013f14:	695b      	ldr	r3, [r3, #20]
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	d004      	beq.n	8013f24 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8013f1a:	68fb      	ldr	r3, [r7, #12]
 8013f1c:	695b      	ldr	r3, [r3, #20]
 8013f1e:	4618      	mov	r0, r3
 8013f20:	f7fd f938 	bl	8011194 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8013f24:	68f8      	ldr	r0, [r7, #12]
 8013f26:	f7ff ffbd 	bl	8013ea4 <ip_frag_free_pbuf_custom_ref>
}
 8013f2a:	bf00      	nop
 8013f2c:	3710      	adds	r7, #16
 8013f2e:	46bd      	mov	sp, r7
 8013f30:	bd80      	pop	{r7, pc}
 8013f32:	bf00      	nop
 8013f34:	08018d74 	.word	0x08018d74
 8013f38:	08018ee8 	.word	0x08018ee8
 8013f3c:	08018dbc 	.word	0x08018dbc
 8013f40:	08018ef4 	.word	0x08018ef4

08013f44 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8013f44:	b580      	push	{r7, lr}
 8013f46:	b092      	sub	sp, #72	; 0x48
 8013f48:	af02      	add	r7, sp, #8
 8013f4a:	60f8      	str	r0, [r7, #12]
 8013f4c:	60b9      	str	r1, [r7, #8]
 8013f4e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8013f50:	2300      	movs	r3, #0
 8013f52:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 8013f54:	68bb      	ldr	r3, [r7, #8]
 8013f56:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8013f58:	3b14      	subs	r3, #20
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	da00      	bge.n	8013f60 <ip4_frag+0x1c>
 8013f5e:	3307      	adds	r3, #7
 8013f60:	10db      	asrs	r3, r3, #3
 8013f62:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8013f64:	2314      	movs	r3, #20
 8013f66:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 8013f68:	68fb      	ldr	r3, [r7, #12]
 8013f6a:	685b      	ldr	r3, [r3, #4]
 8013f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 8013f6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013f70:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 8013f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013f74:	781b      	ldrb	r3, [r3, #0]
 8013f76:	f003 030f 	and.w	r3, r3, #15
 8013f7a:	009b      	lsls	r3, r3, #2
 8013f7c:	2b14      	cmp	r3, #20
 8013f7e:	d009      	beq.n	8013f94 <ip4_frag+0x50>
 8013f80:	4b79      	ldr	r3, [pc, #484]	; (8014168 <ip4_frag+0x224>)
 8013f82:	f240 22e1 	movw	r2, #737	; 0x2e1
 8013f86:	4979      	ldr	r1, [pc, #484]	; (801416c <ip4_frag+0x228>)
 8013f88:	4879      	ldr	r0, [pc, #484]	; (8014170 <ip4_frag+0x22c>)
 8013f8a:	f001 feb7 	bl	8015cfc <iprintf>
 8013f8e:	f06f 0305 	mvn.w	r3, #5
 8013f92:	e0e5      	b.n	8014160 <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8013f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013f96:	88db      	ldrh	r3, [r3, #6]
 8013f98:	b29b      	uxth	r3, r3
 8013f9a:	4618      	mov	r0, r3
 8013f9c:	f7fc f824 	bl	800ffe8 <lwip_htons>
 8013fa0:	4603      	mov	r3, r0
 8013fa2:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 8013fa4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8013fa6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8013faa:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 8013fac:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8013fae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8013fb2:	2b00      	cmp	r3, #0
 8013fb4:	d009      	beq.n	8013fca <ip4_frag+0x86>
 8013fb6:	4b6c      	ldr	r3, [pc, #432]	; (8014168 <ip4_frag+0x224>)
 8013fb8:	f240 22e6 	movw	r2, #742	; 0x2e6
 8013fbc:	496d      	ldr	r1, [pc, #436]	; (8014174 <ip4_frag+0x230>)
 8013fbe:	486c      	ldr	r0, [pc, #432]	; (8014170 <ip4_frag+0x22c>)
 8013fc0:	f001 fe9c 	bl	8015cfc <iprintf>
 8013fc4:	f06f 0305 	mvn.w	r3, #5
 8013fc8:	e0ca      	b.n	8014160 <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 8013fca:	68fb      	ldr	r3, [r7, #12]
 8013fcc:	891b      	ldrh	r3, [r3, #8]
 8013fce:	3b14      	subs	r3, #20
 8013fd0:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 8013fd2:	e0bc      	b.n	801414e <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 8013fd4:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8013fd6:	00da      	lsls	r2, r3, #3
 8013fd8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8013fda:	4293      	cmp	r3, r2
 8013fdc:	bfa8      	it	ge
 8013fde:	4613      	movge	r3, r2
 8013fe0:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8013fe2:	2200      	movs	r2, #0
 8013fe4:	2114      	movs	r1, #20
 8013fe6:	2002      	movs	r0, #2
 8013fe8:	f7fc fd66 	bl	8010ab8 <pbuf_alloc>
 8013fec:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 8013fee:	6a3b      	ldr	r3, [r7, #32]
 8013ff0:	2b00      	cmp	r3, #0
 8013ff2:	f000 80b2 	beq.w	801415a <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8013ff6:	68fb      	ldr	r3, [r7, #12]
 8013ff8:	895b      	ldrh	r3, [r3, #10]
 8013ffa:	2b13      	cmp	r3, #19
 8013ffc:	d806      	bhi.n	801400c <ip4_frag+0xc8>
 8013ffe:	4b5a      	ldr	r3, [pc, #360]	; (8014168 <ip4_frag+0x224>)
 8014000:	f240 3209 	movw	r2, #777	; 0x309
 8014004:	495c      	ldr	r1, [pc, #368]	; (8014178 <ip4_frag+0x234>)
 8014006:	485a      	ldr	r0, [pc, #360]	; (8014170 <ip4_frag+0x22c>)
 8014008:	f001 fe78 	bl	8015cfc <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801400c:	6a3b      	ldr	r3, [r7, #32]
 801400e:	685b      	ldr	r3, [r3, #4]
 8014010:	2214      	movs	r2, #20
 8014012:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8014014:	4618      	mov	r0, r3
 8014016:	f001 f968 	bl	80152ea <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801401a:	6a3b      	ldr	r3, [r7, #32]
 801401c:	685b      	ldr	r3, [r3, #4]
 801401e:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 8014020:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8014022:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 8014024:	e04f      	b.n	80140c6 <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 8014026:	68fb      	ldr	r3, [r7, #12]
 8014028:	895a      	ldrh	r2, [r3, #10]
 801402a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801402c:	1ad3      	subs	r3, r2, r3
 801402e:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8014030:	8b7a      	ldrh	r2, [r7, #26]
 8014032:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8014034:	4293      	cmp	r3, r2
 8014036:	bf28      	it	cs
 8014038:	4613      	movcs	r3, r2
 801403a:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801403c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801403e:	2b00      	cmp	r3, #0
 8014040:	d105      	bne.n	801404e <ip4_frag+0x10a>
        poff = 0;
 8014042:	2300      	movs	r3, #0
 8014044:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 8014046:	68fb      	ldr	r3, [r7, #12]
 8014048:	681b      	ldr	r3, [r3, #0]
 801404a:	60fb      	str	r3, [r7, #12]
        continue;
 801404c:	e03b      	b.n	80140c6 <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801404e:	f7ff ff21 	bl	8013e94 <ip_frag_alloc_pbuf_custom_ref>
 8014052:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 8014054:	697b      	ldr	r3, [r7, #20]
 8014056:	2b00      	cmp	r3, #0
 8014058:	d103      	bne.n	8014062 <ip4_frag+0x11e>
        pbuf_free(rambuf);
 801405a:	6a38      	ldr	r0, [r7, #32]
 801405c:	f7fd f89a 	bl	8011194 <pbuf_free>
        goto memerr;
 8014060:	e07c      	b.n	801415c <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8014062:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 8014064:	68fb      	ldr	r3, [r7, #12]
 8014066:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8014068:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801406a:	4413      	add	r3, r2
 801406c:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 801406e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8014070:	9201      	str	r2, [sp, #4]
 8014072:	9300      	str	r3, [sp, #0]
 8014074:	4603      	mov	r3, r0
 8014076:	2202      	movs	r2, #2
 8014078:	2004      	movs	r0, #4
 801407a:	f7fc fead 	bl	8010dd8 <pbuf_alloced_custom>
 801407e:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 8014080:	693b      	ldr	r3, [r7, #16]
 8014082:	2b00      	cmp	r3, #0
 8014084:	d106      	bne.n	8014094 <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 8014086:	6978      	ldr	r0, [r7, #20]
 8014088:	f7ff ff0c 	bl	8013ea4 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801408c:	6a38      	ldr	r0, [r7, #32]
 801408e:	f7fd f881 	bl	8011194 <pbuf_free>
        goto memerr;
 8014092:	e063      	b.n	801415c <ip4_frag+0x218>
      }
      pbuf_ref(p);
 8014094:	68f8      	ldr	r0, [r7, #12]
 8014096:	f7fd f927 	bl	80112e8 <pbuf_ref>
      pcr->original = p;
 801409a:	697b      	ldr	r3, [r7, #20]
 801409c:	68fa      	ldr	r2, [r7, #12]
 801409e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 80140a0:	697b      	ldr	r3, [r7, #20]
 80140a2:	4a36      	ldr	r2, [pc, #216]	; (801417c <ip4_frag+0x238>)
 80140a4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 80140a6:	6939      	ldr	r1, [r7, #16]
 80140a8:	6a38      	ldr	r0, [r7, #32]
 80140aa:	f7fd f93f 	bl	801132c <pbuf_cat>
      left_to_copy -= newpbuflen;
 80140ae:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 80140b0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80140b2:	1ad3      	subs	r3, r2, r3
 80140b4:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 80140b6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80140b8:	2b00      	cmp	r3, #0
 80140ba:	d004      	beq.n	80140c6 <ip4_frag+0x182>
        poff = 0;
 80140bc:	2300      	movs	r3, #0
 80140be:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 80140c0:	68fb      	ldr	r3, [r7, #12]
 80140c2:	681b      	ldr	r3, [r3, #0]
 80140c4:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 80140c6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80140c8:	2b00      	cmp	r3, #0
 80140ca:	d1ac      	bne.n	8014026 <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 80140cc:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80140ce:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80140d0:	4413      	add	r3, r2
 80140d2:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 80140d4:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80140d6:	68bb      	ldr	r3, [r7, #8]
 80140d8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80140da:	3b14      	subs	r3, #20
 80140dc:	429a      	cmp	r2, r3
 80140de:	bfd4      	ite	le
 80140e0:	2301      	movle	r3, #1
 80140e2:	2300      	movgt	r3, #0
 80140e4:	b2db      	uxtb	r3, r3
 80140e6:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 80140e8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80140ea:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80140ee:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 80140f0:	69fb      	ldr	r3, [r7, #28]
 80140f2:	2b00      	cmp	r3, #0
 80140f4:	d103      	bne.n	80140fe <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 80140f6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80140f8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80140fc:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 80140fe:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8014100:	4618      	mov	r0, r3
 8014102:	f7fb ff71 	bl	800ffe8 <lwip_htons>
 8014106:	4603      	mov	r3, r0
 8014108:	461a      	mov	r2, r3
 801410a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801410c:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 801410e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8014110:	3314      	adds	r3, #20
 8014112:	b29b      	uxth	r3, r3
 8014114:	4618      	mov	r0, r3
 8014116:	f7fb ff67 	bl	800ffe8 <lwip_htons>
 801411a:	4603      	mov	r3, r0
 801411c:	461a      	mov	r2, r3
 801411e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014120:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8014122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014124:	2200      	movs	r2, #0
 8014126:	729a      	strb	r2, [r3, #10]
 8014128:	2200      	movs	r2, #0
 801412a:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801412c:	68bb      	ldr	r3, [r7, #8]
 801412e:	695b      	ldr	r3, [r3, #20]
 8014130:	687a      	ldr	r2, [r7, #4]
 8014132:	6a39      	ldr	r1, [r7, #32]
 8014134:	68b8      	ldr	r0, [r7, #8]
 8014136:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8014138:	6a38      	ldr	r0, [r7, #32]
 801413a:	f7fd f82b 	bl	8011194 <pbuf_free>
    left -= fragsize;
 801413e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014140:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8014142:	1ad3      	subs	r3, r2, r3
 8014144:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 8014146:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8014148:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801414a:	4413      	add	r3, r2
 801414c:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 801414e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014150:	2b00      	cmp	r3, #0
 8014152:	f47f af3f 	bne.w	8013fd4 <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8014156:	2300      	movs	r3, #0
 8014158:	e002      	b.n	8014160 <ip4_frag+0x21c>
      goto memerr;
 801415a:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801415c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014160:	4618      	mov	r0, r3
 8014162:	3740      	adds	r7, #64	; 0x40
 8014164:	46bd      	mov	sp, r7
 8014166:	bd80      	pop	{r7, pc}
 8014168:	08018d74 	.word	0x08018d74
 801416c:	08018f00 	.word	0x08018f00
 8014170:	08018dbc 	.word	0x08018dbc
 8014174:	08018f28 	.word	0x08018f28
 8014178:	08018f44 	.word	0x08018f44
 801417c:	08013edd 	.word	0x08013edd

08014180 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8014180:	b580      	push	{r7, lr}
 8014182:	b086      	sub	sp, #24
 8014184:	af00      	add	r7, sp, #0
 8014186:	6078      	str	r0, [r7, #4]
 8014188:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 801418a:	230e      	movs	r3, #14
 801418c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 801418e:	687b      	ldr	r3, [r7, #4]
 8014190:	895b      	ldrh	r3, [r3, #10]
 8014192:	2b0e      	cmp	r3, #14
 8014194:	d977      	bls.n	8014286 <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8014196:	687b      	ldr	r3, [r7, #4]
 8014198:	685b      	ldr	r3, [r3, #4]
 801419a:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801419c:	693b      	ldr	r3, [r7, #16]
 801419e:	7b1a      	ldrb	r2, [r3, #12]
 80141a0:	7b5b      	ldrb	r3, [r3, #13]
 80141a2:	021b      	lsls	r3, r3, #8
 80141a4:	4313      	orrs	r3, r2
 80141a6:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 80141a8:	693b      	ldr	r3, [r7, #16]
 80141aa:	781b      	ldrb	r3, [r3, #0]
 80141ac:	f003 0301 	and.w	r3, r3, #1
 80141b0:	2b00      	cmp	r3, #0
 80141b2:	d023      	beq.n	80141fc <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 80141b4:	693b      	ldr	r3, [r7, #16]
 80141b6:	781b      	ldrb	r3, [r3, #0]
 80141b8:	2b01      	cmp	r3, #1
 80141ba:	d10f      	bne.n	80141dc <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80141bc:	693b      	ldr	r3, [r7, #16]
 80141be:	785b      	ldrb	r3, [r3, #1]
 80141c0:	2b00      	cmp	r3, #0
 80141c2:	d11b      	bne.n	80141fc <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 80141c4:	693b      	ldr	r3, [r7, #16]
 80141c6:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80141c8:	2b5e      	cmp	r3, #94	; 0x5e
 80141ca:	d117      	bne.n	80141fc <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 80141cc:	687b      	ldr	r3, [r7, #4]
 80141ce:	7b5b      	ldrb	r3, [r3, #13]
 80141d0:	f043 0310 	orr.w	r3, r3, #16
 80141d4:	b2da      	uxtb	r2, r3
 80141d6:	687b      	ldr	r3, [r7, #4]
 80141d8:	735a      	strb	r2, [r3, #13]
 80141da:	e00f      	b.n	80141fc <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 80141dc:	693b      	ldr	r3, [r7, #16]
 80141de:	2206      	movs	r2, #6
 80141e0:	4930      	ldr	r1, [pc, #192]	; (80142a4 <ethernet_input+0x124>)
 80141e2:	4618      	mov	r0, r3
 80141e4:	f001 f872 	bl	80152cc <memcmp>
 80141e8:	4603      	mov	r3, r0
 80141ea:	2b00      	cmp	r3, #0
 80141ec:	d106      	bne.n	80141fc <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 80141ee:	687b      	ldr	r3, [r7, #4]
 80141f0:	7b5b      	ldrb	r3, [r3, #13]
 80141f2:	f043 0308 	orr.w	r3, r3, #8
 80141f6:	b2da      	uxtb	r2, r3
 80141f8:	687b      	ldr	r3, [r7, #4]
 80141fa:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 80141fc:	89fb      	ldrh	r3, [r7, #14]
 80141fe:	2b08      	cmp	r3, #8
 8014200:	d003      	beq.n	801420a <ethernet_input+0x8a>
 8014202:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8014206:	d01e      	beq.n	8014246 <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8014208:	e044      	b.n	8014294 <ethernet_input+0x114>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801420a:	683b      	ldr	r3, [r7, #0]
 801420c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8014210:	f003 0308 	and.w	r3, r3, #8
 8014214:	2b00      	cmp	r3, #0
 8014216:	d038      	beq.n	801428a <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8014218:	687b      	ldr	r3, [r7, #4]
 801421a:	895b      	ldrh	r3, [r3, #10]
 801421c:	461a      	mov	r2, r3
 801421e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8014222:	429a      	cmp	r2, r3
 8014224:	db33      	blt.n	801428e <ethernet_input+0x10e>
 8014226:	8afb      	ldrh	r3, [r7, #22]
 8014228:	425b      	negs	r3, r3
 801422a:	b29b      	uxth	r3, r3
 801422c:	b21b      	sxth	r3, r3
 801422e:	4619      	mov	r1, r3
 8014230:	6878      	ldr	r0, [r7, #4]
 8014232:	f7fc ff8b 	bl	801114c <pbuf_header>
 8014236:	4603      	mov	r3, r0
 8014238:	2b00      	cmp	r3, #0
 801423a:	d128      	bne.n	801428e <ethernet_input+0x10e>
        ip4_input(p, netif);
 801423c:	6839      	ldr	r1, [r7, #0]
 801423e:	6878      	ldr	r0, [r7, #4]
 8014240:	f7fe ff8a 	bl	8013158 <ip4_input>
      break;
 8014244:	e01d      	b.n	8014282 <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8014246:	683b      	ldr	r3, [r7, #0]
 8014248:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801424c:	f003 0308 	and.w	r3, r3, #8
 8014250:	2b00      	cmp	r3, #0
 8014252:	d01e      	beq.n	8014292 <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8014254:	687b      	ldr	r3, [r7, #4]
 8014256:	895b      	ldrh	r3, [r3, #10]
 8014258:	461a      	mov	r2, r3
 801425a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801425e:	429a      	cmp	r2, r3
 8014260:	db15      	blt.n	801428e <ethernet_input+0x10e>
 8014262:	8afb      	ldrh	r3, [r7, #22]
 8014264:	425b      	negs	r3, r3
 8014266:	b29b      	uxth	r3, r3
 8014268:	b21b      	sxth	r3, r3
 801426a:	4619      	mov	r1, r3
 801426c:	6878      	ldr	r0, [r7, #4]
 801426e:	f7fc ff6d 	bl	801114c <pbuf_header>
 8014272:	4603      	mov	r3, r0
 8014274:	2b00      	cmp	r3, #0
 8014276:	d10a      	bne.n	801428e <ethernet_input+0x10e>
        etharp_input(p, netif);
 8014278:	6839      	ldr	r1, [r7, #0]
 801427a:	6878      	ldr	r0, [r7, #4]
 801427c:	f7fe f958 	bl	8012530 <etharp_input>
      break;
 8014280:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8014282:	2300      	movs	r3, #0
 8014284:	e00a      	b.n	801429c <ethernet_input+0x11c>
    goto free_and_return;
 8014286:	bf00      	nop
 8014288:	e004      	b.n	8014294 <ethernet_input+0x114>
        goto free_and_return;
 801428a:	bf00      	nop
 801428c:	e002      	b.n	8014294 <ethernet_input+0x114>

free_and_return:
 801428e:	bf00      	nop
 8014290:	e000      	b.n	8014294 <ethernet_input+0x114>
        goto free_and_return;
 8014292:	bf00      	nop
  pbuf_free(p);
 8014294:	6878      	ldr	r0, [r7, #4]
 8014296:	f7fc ff7d 	bl	8011194 <pbuf_free>
  return ERR_OK;
 801429a:	2300      	movs	r3, #0
}
 801429c:	4618      	mov	r0, r3
 801429e:	3718      	adds	r7, #24
 80142a0:	46bd      	mov	sp, r7
 80142a2:	bd80      	pop	{r7, pc}
 80142a4:	080191d0 	.word	0x080191d0

080142a8 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 80142a8:	b580      	push	{r7, lr}
 80142aa:	b086      	sub	sp, #24
 80142ac:	af00      	add	r7, sp, #0
 80142ae:	60f8      	str	r0, [r7, #12]
 80142b0:	60b9      	str	r1, [r7, #8]
 80142b2:	607a      	str	r2, [r7, #4]
 80142b4:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 80142b6:	8c3b      	ldrh	r3, [r7, #32]
 80142b8:	4618      	mov	r0, r3
 80142ba:	f7fb fe95 	bl	800ffe8 <lwip_htons>
 80142be:	4603      	mov	r3, r0
 80142c0:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 80142c2:	210e      	movs	r1, #14
 80142c4:	68b8      	ldr	r0, [r7, #8]
 80142c6:	f7fc ff41 	bl	801114c <pbuf_header>
 80142ca:	4603      	mov	r3, r0
 80142cc:	2b00      	cmp	r3, #0
 80142ce:	d125      	bne.n	801431c <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 80142d0:	68bb      	ldr	r3, [r7, #8]
 80142d2:	685b      	ldr	r3, [r3, #4]
 80142d4:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 80142d6:	693b      	ldr	r3, [r7, #16]
 80142d8:	8afa      	ldrh	r2, [r7, #22]
 80142da:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 80142dc:	693b      	ldr	r3, [r7, #16]
 80142de:	2206      	movs	r2, #6
 80142e0:	6839      	ldr	r1, [r7, #0]
 80142e2:	4618      	mov	r0, r3
 80142e4:	f001 f801 	bl	80152ea <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 80142e8:	693b      	ldr	r3, [r7, #16]
 80142ea:	3306      	adds	r3, #6
 80142ec:	2206      	movs	r2, #6
 80142ee:	6879      	ldr	r1, [r7, #4]
 80142f0:	4618      	mov	r0, r3
 80142f2:	f000 fffa 	bl	80152ea <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 80142f6:	68fb      	ldr	r3, [r7, #12]
 80142f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80142fc:	2b06      	cmp	r3, #6
 80142fe:	d006      	beq.n	801430e <ethernet_output+0x66>
 8014300:	4b0a      	ldr	r3, [pc, #40]	; (801432c <ethernet_output+0x84>)
 8014302:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8014306:	490a      	ldr	r1, [pc, #40]	; (8014330 <ethernet_output+0x88>)
 8014308:	480a      	ldr	r0, [pc, #40]	; (8014334 <ethernet_output+0x8c>)
 801430a:	f001 fcf7 	bl	8015cfc <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801430e:	68fb      	ldr	r3, [r7, #12]
 8014310:	699b      	ldr	r3, [r3, #24]
 8014312:	68b9      	ldr	r1, [r7, #8]
 8014314:	68f8      	ldr	r0, [r7, #12]
 8014316:	4798      	blx	r3
 8014318:	4603      	mov	r3, r0
 801431a:	e002      	b.n	8014322 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801431c:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801431e:	f06f 0301 	mvn.w	r3, #1
}
 8014322:	4618      	mov	r0, r3
 8014324:	3718      	adds	r7, #24
 8014326:	46bd      	mov	sp, r7
 8014328:	bd80      	pop	{r7, pc}
 801432a:	bf00      	nop
 801432c:	08018f64 	.word	0x08018f64
 8014330:	08018f9c 	.word	0x08018f9c
 8014334:	08018fd0 	.word	0x08018fd0

08014338 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8014338:	b580      	push	{r7, lr}
 801433a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 801433c:	2200      	movs	r2, #0
 801433e:	4912      	ldr	r1, [pc, #72]	; (8014388 <MX_USB_DEVICE_Init+0x50>)
 8014340:	4812      	ldr	r0, [pc, #72]	; (801438c <MX_USB_DEVICE_Init+0x54>)
 8014342:	f7fa fbe2 	bl	800eb0a <USBD_Init>
 8014346:	4603      	mov	r3, r0
 8014348:	2b00      	cmp	r3, #0
 801434a:	d001      	beq.n	8014350 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801434c:	f7ee f8ec 	bl	8002528 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8014350:	490f      	ldr	r1, [pc, #60]	; (8014390 <MX_USB_DEVICE_Init+0x58>)
 8014352:	480e      	ldr	r0, [pc, #56]	; (801438c <MX_USB_DEVICE_Init+0x54>)
 8014354:	f7fa fc04 	bl	800eb60 <USBD_RegisterClass>
 8014358:	4603      	mov	r3, r0
 801435a:	2b00      	cmp	r3, #0
 801435c:	d001      	beq.n	8014362 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801435e:	f7ee f8e3 	bl	8002528 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8014362:	490c      	ldr	r1, [pc, #48]	; (8014394 <MX_USB_DEVICE_Init+0x5c>)
 8014364:	4809      	ldr	r0, [pc, #36]	; (801438c <MX_USB_DEVICE_Init+0x54>)
 8014366:	f7fa fb35 	bl	800e9d4 <USBD_CDC_RegisterInterface>
 801436a:	4603      	mov	r3, r0
 801436c:	2b00      	cmp	r3, #0
 801436e:	d001      	beq.n	8014374 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8014370:	f7ee f8da 	bl	8002528 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8014374:	4805      	ldr	r0, [pc, #20]	; (801438c <MX_USB_DEVICE_Init+0x54>)
 8014376:	f7fa fc0c 	bl	800eb92 <USBD_Start>
 801437a:	4603      	mov	r3, r0
 801437c:	2b00      	cmp	r3, #0
 801437e:	d001      	beq.n	8014384 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8014380:	f7ee f8d2 	bl	8002528 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8014384:	bf00      	nop
 8014386:	bd80      	pop	{r7, pc}
 8014388:	2000024c 	.word	0x2000024c
 801438c:	20007728 	.word	0x20007728
 8014390:	20000020 	.word	0x20000020
 8014394:	2000023c 	.word	0x2000023c

08014398 <LL_TIM_EnableCounter>:
{
 8014398:	b480      	push	{r7}
 801439a:	b083      	sub	sp, #12
 801439c:	af00      	add	r7, sp, #0
 801439e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	681b      	ldr	r3, [r3, #0]
 80143a4:	f043 0201 	orr.w	r2, r3, #1
 80143a8:	687b      	ldr	r3, [r7, #4]
 80143aa:	601a      	str	r2, [r3, #0]
}
 80143ac:	bf00      	nop
 80143ae:	370c      	adds	r7, #12
 80143b0:	46bd      	mov	sp, r7
 80143b2:	bc80      	pop	{r7}
 80143b4:	4770      	bx	lr

080143b6 <LL_TIM_ClearFlag_UPDATE>:
{
 80143b6:	b480      	push	{r7}
 80143b8:	b083      	sub	sp, #12
 80143ba:	af00      	add	r7, sp, #0
 80143bc:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80143be:	687b      	ldr	r3, [r7, #4]
 80143c0:	f06f 0201 	mvn.w	r2, #1
 80143c4:	611a      	str	r2, [r3, #16]
}
 80143c6:	bf00      	nop
 80143c8:	370c      	adds	r7, #12
 80143ca:	46bd      	mov	sp, r7
 80143cc:	bc80      	pop	{r7}
 80143ce:	4770      	bx	lr

080143d0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80143d0:	b480      	push	{r7}
 80143d2:	b083      	sub	sp, #12
 80143d4:	af00      	add	r7, sp, #0
 80143d6:	6078      	str	r0, [r7, #4]
 80143d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80143da:	683b      	ldr	r3, [r7, #0]
 80143dc:	041a      	lsls	r2, r3, #16
 80143de:	687b      	ldr	r3, [r7, #4]
 80143e0:	619a      	str	r2, [r3, #24]
}
 80143e2:	bf00      	nop
 80143e4:	370c      	adds	r7, #12
 80143e6:	46bd      	mov	sp, r7
 80143e8:	bc80      	pop	{r7}
 80143ea:	4770      	bx	lr

080143ec <CDC_Init_FS>:
/**
 * @brief  Initializes the CDC media low layer over the FS USB IP
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Init_FS(void)
{
 80143ec:	b580      	push	{r7, lr}
 80143ee:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80143f0:	2200      	movs	r2, #0
 80143f2:	4905      	ldr	r1, [pc, #20]	; (8014408 <CDC_Init_FS+0x1c>)
 80143f4:	4805      	ldr	r0, [pc, #20]	; (801440c <CDC_Init_FS+0x20>)
 80143f6:	f7fa fb03 	bl	800ea00 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80143fa:	4905      	ldr	r1, [pc, #20]	; (8014410 <CDC_Init_FS+0x24>)
 80143fc:	4803      	ldr	r0, [pc, #12]	; (801440c <CDC_Init_FS+0x20>)
 80143fe:	f7fa fb18 	bl	800ea32 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 8014402:	2300      	movs	r3, #0
	/* USER CODE END 3 */
}
 8014404:	4618      	mov	r0, r3
 8014406:	bd80      	pop	{r7, pc}
 8014408:	20007be4 	.word	0x20007be4
 801440c:	20007728 	.word	0x20007728
 8014410:	20007ab8 	.word	0x20007ab8

08014414 <CDC_DeInit_FS>:
/**
 * @brief  DeInitializes the CDC media low layer
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_DeInit_FS(void)
{
 8014414:	b480      	push	{r7}
 8014416:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 4 */
	return (USBD_OK);
 8014418:	2300      	movs	r3, #0
	/* USER CODE END 4 */
}
 801441a:	4618      	mov	r0, r3
 801441c:	46bd      	mov	sp, r7
 801441e:	bc80      	pop	{r7}
 8014420:	4770      	bx	lr
	...

08014424 <CDC_Control_FS>:
 * @param  pbuf: Buffer containing command data (request parameters)
 * @param  length: Number of data to be sent (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t *pbuf, uint16_t length)
{
 8014424:	b480      	push	{r7}
 8014426:	b083      	sub	sp, #12
 8014428:	af00      	add	r7, sp, #0
 801442a:	4603      	mov	r3, r0
 801442c:	6039      	str	r1, [r7, #0]
 801442e:	71fb      	strb	r3, [r7, #7]
 8014430:	4613      	mov	r3, r2
 8014432:	80bb      	strh	r3, [r7, #4]
	/* USER CODE BEGIN 5 */
	switch (cmd)
 8014434:	79fb      	ldrb	r3, [r7, #7]
 8014436:	2b23      	cmp	r3, #35	; 0x23
 8014438:	d84a      	bhi.n	80144d0 <CDC_Control_FS+0xac>
 801443a:	a201      	add	r2, pc, #4	; (adr r2, 8014440 <CDC_Control_FS+0x1c>)
 801443c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014440:	080144d1 	.word	0x080144d1
 8014444:	080144d1 	.word	0x080144d1
 8014448:	080144d1 	.word	0x080144d1
 801444c:	080144d1 	.word	0x080144d1
 8014450:	080144d1 	.word	0x080144d1
 8014454:	080144d1 	.word	0x080144d1
 8014458:	080144d1 	.word	0x080144d1
 801445c:	080144d1 	.word	0x080144d1
 8014460:	080144d1 	.word	0x080144d1
 8014464:	080144d1 	.word	0x080144d1
 8014468:	080144d1 	.word	0x080144d1
 801446c:	080144d1 	.word	0x080144d1
 8014470:	080144d1 	.word	0x080144d1
 8014474:	080144d1 	.word	0x080144d1
 8014478:	080144d1 	.word	0x080144d1
 801447c:	080144d1 	.word	0x080144d1
 8014480:	080144d1 	.word	0x080144d1
 8014484:	080144d1 	.word	0x080144d1
 8014488:	080144d1 	.word	0x080144d1
 801448c:	080144d1 	.word	0x080144d1
 8014490:	080144d1 	.word	0x080144d1
 8014494:	080144d1 	.word	0x080144d1
 8014498:	080144d1 	.word	0x080144d1
 801449c:	080144d1 	.word	0x080144d1
 80144a0:	080144d1 	.word	0x080144d1
 80144a4:	080144d1 	.word	0x080144d1
 80144a8:	080144d1 	.word	0x080144d1
 80144ac:	080144d1 	.word	0x080144d1
 80144b0:	080144d1 	.word	0x080144d1
 80144b4:	080144d1 	.word	0x080144d1
 80144b8:	080144d1 	.word	0x080144d1
 80144bc:	080144d1 	.word	0x080144d1
 80144c0:	080144d1 	.word	0x080144d1
 80144c4:	080144d1 	.word	0x080144d1
 80144c8:	080144d1 	.word	0x080144d1
 80144cc:	080144d1 	.word	0x080144d1
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 80144d0:	bf00      	nop
	}

	return (USBD_OK);
 80144d2:	2300      	movs	r3, #0
	/* USER CODE END 5 */
}
 80144d4:	4618      	mov	r0, r3
 80144d6:	370c      	adds	r7, #12
 80144d8:	46bd      	mov	sp, r7
 80144da:	bc80      	pop	{r7}
 80144dc:	4770      	bx	lr
 80144de:	bf00      	nop

080144e0 <CDC_Receive_FS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Receive_FS(uint8_t *Buf, uint32_t *Len)
{
 80144e0:	b580      	push	{r7, lr}
 80144e2:	b086      	sub	sp, #24
 80144e4:	af02      	add	r7, sp, #8
 80144e6:	6078      	str	r0, [r7, #4]
 80144e8:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80144ea:	6879      	ldr	r1, [r7, #4]
 80144ec:	48c8      	ldr	r0, [pc, #800]	; (8014810 <CDC_Receive_FS+0x330>)
 80144ee:	f7fa faa0 	bl	800ea32 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80144f2:	48c7      	ldr	r0, [pc, #796]	; (8014810 <CDC_Receive_FS+0x330>)
 80144f4:	f7fa fadf 	bl	800eab6 <USBD_CDC_ReceivePacket>
	// WebMMS S Version
	if (UFlag == 0)
 80144f8:	4bc6      	ldr	r3, [pc, #792]	; (8014814 <CDC_Receive_FS+0x334>)
 80144fa:	781b      	ldrb	r3, [r3, #0]
 80144fc:	2b00      	cmp	r3, #0
 80144fe:	f040 820b 	bne.w	8014918 <CDC_Receive_FS+0x438>
	{
		// UI INPUT DATA
		if (Buf[0] == '#')
 8014502:	687b      	ldr	r3, [r7, #4]
 8014504:	781b      	ldrb	r3, [r3, #0]
 8014506:	2b23      	cmp	r3, #35	; 0x23
 8014508:	f040 80c9 	bne.w	801469e <CDC_Receive_FS+0x1be>
		{
			if (strncmp(Buf, "#fuck", 4) == 0) // TEST code
 801450c:	2204      	movs	r2, #4
 801450e:	49c2      	ldr	r1, [pc, #776]	; (8014818 <CDC_Receive_FS+0x338>)
 8014510:	6878      	ldr	r0, [r7, #4]
 8014512:	f001 fc3b 	bl	8015d8c <strncmp>
 8014516:	4603      	mov	r3, r0
 8014518:	2b00      	cmp	r3, #0
 801451a:	d103      	bne.n	8014524 <CDC_Receive_FS+0x44>
			{
				HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 801451c:	2101      	movs	r1, #1
 801451e:	48bf      	ldr	r0, [pc, #764]	; (801481c <CDC_Receive_FS+0x33c>)
 8014520:	f7f2 ff61 	bl	80073e6 <HAL_GPIO_TogglePin>
			}
			if (strncmp(Buf, "#shoot", 6) == 0) // USB 2.0
 8014524:	2206      	movs	r2, #6
 8014526:	49be      	ldr	r1, [pc, #760]	; (8014820 <CDC_Receive_FS+0x340>)
 8014528:	6878      	ldr	r0, [r7, #4]
 801452a:	f001 fc2f 	bl	8015d8c <strncmp>
 801452e:	4603      	mov	r3, r0
 8014530:	2b00      	cmp	r3, #0
 8014532:	d115      	bne.n	8014560 <CDC_Receive_FS+0x80>
			{
				HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin,
 8014534:	2201      	movs	r2, #1
 8014536:	2120      	movs	r1, #32
 8014538:	48ba      	ldr	r0, [pc, #744]	; (8014824 <CDC_Receive_FS+0x344>)
 801453a:	f7f2 ff3c 	bl	80073b6 <HAL_GPIO_WritePin>
						SET);
				HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
 801453e:	2201      	movs	r2, #1
 8014540:	2110      	movs	r1, #16
 8014542:	48b8      	ldr	r0, [pc, #736]	; (8014824 <CDC_Receive_FS+0x344>)
 8014544:	f7f2 ff37 	bl	80073b6 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
 8014548:	2200      	movs	r2, #0
 801454a:	f44f 7100 	mov.w	r1, #512	; 0x200
 801454e:	48b6      	ldr	r0, [pc, #728]	; (8014828 <CDC_Receive_FS+0x348>)
 8014550:	f7f2 ff31 	bl	80073b6 <HAL_GPIO_WritePin>
				LL_TIM_ClearFlag_UPDATE(TIM3);
 8014554:	48b5      	ldr	r0, [pc, #724]	; (801482c <CDC_Receive_FS+0x34c>)
 8014556:	f7ff ff2e 	bl	80143b6 <LL_TIM_ClearFlag_UPDATE>
				LL_TIM_EnableCounter(TIM3);
 801455a:	48b4      	ldr	r0, [pc, #720]	; (801482c <CDC_Receive_FS+0x34c>)
 801455c:	f7ff ff1c 	bl	8014398 <LL_TIM_EnableCounter>
			}
			if (strncmp(Buf, "#USB2", 5) == 0) // USB 2.0
 8014560:	2205      	movs	r2, #5
 8014562:	49b3      	ldr	r1, [pc, #716]	; (8014830 <CDC_Receive_FS+0x350>)
 8014564:	6878      	ldr	r0, [r7, #4]
 8014566:	f001 fc11 	bl	8015d8c <strncmp>
 801456a:	4603      	mov	r3, r0
 801456c:	2b00      	cmp	r3, #0
 801456e:	d106      	bne.n	801457e <CDC_Receive_FS+0x9e>
			{
				CDC_Transmit_FS("USB Select 2.0\r\n\r\n", 16);
 8014570:	2110      	movs	r1, #16
 8014572:	48b0      	ldr	r0, [pc, #704]	; (8014834 <CDC_Receive_FS+0x354>)
 8014574:	f000 fa32 	bl	80149dc <CDC_Transmit_FS>
				UFlag = 8;
 8014578:	4ba6      	ldr	r3, [pc, #664]	; (8014814 <CDC_Receive_FS+0x334>)
 801457a:	2208      	movs	r2, #8
 801457c:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#USB3", 5) == 0) // USB 3.0
 801457e:	2205      	movs	r2, #5
 8014580:	49ad      	ldr	r1, [pc, #692]	; (8014838 <CDC_Receive_FS+0x358>)
 8014582:	6878      	ldr	r0, [r7, #4]
 8014584:	f001 fc02 	bl	8015d8c <strncmp>
 8014588:	4603      	mov	r3, r0
 801458a:	2b00      	cmp	r3, #0
 801458c:	d106      	bne.n	801459c <CDC_Receive_FS+0xbc>
			{
				CDC_Transmit_FS("USB Select 3.0\r\n\r\n", 16);
 801458e:	2110      	movs	r1, #16
 8014590:	48aa      	ldr	r0, [pc, #680]	; (801483c <CDC_Receive_FS+0x35c>)
 8014592:	f000 fa23 	bl	80149dc <CDC_Transmit_FS>
				UFlag = 9;
 8014596:	4b9f      	ldr	r3, [pc, #636]	; (8014814 <CDC_Receive_FS+0x334>)
 8014598:	2209      	movs	r2, #9
 801459a:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#dparam", 7) == 0) // Set Radius Parameter
 801459c:	2207      	movs	r2, #7
 801459e:	49a8      	ldr	r1, [pc, #672]	; (8014840 <CDC_Receive_FS+0x360>)
 80145a0:	6878      	ldr	r0, [r7, #4]
 80145a2:	f001 fbf3 	bl	8015d8c <strncmp>
 80145a6:	4603      	mov	r3, r0
 80145a8:	2b00      	cmp	r3, #0
 80145aa:	d106      	bne.n	80145ba <CDC_Receive_FS+0xda>
			{
				CDC_Transmit_FS("Input wheel radius.. > ", 23);
 80145ac:	2117      	movs	r1, #23
 80145ae:	48a5      	ldr	r0, [pc, #660]	; (8014844 <CDC_Receive_FS+0x364>)
 80145b0:	f000 fa14 	bl	80149dc <CDC_Transmit_FS>
				UFlag = 2;
 80145b4:	4b97      	ldr	r3, [pc, #604]	; (8014814 <CDC_Receive_FS+0x334>)
 80145b6:	2202      	movs	r2, #2
 80145b8:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#dsave", 6) == 0) // Save Parameter
 80145ba:	2206      	movs	r2, #6
 80145bc:	49a2      	ldr	r1, [pc, #648]	; (8014848 <CDC_Receive_FS+0x368>)
 80145be:	6878      	ldr	r0, [r7, #4]
 80145c0:	f001 fbe4 	bl	8015d8c <strncmp>
 80145c4:	4603      	mov	r3, r0
 80145c6:	2b00      	cmp	r3, #0
 80145c8:	d106      	bne.n	80145d8 <CDC_Receive_FS+0xf8>
			{
				CDC_Transmit_FS("Saving current param...\r\n", 25);
 80145ca:	2119      	movs	r1, #25
 80145cc:	489f      	ldr	r0, [pc, #636]	; (801484c <CDC_Receive_FS+0x36c>)
 80145ce:	f000 fa05 	bl	80149dc <CDC_Transmit_FS>
				UFlag = 7;
 80145d2:	4b90      	ldr	r3, [pc, #576]	; (8014814 <CDC_Receive_FS+0x334>)
 80145d4:	2207      	movs	r2, #7
 80145d6:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#setcds", 7) == 0) // Save Parameter
 80145d8:	2207      	movs	r2, #7
 80145da:	499d      	ldr	r1, [pc, #628]	; (8014850 <CDC_Receive_FS+0x370>)
 80145dc:	6878      	ldr	r0, [r7, #4]
 80145de:	f001 fbd5 	bl	8015d8c <strncmp>
 80145e2:	4603      	mov	r3, r0
 80145e4:	2b00      	cmp	r3, #0
 80145e6:	d110      	bne.n	801460a <CDC_Receive_FS+0x12a>
			{
				CDC_Transmit_FS("Set Number of CDS Sensor...\r\n", 29);
 80145e8:	211d      	movs	r1, #29
 80145ea:	489a      	ldr	r0, [pc, #616]	; (8014854 <CDC_Receive_FS+0x374>)
 80145ec:	f000 f9f6 	bl	80149dc <CDC_Transmit_FS>
				char data = Buf[7];
 80145f0:	687b      	ldr	r3, [r7, #4]
 80145f2:	3307      	adds	r3, #7
 80145f4:	781b      	ldrb	r3, [r3, #0]
 80145f6:	737b      	strb	r3, [r7, #13]
				setcdsvalue = atoi(&data);
 80145f8:	f107 030d 	add.w	r3, r7, #13
 80145fc:	4618      	mov	r0, r3
 80145fe:	f000 fe2d 	bl	801525c <atoi>
 8014602:	4603      	mov	r3, r0
 8014604:	b2da      	uxtb	r2, r3
 8014606:	4b94      	ldr	r3, [pc, #592]	; (8014858 <CDC_Receive_FS+0x378>)
 8014608:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#stget", 6) == 0) // Save Parameter
 801460a:	2206      	movs	r2, #6
 801460c:	4993      	ldr	r1, [pc, #588]	; (801485c <CDC_Receive_FS+0x37c>)
 801460e:	6878      	ldr	r0, [r7, #4]
 8014610:	f001 fbbc 	bl	8015d8c <strncmp>
 8014614:	4603      	mov	r3, r0
 8014616:	2b00      	cmp	r3, #0
 8014618:	d11b      	bne.n	8014652 <CDC_Receive_FS+0x172>
			{
				sprintf(UTxbuf, "#st,%d,%d,%d,%d\r\n", stb0, stb1, stb2, stb3);
 801461a:	4b91      	ldr	r3, [pc, #580]	; (8014860 <CDC_Receive_FS+0x380>)
 801461c:	881b      	ldrh	r3, [r3, #0]
 801461e:	4619      	mov	r1, r3
 8014620:	4b90      	ldr	r3, [pc, #576]	; (8014864 <CDC_Receive_FS+0x384>)
 8014622:	881b      	ldrh	r3, [r3, #0]
 8014624:	4618      	mov	r0, r3
 8014626:	4b90      	ldr	r3, [pc, #576]	; (8014868 <CDC_Receive_FS+0x388>)
 8014628:	881b      	ldrh	r3, [r3, #0]
 801462a:	461a      	mov	r2, r3
 801462c:	4b8f      	ldr	r3, [pc, #572]	; (801486c <CDC_Receive_FS+0x38c>)
 801462e:	881b      	ldrh	r3, [r3, #0]
 8014630:	9301      	str	r3, [sp, #4]
 8014632:	9200      	str	r2, [sp, #0]
 8014634:	4603      	mov	r3, r0
 8014636:	460a      	mov	r2, r1
 8014638:	498d      	ldr	r1, [pc, #564]	; (8014870 <CDC_Receive_FS+0x390>)
 801463a:	488e      	ldr	r0, [pc, #568]	; (8014874 <CDC_Receive_FS+0x394>)
 801463c:	f001 fb86 	bl	8015d4c <siprintf>
				CDC_Transmit_FS(UTxbuf, strlen(UTxbuf));
 8014640:	488c      	ldr	r0, [pc, #560]	; (8014874 <CDC_Receive_FS+0x394>)
 8014642:	f7eb fdc1 	bl	80001c8 <strlen>
 8014646:	4603      	mov	r3, r0
 8014648:	b29b      	uxth	r3, r3
 801464a:	4619      	mov	r1, r3
 801464c:	4889      	ldr	r0, [pc, #548]	; (8014874 <CDC_Receive_FS+0x394>)
 801464e:	f000 f9c5 	bl	80149dc <CDC_Transmit_FS>
			}
			if (strncmp(Buf, "#stinit", 7) == 0) // Save Parameter
 8014652:	2207      	movs	r2, #7
 8014654:	4988      	ldr	r1, [pc, #544]	; (8014878 <CDC_Receive_FS+0x398>)
 8014656:	6878      	ldr	r0, [r7, #4]
 8014658:	f001 fb98 	bl	8015d8c <strncmp>
 801465c:	4603      	mov	r3, r0
 801465e:	2b00      	cmp	r3, #0
 8014660:	f040 819a 	bne.w	8014998 <CDC_Receive_FS+0x4b8>
			{
				stb0 = 0;
 8014664:	4b7e      	ldr	r3, [pc, #504]	; (8014860 <CDC_Receive_FS+0x380>)
 8014666:	2200      	movs	r2, #0
 8014668:	801a      	strh	r2, [r3, #0]
				stb1 = 0;
 801466a:	4b7e      	ldr	r3, [pc, #504]	; (8014864 <CDC_Receive_FS+0x384>)
 801466c:	2200      	movs	r2, #0
 801466e:	801a      	strh	r2, [r3, #0]
				stb2 = 0;
 8014670:	4b7d      	ldr	r3, [pc, #500]	; (8014868 <CDC_Receive_FS+0x388>)
 8014672:	2200      	movs	r2, #0
 8014674:	801a      	strh	r2, [r3, #0]
				stb3 = 0;
 8014676:	4b7d      	ldr	r3, [pc, #500]	; (801486c <CDC_Receive_FS+0x38c>)
 8014678:	2200      	movs	r2, #0
 801467a:	801a      	strh	r2, [r3, #0]
				stb_all = 0;
 801467c:	4b7f      	ldr	r3, [pc, #508]	; (801487c <CDC_Receive_FS+0x39c>)
 801467e:	2200      	movs	r2, #0
 8014680:	801a      	strh	r2, [r3, #0]
				LL_GPIO_ResetOutputPin(LD1_GPIO_Port, LD1_Pin);
 8014682:	2101      	movs	r1, #1
 8014684:	4865      	ldr	r0, [pc, #404]	; (801481c <CDC_Receive_FS+0x33c>)
 8014686:	f7ff fea3 	bl	80143d0 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 801468a:	2180      	movs	r1, #128	; 0x80
 801468c:	4863      	ldr	r0, [pc, #396]	; (801481c <CDC_Receive_FS+0x33c>)
 801468e:	f7ff fe9f 	bl	80143d0 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(LD3_GPIO_Port, LD3_Pin);
 8014692:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8014696:	4861      	ldr	r0, [pc, #388]	; (801481c <CDC_Receive_FS+0x33c>)
 8014698:	f7ff fe9a 	bl	80143d0 <LL_GPIO_ResetOutputPin>
 801469c:	e17c      	b.n	8014998 <CDC_Receive_FS+0x4b8>
				//LL_GPIO_WriteOutputPort(GPIOx, PortValue);
			}
		}
		else
		{
			switch (Buf[0])
 801469e:	687b      	ldr	r3, [r7, #4]
 80146a0:	781b      	ldrb	r3, [r3, #0]
 80146a2:	3b32      	subs	r3, #50	; 0x32
 80146a4:	2b46      	cmp	r3, #70	; 0x46
 80146a6:	f200 812c 	bhi.w	8014902 <CDC_Receive_FS+0x422>
 80146aa:	a201      	add	r2, pc, #4	; (adr r2, 80146b0 <CDC_Receive_FS+0x1d0>)
 80146ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80146b0:	0801489d 	.word	0x0801489d
 80146b4:	080148a5 	.word	0x080148a5
 80146b8:	08014903 	.word	0x08014903
 80146bc:	08014903 	.word	0x08014903
 80146c0:	08014903 	.word	0x08014903
 80146c4:	08014903 	.word	0x08014903
 80146c8:	08014903 	.word	0x08014903
 80146cc:	08014903 	.word	0x08014903
 80146d0:	08014903 	.word	0x08014903
 80146d4:	08014903 	.word	0x08014903
 80146d8:	08014903 	.word	0x08014903
 80146dc:	08014903 	.word	0x08014903
 80146e0:	08014903 	.word	0x08014903
 80146e4:	08014903 	.word	0x08014903
 80146e8:	08014903 	.word	0x08014903
 80146ec:	080148d1 	.word	0x080148d1
 80146f0:	08014903 	.word	0x08014903
 80146f4:	08014807 	.word	0x08014807
 80146f8:	080147ff 	.word	0x080147ff
 80146fc:	08014903 	.word	0x08014903
 8014700:	080148ad 	.word	0x080148ad
 8014704:	08014903 	.word	0x08014903
 8014708:	08014903 	.word	0x08014903
 801470c:	080147ef 	.word	0x080147ef
 8014710:	08014903 	.word	0x08014903
 8014714:	08014903 	.word	0x08014903
 8014718:	080147f7 	.word	0x080147f7
 801471c:	080147cd 	.word	0x080147cd
 8014720:	08014903 	.word	0x08014903
 8014724:	08014903 	.word	0x08014903
 8014728:	080147e7 	.word	0x080147e7
 801472c:	08014903 	.word	0x08014903
 8014730:	080148d1 	.word	0x080148d1
 8014734:	08014895 	.word	0x08014895
 8014738:	080148f3 	.word	0x080148f3
 801473c:	08014903 	.word	0x08014903
 8014740:	080147e7 	.word	0x080147e7
 8014744:	080147ef 	.word	0x080147ef
 8014748:	0801488d 	.word	0x0801488d
 801474c:	08014903 	.word	0x08014903
 8014750:	08014903 	.word	0x08014903
 8014754:	08014903 	.word	0x08014903
 8014758:	08014903 	.word	0x08014903
 801475c:	08014903 	.word	0x08014903
 8014760:	08014903 	.word	0x08014903
 8014764:	08014903 	.word	0x08014903
 8014768:	08014903 	.word	0x08014903
 801476c:	080148d1 	.word	0x080148d1
 8014770:	08014903 	.word	0x08014903
 8014774:	08014807 	.word	0x08014807
 8014778:	080147ff 	.word	0x080147ff
 801477c:	08014903 	.word	0x08014903
 8014780:	080148ad 	.word	0x080148ad
 8014784:	08014903 	.word	0x08014903
 8014788:	08014903 	.word	0x08014903
 801478c:	080147ef 	.word	0x080147ef
 8014790:	08014903 	.word	0x08014903
 8014794:	08014903 	.word	0x08014903
 8014798:	080147f7 	.word	0x080147f7
 801479c:	080147cd 	.word	0x080147cd
 80147a0:	08014903 	.word	0x08014903
 80147a4:	08014903 	.word	0x08014903
 80147a8:	080147e7 	.word	0x080147e7
 80147ac:	08014903 	.word	0x08014903
 80147b0:	080148d1 	.word	0x080148d1
 80147b4:	08014895 	.word	0x08014895
 80147b8:	080148f3 	.word	0x080148f3
 80147bc:	08014903 	.word	0x08014903
 80147c0:	080147e7 	.word	0x080147e7
 80147c4:	080147ef 	.word	0x080147ef
 80147c8:	0801488d 	.word	0x0801488d
			{
			// SHELL INPUT DATA
			case 'M':
			case 'm':

				CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 80147cc:	482c      	ldr	r0, [pc, #176]	; (8014880 <CDC_Receive_FS+0x3a0>)
 80147ce:	f7eb fcfb 	bl	80001c8 <strlen>
 80147d2:	4603      	mov	r3, r0
 80147d4:	b29b      	uxth	r3, r3
 80147d6:	4619      	mov	r1, r3
 80147d8:	4829      	ldr	r0, [pc, #164]	; (8014880 <CDC_Receive_FS+0x3a0>)
 80147da:	f000 f8ff 	bl	80149dc <CDC_Transmit_FS>
				bufptr = URxbuf;
 80147de:	4b29      	ldr	r3, [pc, #164]	; (8014884 <CDC_Receive_FS+0x3a4>)
 80147e0:	4a29      	ldr	r2, [pc, #164]	; (8014888 <CDC_Receive_FS+0x3a8>)
 80147e2:	601a      	str	r2, [r3, #0]
				break;
 80147e4:	e0d8      	b.n	8014998 <CDC_Receive_FS+0x4b8>
			case 'V':
			case 'v':
			case 'P':
			case 'p':
				UFlag = 1;
 80147e6:	4b0b      	ldr	r3, [pc, #44]	; (8014814 <CDC_Receive_FS+0x334>)
 80147e8:	2201      	movs	r2, #1
 80147ea:	701a      	strb	r2, [r3, #0]
				break;
 80147ec:	e0d4      	b.n	8014998 <CDC_Receive_FS+0x4b8>
			case 'I':
			case 'i':
			case 'W':
			case 'w':
				UFlag = 2;
 80147ee:	4b09      	ldr	r3, [pc, #36]	; (8014814 <CDC_Receive_FS+0x334>)
 80147f0:	2202      	movs	r2, #2
 80147f2:	701a      	strb	r2, [r3, #0]
				break;
 80147f4:	e0d0      	b.n	8014998 <CDC_Receive_FS+0x4b8>
			case 'L':
			case 'l':
				UFlag = 3;
 80147f6:	4b07      	ldr	r3, [pc, #28]	; (8014814 <CDC_Receive_FS+0x334>)
 80147f8:	2203      	movs	r2, #3
 80147fa:	701a      	strb	r2, [r3, #0]
				break;
 80147fc:	e0cc      	b.n	8014998 <CDC_Receive_FS+0x4b8>
			case 'D':
			case 'd':
				UFlag = 4;
 80147fe:	4b05      	ldr	r3, [pc, #20]	; (8014814 <CDC_Receive_FS+0x334>)
 8014800:	2204      	movs	r2, #4
 8014802:	701a      	strb	r2, [r3, #0]
				break;
 8014804:	e0c8      	b.n	8014998 <CDC_Receive_FS+0x4b8>
			case 'C':
			case 'c':
				UFlag = 5;
 8014806:	4b03      	ldr	r3, [pc, #12]	; (8014814 <CDC_Receive_FS+0x334>)
 8014808:	2205      	movs	r2, #5
 801480a:	701a      	strb	r2, [r3, #0]
				break;
 801480c:	e0c4      	b.n	8014998 <CDC_Receive_FS+0x4b8>
 801480e:	bf00      	nop
 8014810:	20007728 	.word	0x20007728
 8014814:	2000048d 	.word	0x2000048d
 8014818:	08018ff8 	.word	0x08018ff8
 801481c:	40020400 	.word	0x40020400
 8014820:	08019000 	.word	0x08019000
 8014824:	40021800 	.word	0x40021800
 8014828:	40021000 	.word	0x40021000
 801482c:	40000400 	.word	0x40000400
 8014830:	08019008 	.word	0x08019008
 8014834:	08019010 	.word	0x08019010
 8014838:	08019024 	.word	0x08019024
 801483c:	0801902c 	.word	0x0801902c
 8014840:	08019040 	.word	0x08019040
 8014844:	08019048 	.word	0x08019048
 8014848:	08019060 	.word	0x08019060
 801484c:	08019068 	.word	0x08019068
 8014850:	08019084 	.word	0x08019084
 8014854:	0801908c 	.word	0x0801908c
 8014858:	20000935 	.word	0x20000935
 801485c:	080190ac 	.word	0x080190ac
 8014860:	20000d68 	.word	0x20000d68
 8014864:	20000936 	.word	0x20000936
 8014868:	2000088c 	.word	0x2000088c
 801486c:	20000f9a 	.word	0x20000f9a
 8014870:	080190b4 	.word	0x080190b4
 8014874:	200005e0 	.word	0x200005e0
 8014878:	080190c8 	.word	0x080190c8
 801487c:	20000ce0 	.word	0x20000ce0
 8014880:	20000128 	.word	0x20000128
 8014884:	200079ec 	.word	0x200079ec
 8014888:	200079f0 	.word	0x200079f0
			case 'X':
			case 'x':
				UFlag = 6;
 801488c:	4b45      	ldr	r3, [pc, #276]	; (80149a4 <CDC_Receive_FS+0x4c4>)
 801488e:	2206      	movs	r2, #6
 8014890:	701a      	strb	r2, [r3, #0]
				break;
 8014892:	e081      	b.n	8014998 <CDC_Receive_FS+0x4b8>
			case 'S':
			case 's':
				UFlag = 7;
 8014894:	4b43      	ldr	r3, [pc, #268]	; (80149a4 <CDC_Receive_FS+0x4c4>)
 8014896:	2207      	movs	r2, #7
 8014898:	701a      	strb	r2, [r3, #0]
				break;
 801489a:	e07d      	b.n	8014998 <CDC_Receive_FS+0x4b8>
			case '2':
				UFlag = 8;
 801489c:	4b41      	ldr	r3, [pc, #260]	; (80149a4 <CDC_Receive_FS+0x4c4>)
 801489e:	2208      	movs	r2, #8
 80148a0:	701a      	strb	r2, [r3, #0]
				break;
 80148a2:	e079      	b.n	8014998 <CDC_Receive_FS+0x4b8>
			case '3':
				UFlag = 9;
 80148a4:	4b3f      	ldr	r3, [pc, #252]	; (80149a4 <CDC_Receive_FS+0x4c4>)
 80148a6:	2209      	movs	r2, #9
 80148a8:	701a      	strb	r2, [r3, #0]
				break;
 80148aa:	e075      	b.n	8014998 <CDC_Receive_FS+0x4b8>
			case 'F':
			case 'f':
				/* I version */
				HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
 80148ac:	2201      	movs	r2, #1
 80148ae:	2110      	movs	r1, #16
 80148b0:	483d      	ldr	r0, [pc, #244]	; (80149a8 <CDC_Receive_FS+0x4c8>)
 80148b2:	f7f2 fd80 	bl	80073b6 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
 80148b6:	2200      	movs	r2, #0
 80148b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80148bc:	483b      	ldr	r0, [pc, #236]	; (80149ac <CDC_Receive_FS+0x4cc>)
 80148be:	f7f2 fd7a 	bl	80073b6 <HAL_GPIO_WritePin>
				 HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin,
				 SET);
				 HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
				 HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
				 */
				LL_TIM_ClearFlag_UPDATE(TIM3);
 80148c2:	483b      	ldr	r0, [pc, #236]	; (80149b0 <CDC_Receive_FS+0x4d0>)
 80148c4:	f7ff fd77 	bl	80143b6 <LL_TIM_ClearFlag_UPDATE>
				LL_TIM_EnableCounter(TIM3);
 80148c8:	4839      	ldr	r0, [pc, #228]	; (80149b0 <CDC_Receive_FS+0x4d0>)
 80148ca:	f7ff fd65 	bl	8014398 <LL_TIM_EnableCounter>
				break;
 80148ce:	e063      	b.n	8014998 <CDC_Receive_FS+0x4b8>
			case 'A':
			case 'a':
			case 'R':
			case 'r':
				TIM8->CNT = 0;
 80148d0:	4b38      	ldr	r3, [pc, #224]	; (80149b4 <CDC_Receive_FS+0x4d4>)
 80148d2:	2200      	movs	r2, #0
 80148d4:	625a      	str	r2, [r3, #36]	; 0x24
				A_PLS_CNT = 0;
 80148d6:	4b38      	ldr	r3, [pc, #224]	; (80149b8 <CDC_Receive_FS+0x4d8>)
 80148d8:	2200      	movs	r2, #0
 80148da:	601a      	str	r2, [r3, #0]
				B_PLS_CNT = 0;
 80148dc:	4b37      	ldr	r3, [pc, #220]	; (80149bc <CDC_Receive_FS+0x4dc>)
 80148de:	2200      	movs	r2, #0
 80148e0:	601a      	str	r2, [r3, #0]
				bFlag = 1;
 80148e2:	4b37      	ldr	r3, [pc, #220]	; (80149c0 <CDC_Receive_FS+0x4e0>)
 80148e4:	2201      	movs	r2, #1
 80148e6:	701a      	strb	r2, [r3, #0]
				CDC_Transmit_FS((uint8_t*) "AutoTrigger Started!\r\n", 22); // ACK
 80148e8:	2116      	movs	r1, #22
 80148ea:	4836      	ldr	r0, [pc, #216]	; (80149c4 <CDC_Receive_FS+0x4e4>)
 80148ec:	f000 f876 	bl	80149dc <CDC_Transmit_FS>
				break;
 80148f0:	e052      	b.n	8014998 <CDC_Receive_FS+0x4b8>
				//case 'S':
				//case 's':
			case 'T':
			case 't':
				bFlag = 0;
 80148f2:	4b33      	ldr	r3, [pc, #204]	; (80149c0 <CDC_Receive_FS+0x4e0>)
 80148f4:	2200      	movs	r2, #0
 80148f6:	701a      	strb	r2, [r3, #0]
				CDC_Transmit_FS((uint8_t*) "Stopped!\r\n", 22); // ACK
 80148f8:	2116      	movs	r1, #22
 80148fa:	4833      	ldr	r0, [pc, #204]	; (80149c8 <CDC_Receive_FS+0x4e8>)
 80148fc:	f000 f86e 	bl	80149dc <CDC_Transmit_FS>
				break;
 8014900:	e04a      	b.n	8014998 <CDC_Receive_FS+0x4b8>
			default:
				CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 8014902:	4832      	ldr	r0, [pc, #200]	; (80149cc <CDC_Receive_FS+0x4ec>)
 8014904:	f7eb fc60 	bl	80001c8 <strlen>
 8014908:	4603      	mov	r3, r0
 801490a:	b29b      	uxth	r3, r3
 801490c:	4619      	mov	r1, r3
 801490e:	482f      	ldr	r0, [pc, #188]	; (80149cc <CDC_Receive_FS+0x4ec>)
 8014910:	f000 f864 	bl	80149dc <CDC_Transmit_FS>
				break;
 8014914:	bf00      	nop
 8014916:	e03f      	b.n	8014998 <CDC_Receive_FS+0x4b8>
			}
		}
	}
	else
	{
		for (uint16_t i = 0; i < *Len; i++)
 8014918:	2300      	movs	r3, #0
 801491a:	81fb      	strh	r3, [r7, #14]
 801491c:	e037      	b.n	801498e <CDC_Receive_FS+0x4ae>
		{
			*bufptr = Buf[i];
 801491e:	89fb      	ldrh	r3, [r7, #14]
 8014920:	687a      	ldr	r2, [r7, #4]
 8014922:	441a      	add	r2, r3
 8014924:	4b2a      	ldr	r3, [pc, #168]	; (80149d0 <CDC_Receive_FS+0x4f0>)
 8014926:	681b      	ldr	r3, [r3, #0]
 8014928:	7812      	ldrb	r2, [r2, #0]
 801492a:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) bufptr, 1);
 801492c:	4b28      	ldr	r3, [pc, #160]	; (80149d0 <CDC_Receive_FS+0x4f0>)
 801492e:	681b      	ldr	r3, [r3, #0]
 8014930:	2101      	movs	r1, #1
 8014932:	4618      	mov	r0, r3
 8014934:	f000 f852 	bl	80149dc <CDC_Transmit_FS>
			bufptr++;
 8014938:	4b25      	ldr	r3, [pc, #148]	; (80149d0 <CDC_Receive_FS+0x4f0>)
 801493a:	681b      	ldr	r3, [r3, #0]
 801493c:	3301      	adds	r3, #1
 801493e:	4a24      	ldr	r2, [pc, #144]	; (80149d0 <CDC_Receive_FS+0x4f0>)
 8014940:	6013      	str	r3, [r2, #0]
			if (Buf[i] == '\r' || Buf[i] == '\n')
 8014942:	89fb      	ldrh	r3, [r7, #14]
 8014944:	687a      	ldr	r2, [r7, #4]
 8014946:	4413      	add	r3, r2
 8014948:	781b      	ldrb	r3, [r3, #0]
 801494a:	2b0d      	cmp	r3, #13
 801494c:	d005      	beq.n	801495a <CDC_Receive_FS+0x47a>
 801494e:	89fb      	ldrh	r3, [r7, #14]
 8014950:	687a      	ldr	r2, [r7, #4]
 8014952:	4413      	add	r3, r2
 8014954:	781b      	ldrb	r3, [r3, #0]
 8014956:	2b0a      	cmp	r3, #10
 8014958:	d106      	bne.n	8014968 <CDC_Receive_FS+0x488>
			{
				EnterFlag = 1;
 801495a:	4b1e      	ldr	r3, [pc, #120]	; (80149d4 <CDC_Receive_FS+0x4f4>)
 801495c:	2201      	movs	r2, #1
 801495e:	701a      	strb	r2, [r3, #0]
				bufptr = URxbuf;
 8014960:	4b1b      	ldr	r3, [pc, #108]	; (80149d0 <CDC_Receive_FS+0x4f0>)
 8014962:	4a1d      	ldr	r2, [pc, #116]	; (80149d8 <CDC_Receive_FS+0x4f8>)
 8014964:	601a      	str	r2, [r3, #0]
 8014966:	e00f      	b.n	8014988 <CDC_Receive_FS+0x4a8>
			}
			else if (Buf[i] == '\b')
 8014968:	89fb      	ldrh	r3, [r7, #14]
 801496a:	687a      	ldr	r2, [r7, #4]
 801496c:	4413      	add	r3, r2
 801496e:	781b      	ldrb	r3, [r3, #0]
 8014970:	2b08      	cmp	r3, #8
 8014972:	d109      	bne.n	8014988 <CDC_Receive_FS+0x4a8>
			{
				if (bufptr != URxbuf)
 8014974:	4b16      	ldr	r3, [pc, #88]	; (80149d0 <CDC_Receive_FS+0x4f0>)
 8014976:	681b      	ldr	r3, [r3, #0]
 8014978:	4a17      	ldr	r2, [pc, #92]	; (80149d8 <CDC_Receive_FS+0x4f8>)
 801497a:	4293      	cmp	r3, r2
 801497c:	d004      	beq.n	8014988 <CDC_Receive_FS+0x4a8>
				{
					bufptr--;
 801497e:	4b14      	ldr	r3, [pc, #80]	; (80149d0 <CDC_Receive_FS+0x4f0>)
 8014980:	681b      	ldr	r3, [r3, #0]
 8014982:	3b01      	subs	r3, #1
 8014984:	4a12      	ldr	r2, [pc, #72]	; (80149d0 <CDC_Receive_FS+0x4f0>)
 8014986:	6013      	str	r3, [r2, #0]
		for (uint16_t i = 0; i < *Len; i++)
 8014988:	89fb      	ldrh	r3, [r7, #14]
 801498a:	3301      	adds	r3, #1
 801498c:	81fb      	strh	r3, [r7, #14]
 801498e:	89fa      	ldrh	r2, [r7, #14]
 8014990:	683b      	ldr	r3, [r7, #0]
 8014992:	681b      	ldr	r3, [r3, #0]
 8014994:	429a      	cmp	r2, r3
 8014996:	d3c2      	bcc.n	801491e <CDC_Receive_FS+0x43e>
				}
			}
		}
	}
	return (USBD_OK);
 8014998:	2300      	movs	r3, #0
	/* USER CODE END 6 */
}
 801499a:	4618      	mov	r0, r3
 801499c:	3710      	adds	r7, #16
 801499e:	46bd      	mov	sp, r7
 80149a0:	bd80      	pop	{r7, pc}
 80149a2:	bf00      	nop
 80149a4:	2000048d 	.word	0x2000048d
 80149a8:	40021800 	.word	0x40021800
 80149ac:	40021000 	.word	0x40021000
 80149b0:	40000400 	.word	0x40000400
 80149b4:	40010400 	.word	0x40010400
 80149b8:	20000488 	.word	0x20000488
 80149bc:	2000048a 	.word	0x2000048a
 80149c0:	2000048c 	.word	0x2000048c
 80149c4:	080190d0 	.word	0x080190d0
 80149c8:	080190e8 	.word	0x080190e8
 80149cc:	20000128 	.word	0x20000128
 80149d0:	200079ec 	.word	0x200079ec
 80149d4:	2000048e 	.word	0x2000048e
 80149d8:	200079f0 	.word	0x200079f0

080149dc <CDC_Transmit_FS>:
 * @param  Buf: Buffer of data to be sent
 * @param  Len: Number of data to be sent (in bytes)
 * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
 */
uint8_t CDC_Transmit_FS(uint8_t *Buf, uint16_t Len)
{
 80149dc:	b580      	push	{r7, lr}
 80149de:	b084      	sub	sp, #16
 80149e0:	af00      	add	r7, sp, #0
 80149e2:	6078      	str	r0, [r7, #4]
 80149e4:	460b      	mov	r3, r1
 80149e6:	807b      	strh	r3, [r7, #2]
	uint8_t result = USBD_OK;
 80149e8:	2300      	movs	r3, #0
 80149ea:	73fb      	strb	r3, [r7, #15]
	/* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 80149ec:	4b0d      	ldr	r3, [pc, #52]	; (8014a24 <CDC_Transmit_FS+0x48>)
 80149ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80149f2:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 80149f4:	68bb      	ldr	r3, [r7, #8]
 80149f6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80149fa:	2b00      	cmp	r3, #0
 80149fc:	d001      	beq.n	8014a02 <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 80149fe:	2301      	movs	r3, #1
 8014a00:	e00b      	b.n	8014a1a <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8014a02:	887b      	ldrh	r3, [r7, #2]
 8014a04:	461a      	mov	r2, r3
 8014a06:	6879      	ldr	r1, [r7, #4]
 8014a08:	4806      	ldr	r0, [pc, #24]	; (8014a24 <CDC_Transmit_FS+0x48>)
 8014a0a:	f7f9 fff9 	bl	800ea00 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8014a0e:	4805      	ldr	r0, [pc, #20]	; (8014a24 <CDC_Transmit_FS+0x48>)
 8014a10:	f7fa f822 	bl	800ea58 <USBD_CDC_TransmitPacket>
 8014a14:	4603      	mov	r3, r0
 8014a16:	73fb      	strb	r3, [r7, #15]
	/* USER CODE END 7 */
	return result;
 8014a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8014a1a:	4618      	mov	r0, r3
 8014a1c:	3710      	adds	r7, #16
 8014a1e:	46bd      	mov	sp, r7
 8014a20:	bd80      	pop	{r7, pc}
 8014a22:	bf00      	nop
 8014a24:	20007728 	.word	0x20007728

08014a28 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014a28:	b480      	push	{r7}
 8014a2a:	b083      	sub	sp, #12
 8014a2c:	af00      	add	r7, sp, #0
 8014a2e:	4603      	mov	r3, r0
 8014a30:	6039      	str	r1, [r7, #0]
 8014a32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8014a34:	683b      	ldr	r3, [r7, #0]
 8014a36:	2212      	movs	r2, #18
 8014a38:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8014a3a:	4b03      	ldr	r3, [pc, #12]	; (8014a48 <USBD_FS_DeviceDescriptor+0x20>)
}
 8014a3c:	4618      	mov	r0, r3
 8014a3e:	370c      	adds	r7, #12
 8014a40:	46bd      	mov	sp, r7
 8014a42:	bc80      	pop	{r7}
 8014a44:	4770      	bx	lr
 8014a46:	bf00      	nop
 8014a48:	20000268 	.word	0x20000268

08014a4c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014a4c:	b480      	push	{r7}
 8014a4e:	b083      	sub	sp, #12
 8014a50:	af00      	add	r7, sp, #0
 8014a52:	4603      	mov	r3, r0
 8014a54:	6039      	str	r1, [r7, #0]
 8014a56:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8014a58:	683b      	ldr	r3, [r7, #0]
 8014a5a:	2204      	movs	r2, #4
 8014a5c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8014a5e:	4b03      	ldr	r3, [pc, #12]	; (8014a6c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8014a60:	4618      	mov	r0, r3
 8014a62:	370c      	adds	r7, #12
 8014a64:	46bd      	mov	sp, r7
 8014a66:	bc80      	pop	{r7}
 8014a68:	4770      	bx	lr
 8014a6a:	bf00      	nop
 8014a6c:	2000027c 	.word	0x2000027c

08014a70 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014a70:	b580      	push	{r7, lr}
 8014a72:	b082      	sub	sp, #8
 8014a74:	af00      	add	r7, sp, #0
 8014a76:	4603      	mov	r3, r0
 8014a78:	6039      	str	r1, [r7, #0]
 8014a7a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8014a7c:	79fb      	ldrb	r3, [r7, #7]
 8014a7e:	2b00      	cmp	r3, #0
 8014a80:	d105      	bne.n	8014a8e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8014a82:	683a      	ldr	r2, [r7, #0]
 8014a84:	4907      	ldr	r1, [pc, #28]	; (8014aa4 <USBD_FS_ProductStrDescriptor+0x34>)
 8014a86:	4808      	ldr	r0, [pc, #32]	; (8014aa8 <USBD_FS_ProductStrDescriptor+0x38>)
 8014a88:	f7fb f827 	bl	800fada <USBD_GetString>
 8014a8c:	e004      	b.n	8014a98 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8014a8e:	683a      	ldr	r2, [r7, #0]
 8014a90:	4904      	ldr	r1, [pc, #16]	; (8014aa4 <USBD_FS_ProductStrDescriptor+0x34>)
 8014a92:	4805      	ldr	r0, [pc, #20]	; (8014aa8 <USBD_FS_ProductStrDescriptor+0x38>)
 8014a94:	f7fb f821 	bl	800fada <USBD_GetString>
  }
  return USBD_StrDesc;
 8014a98:	4b02      	ldr	r3, [pc, #8]	; (8014aa4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8014a9a:	4618      	mov	r0, r3
 8014a9c:	3708      	adds	r7, #8
 8014a9e:	46bd      	mov	sp, r7
 8014aa0:	bd80      	pop	{r7, pc}
 8014aa2:	bf00      	nop
 8014aa4:	20007d10 	.word	0x20007d10
 8014aa8:	080190f4 	.word	0x080190f4

08014aac <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014aac:	b580      	push	{r7, lr}
 8014aae:	b082      	sub	sp, #8
 8014ab0:	af00      	add	r7, sp, #0
 8014ab2:	4603      	mov	r3, r0
 8014ab4:	6039      	str	r1, [r7, #0]
 8014ab6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8014ab8:	683a      	ldr	r2, [r7, #0]
 8014aba:	4904      	ldr	r1, [pc, #16]	; (8014acc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8014abc:	4804      	ldr	r0, [pc, #16]	; (8014ad0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8014abe:	f7fb f80c 	bl	800fada <USBD_GetString>
  return USBD_StrDesc;
 8014ac2:	4b02      	ldr	r3, [pc, #8]	; (8014acc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8014ac4:	4618      	mov	r0, r3
 8014ac6:	3708      	adds	r7, #8
 8014ac8:	46bd      	mov	sp, r7
 8014aca:	bd80      	pop	{r7, pc}
 8014acc:	20007d10 	.word	0x20007d10
 8014ad0:	08019100 	.word	0x08019100

08014ad4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014ad4:	b580      	push	{r7, lr}
 8014ad6:	b082      	sub	sp, #8
 8014ad8:	af00      	add	r7, sp, #0
 8014ada:	4603      	mov	r3, r0
 8014adc:	6039      	str	r1, [r7, #0]
 8014ade:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8014ae0:	683b      	ldr	r3, [r7, #0]
 8014ae2:	221a      	movs	r2, #26
 8014ae4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8014ae6:	f000 f843 	bl	8014b70 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8014aea:	4b02      	ldr	r3, [pc, #8]	; (8014af4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8014aec:	4618      	mov	r0, r3
 8014aee:	3708      	adds	r7, #8
 8014af0:	46bd      	mov	sp, r7
 8014af2:	bd80      	pop	{r7, pc}
 8014af4:	20000280 	.word	0x20000280

08014af8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014af8:	b580      	push	{r7, lr}
 8014afa:	b082      	sub	sp, #8
 8014afc:	af00      	add	r7, sp, #0
 8014afe:	4603      	mov	r3, r0
 8014b00:	6039      	str	r1, [r7, #0]
 8014b02:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8014b04:	79fb      	ldrb	r3, [r7, #7]
 8014b06:	2b00      	cmp	r3, #0
 8014b08:	d105      	bne.n	8014b16 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8014b0a:	683a      	ldr	r2, [r7, #0]
 8014b0c:	4907      	ldr	r1, [pc, #28]	; (8014b2c <USBD_FS_ConfigStrDescriptor+0x34>)
 8014b0e:	4808      	ldr	r0, [pc, #32]	; (8014b30 <USBD_FS_ConfigStrDescriptor+0x38>)
 8014b10:	f7fa ffe3 	bl	800fada <USBD_GetString>
 8014b14:	e004      	b.n	8014b20 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8014b16:	683a      	ldr	r2, [r7, #0]
 8014b18:	4904      	ldr	r1, [pc, #16]	; (8014b2c <USBD_FS_ConfigStrDescriptor+0x34>)
 8014b1a:	4805      	ldr	r0, [pc, #20]	; (8014b30 <USBD_FS_ConfigStrDescriptor+0x38>)
 8014b1c:	f7fa ffdd 	bl	800fada <USBD_GetString>
  }
  return USBD_StrDesc;
 8014b20:	4b02      	ldr	r3, [pc, #8]	; (8014b2c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8014b22:	4618      	mov	r0, r3
 8014b24:	3708      	adds	r7, #8
 8014b26:	46bd      	mov	sp, r7
 8014b28:	bd80      	pop	{r7, pc}
 8014b2a:	bf00      	nop
 8014b2c:	20007d10 	.word	0x20007d10
 8014b30:	0801910c 	.word	0x0801910c

08014b34 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014b34:	b580      	push	{r7, lr}
 8014b36:	b082      	sub	sp, #8
 8014b38:	af00      	add	r7, sp, #0
 8014b3a:	4603      	mov	r3, r0
 8014b3c:	6039      	str	r1, [r7, #0]
 8014b3e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8014b40:	79fb      	ldrb	r3, [r7, #7]
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	d105      	bne.n	8014b52 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8014b46:	683a      	ldr	r2, [r7, #0]
 8014b48:	4907      	ldr	r1, [pc, #28]	; (8014b68 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8014b4a:	4808      	ldr	r0, [pc, #32]	; (8014b6c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8014b4c:	f7fa ffc5 	bl	800fada <USBD_GetString>
 8014b50:	e004      	b.n	8014b5c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8014b52:	683a      	ldr	r2, [r7, #0]
 8014b54:	4904      	ldr	r1, [pc, #16]	; (8014b68 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8014b56:	4805      	ldr	r0, [pc, #20]	; (8014b6c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8014b58:	f7fa ffbf 	bl	800fada <USBD_GetString>
  }
  return USBD_StrDesc;
 8014b5c:	4b02      	ldr	r3, [pc, #8]	; (8014b68 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8014b5e:	4618      	mov	r0, r3
 8014b60:	3708      	adds	r7, #8
 8014b62:	46bd      	mov	sp, r7
 8014b64:	bd80      	pop	{r7, pc}
 8014b66:	bf00      	nop
 8014b68:	20007d10 	.word	0x20007d10
 8014b6c:	08019118 	.word	0x08019118

08014b70 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8014b70:	b580      	push	{r7, lr}
 8014b72:	b084      	sub	sp, #16
 8014b74:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8014b76:	4b0f      	ldr	r3, [pc, #60]	; (8014bb4 <Get_SerialNum+0x44>)
 8014b78:	681b      	ldr	r3, [r3, #0]
 8014b7a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8014b7c:	4b0e      	ldr	r3, [pc, #56]	; (8014bb8 <Get_SerialNum+0x48>)
 8014b7e:	681b      	ldr	r3, [r3, #0]
 8014b80:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8014b82:	4b0e      	ldr	r3, [pc, #56]	; (8014bbc <Get_SerialNum+0x4c>)
 8014b84:	681b      	ldr	r3, [r3, #0]
 8014b86:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8014b88:	68fa      	ldr	r2, [r7, #12]
 8014b8a:	687b      	ldr	r3, [r7, #4]
 8014b8c:	4413      	add	r3, r2
 8014b8e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8014b90:	68fb      	ldr	r3, [r7, #12]
 8014b92:	2b00      	cmp	r3, #0
 8014b94:	d009      	beq.n	8014baa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8014b96:	2208      	movs	r2, #8
 8014b98:	4909      	ldr	r1, [pc, #36]	; (8014bc0 <Get_SerialNum+0x50>)
 8014b9a:	68f8      	ldr	r0, [r7, #12]
 8014b9c:	f000 f814 	bl	8014bc8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8014ba0:	2204      	movs	r2, #4
 8014ba2:	4908      	ldr	r1, [pc, #32]	; (8014bc4 <Get_SerialNum+0x54>)
 8014ba4:	68b8      	ldr	r0, [r7, #8]
 8014ba6:	f000 f80f 	bl	8014bc8 <IntToUnicode>
  }
}
 8014baa:	bf00      	nop
 8014bac:	3710      	adds	r7, #16
 8014bae:	46bd      	mov	sp, r7
 8014bb0:	bd80      	pop	{r7, pc}
 8014bb2:	bf00      	nop
 8014bb4:	1fff7a10 	.word	0x1fff7a10
 8014bb8:	1fff7a14 	.word	0x1fff7a14
 8014bbc:	1fff7a18 	.word	0x1fff7a18
 8014bc0:	20000282 	.word	0x20000282
 8014bc4:	20000292 	.word	0x20000292

08014bc8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8014bc8:	b480      	push	{r7}
 8014bca:	b087      	sub	sp, #28
 8014bcc:	af00      	add	r7, sp, #0
 8014bce:	60f8      	str	r0, [r7, #12]
 8014bd0:	60b9      	str	r1, [r7, #8]
 8014bd2:	4613      	mov	r3, r2
 8014bd4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8014bd6:	2300      	movs	r3, #0
 8014bd8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8014bda:	2300      	movs	r3, #0
 8014bdc:	75fb      	strb	r3, [r7, #23]
 8014bde:	e027      	b.n	8014c30 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8014be0:	68fb      	ldr	r3, [r7, #12]
 8014be2:	0f1b      	lsrs	r3, r3, #28
 8014be4:	2b09      	cmp	r3, #9
 8014be6:	d80b      	bhi.n	8014c00 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8014be8:	68fb      	ldr	r3, [r7, #12]
 8014bea:	0f1b      	lsrs	r3, r3, #28
 8014bec:	b2da      	uxtb	r2, r3
 8014bee:	7dfb      	ldrb	r3, [r7, #23]
 8014bf0:	005b      	lsls	r3, r3, #1
 8014bf2:	4619      	mov	r1, r3
 8014bf4:	68bb      	ldr	r3, [r7, #8]
 8014bf6:	440b      	add	r3, r1
 8014bf8:	3230      	adds	r2, #48	; 0x30
 8014bfa:	b2d2      	uxtb	r2, r2
 8014bfc:	701a      	strb	r2, [r3, #0]
 8014bfe:	e00a      	b.n	8014c16 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8014c00:	68fb      	ldr	r3, [r7, #12]
 8014c02:	0f1b      	lsrs	r3, r3, #28
 8014c04:	b2da      	uxtb	r2, r3
 8014c06:	7dfb      	ldrb	r3, [r7, #23]
 8014c08:	005b      	lsls	r3, r3, #1
 8014c0a:	4619      	mov	r1, r3
 8014c0c:	68bb      	ldr	r3, [r7, #8]
 8014c0e:	440b      	add	r3, r1
 8014c10:	3237      	adds	r2, #55	; 0x37
 8014c12:	b2d2      	uxtb	r2, r2
 8014c14:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8014c16:	68fb      	ldr	r3, [r7, #12]
 8014c18:	011b      	lsls	r3, r3, #4
 8014c1a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8014c1c:	7dfb      	ldrb	r3, [r7, #23]
 8014c1e:	005b      	lsls	r3, r3, #1
 8014c20:	3301      	adds	r3, #1
 8014c22:	68ba      	ldr	r2, [r7, #8]
 8014c24:	4413      	add	r3, r2
 8014c26:	2200      	movs	r2, #0
 8014c28:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8014c2a:	7dfb      	ldrb	r3, [r7, #23]
 8014c2c:	3301      	adds	r3, #1
 8014c2e:	75fb      	strb	r3, [r7, #23]
 8014c30:	7dfa      	ldrb	r2, [r7, #23]
 8014c32:	79fb      	ldrb	r3, [r7, #7]
 8014c34:	429a      	cmp	r2, r3
 8014c36:	d3d3      	bcc.n	8014be0 <IntToUnicode+0x18>
  }
}
 8014c38:	bf00      	nop
 8014c3a:	371c      	adds	r7, #28
 8014c3c:	46bd      	mov	sp, r7
 8014c3e:	bc80      	pop	{r7}
 8014c40:	4770      	bx	lr
	...

08014c44 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8014c44:	b580      	push	{r7, lr}
 8014c46:	b08a      	sub	sp, #40	; 0x28
 8014c48:	af00      	add	r7, sp, #0
 8014c4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014c4c:	f107 0314 	add.w	r3, r7, #20
 8014c50:	2200      	movs	r2, #0
 8014c52:	601a      	str	r2, [r3, #0]
 8014c54:	605a      	str	r2, [r3, #4]
 8014c56:	609a      	str	r2, [r3, #8]
 8014c58:	60da      	str	r2, [r3, #12]
 8014c5a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8014c5c:	687b      	ldr	r3, [r7, #4]
 8014c5e:	681b      	ldr	r3, [r3, #0]
 8014c60:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8014c64:	d147      	bne.n	8014cf6 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8014c66:	2300      	movs	r3, #0
 8014c68:	613b      	str	r3, [r7, #16]
 8014c6a:	4b25      	ldr	r3, [pc, #148]	; (8014d00 <HAL_PCD_MspInit+0xbc>)
 8014c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014c6e:	4a24      	ldr	r2, [pc, #144]	; (8014d00 <HAL_PCD_MspInit+0xbc>)
 8014c70:	f043 0301 	orr.w	r3, r3, #1
 8014c74:	6313      	str	r3, [r2, #48]	; 0x30
 8014c76:	4b22      	ldr	r3, [pc, #136]	; (8014d00 <HAL_PCD_MspInit+0xbc>)
 8014c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014c7a:	f003 0301 	and.w	r3, r3, #1
 8014c7e:	613b      	str	r3, [r7, #16]
 8014c80:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8014c82:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8014c86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014c88:	2302      	movs	r3, #2
 8014c8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014c8c:	2300      	movs	r3, #0
 8014c8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014c90:	2303      	movs	r3, #3
 8014c92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8014c94:	230a      	movs	r3, #10
 8014c96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014c98:	f107 0314 	add.w	r3, r7, #20
 8014c9c:	4619      	mov	r1, r3
 8014c9e:	4819      	ldr	r0, [pc, #100]	; (8014d04 <HAL_PCD_MspInit+0xc0>)
 8014ca0:	f7f2 f9d4 	bl	800704c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8014ca4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014ca8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8014caa:	2300      	movs	r3, #0
 8014cac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014cae:	2300      	movs	r3, #0
 8014cb0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8014cb2:	f107 0314 	add.w	r3, r7, #20
 8014cb6:	4619      	mov	r1, r3
 8014cb8:	4812      	ldr	r0, [pc, #72]	; (8014d04 <HAL_PCD_MspInit+0xc0>)
 8014cba:	f7f2 f9c7 	bl	800704c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8014cbe:	4b10      	ldr	r3, [pc, #64]	; (8014d00 <HAL_PCD_MspInit+0xbc>)
 8014cc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014cc2:	4a0f      	ldr	r2, [pc, #60]	; (8014d00 <HAL_PCD_MspInit+0xbc>)
 8014cc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014cc8:	6353      	str	r3, [r2, #52]	; 0x34
 8014cca:	2300      	movs	r3, #0
 8014ccc:	60fb      	str	r3, [r7, #12]
 8014cce:	4b0c      	ldr	r3, [pc, #48]	; (8014d00 <HAL_PCD_MspInit+0xbc>)
 8014cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014cd2:	4a0b      	ldr	r2, [pc, #44]	; (8014d00 <HAL_PCD_MspInit+0xbc>)
 8014cd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8014cd8:	6453      	str	r3, [r2, #68]	; 0x44
 8014cda:	4b09      	ldr	r3, [pc, #36]	; (8014d00 <HAL_PCD_MspInit+0xbc>)
 8014cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014cde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8014ce2:	60fb      	str	r3, [r7, #12]
 8014ce4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 8014ce6:	2200      	movs	r2, #0
 8014ce8:	2101      	movs	r1, #1
 8014cea:	2043      	movs	r0, #67	; 0x43
 8014cec:	f7f0 f829 	bl	8004d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8014cf0:	2043      	movs	r0, #67	; 0x43
 8014cf2:	f7f0 f842 	bl	8004d7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8014cf6:	bf00      	nop
 8014cf8:	3728      	adds	r7, #40	; 0x28
 8014cfa:	46bd      	mov	sp, r7
 8014cfc:	bd80      	pop	{r7, pc}
 8014cfe:	bf00      	nop
 8014d00:	40023800 	.word	0x40023800
 8014d04:	40020000 	.word	0x40020000

08014d08 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014d08:	b580      	push	{r7, lr}
 8014d0a:	b082      	sub	sp, #8
 8014d0c:	af00      	add	r7, sp, #0
 8014d0e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8014d10:	687b      	ldr	r3, [r7, #4]
 8014d12:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 8014d16:	687b      	ldr	r3, [r7, #4]
 8014d18:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8014d1c:	4619      	mov	r1, r3
 8014d1e:	4610      	mov	r0, r2
 8014d20:	f7f9 ff7f 	bl	800ec22 <USBD_LL_SetupStage>
}
 8014d24:	bf00      	nop
 8014d26:	3708      	adds	r7, #8
 8014d28:	46bd      	mov	sp, r7
 8014d2a:	bd80      	pop	{r7, pc}

08014d2c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014d2c:	b580      	push	{r7, lr}
 8014d2e:	b082      	sub	sp, #8
 8014d30:	af00      	add	r7, sp, #0
 8014d32:	6078      	str	r0, [r7, #4]
 8014d34:	460b      	mov	r3, r1
 8014d36:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8014d38:	687b      	ldr	r3, [r7, #4]
 8014d3a:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 8014d3e:	78fa      	ldrb	r2, [r7, #3]
 8014d40:	6879      	ldr	r1, [r7, #4]
 8014d42:	4613      	mov	r3, r2
 8014d44:	00db      	lsls	r3, r3, #3
 8014d46:	1a9b      	subs	r3, r3, r2
 8014d48:	009b      	lsls	r3, r3, #2
 8014d4a:	440b      	add	r3, r1
 8014d4c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8014d50:	681a      	ldr	r2, [r3, #0]
 8014d52:	78fb      	ldrb	r3, [r7, #3]
 8014d54:	4619      	mov	r1, r3
 8014d56:	f7f9 ffaf 	bl	800ecb8 <USBD_LL_DataOutStage>
}
 8014d5a:	bf00      	nop
 8014d5c:	3708      	adds	r7, #8
 8014d5e:	46bd      	mov	sp, r7
 8014d60:	bd80      	pop	{r7, pc}

08014d62 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014d62:	b580      	push	{r7, lr}
 8014d64:	b082      	sub	sp, #8
 8014d66:	af00      	add	r7, sp, #0
 8014d68:	6078      	str	r0, [r7, #4]
 8014d6a:	460b      	mov	r3, r1
 8014d6c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8014d6e:	687b      	ldr	r3, [r7, #4]
 8014d70:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 8014d74:	78fa      	ldrb	r2, [r7, #3]
 8014d76:	6879      	ldr	r1, [r7, #4]
 8014d78:	4613      	mov	r3, r2
 8014d7a:	00db      	lsls	r3, r3, #3
 8014d7c:	1a9b      	subs	r3, r3, r2
 8014d7e:	009b      	lsls	r3, r3, #2
 8014d80:	440b      	add	r3, r1
 8014d82:	3348      	adds	r3, #72	; 0x48
 8014d84:	681a      	ldr	r2, [r3, #0]
 8014d86:	78fb      	ldrb	r3, [r7, #3]
 8014d88:	4619      	mov	r1, r3
 8014d8a:	f7fa f806 	bl	800ed9a <USBD_LL_DataInStage>
}
 8014d8e:	bf00      	nop
 8014d90:	3708      	adds	r7, #8
 8014d92:	46bd      	mov	sp, r7
 8014d94:	bd80      	pop	{r7, pc}

08014d96 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014d96:	b580      	push	{r7, lr}
 8014d98:	b082      	sub	sp, #8
 8014d9a:	af00      	add	r7, sp, #0
 8014d9c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8014d9e:	687b      	ldr	r3, [r7, #4]
 8014da0:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014da4:	4618      	mov	r0, r3
 8014da6:	f7fa f916 	bl	800efd6 <USBD_LL_SOF>
}
 8014daa:	bf00      	nop
 8014dac:	3708      	adds	r7, #8
 8014dae:	46bd      	mov	sp, r7
 8014db0:	bd80      	pop	{r7, pc}

08014db2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014db2:	b580      	push	{r7, lr}
 8014db4:	b084      	sub	sp, #16
 8014db6:	af00      	add	r7, sp, #0
 8014db8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8014dba:	2301      	movs	r3, #1
 8014dbc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8014dbe:	687b      	ldr	r3, [r7, #4]
 8014dc0:	68db      	ldr	r3, [r3, #12]
 8014dc2:	2b00      	cmp	r3, #0
 8014dc4:	d102      	bne.n	8014dcc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8014dc6:	2300      	movs	r3, #0
 8014dc8:	73fb      	strb	r3, [r7, #15]
 8014dca:	e008      	b.n	8014dde <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8014dcc:	687b      	ldr	r3, [r7, #4]
 8014dce:	68db      	ldr	r3, [r3, #12]
 8014dd0:	2b02      	cmp	r3, #2
 8014dd2:	d102      	bne.n	8014dda <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8014dd4:	2301      	movs	r3, #1
 8014dd6:	73fb      	strb	r3, [r7, #15]
 8014dd8:	e001      	b.n	8014dde <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8014dda:	f7ed fba5 	bl	8002528 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8014dde:	687b      	ldr	r3, [r7, #4]
 8014de0:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014de4:	7bfa      	ldrb	r2, [r7, #15]
 8014de6:	4611      	mov	r1, r2
 8014de8:	4618      	mov	r0, r3
 8014dea:	f7fa f8bc 	bl	800ef66 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8014dee:	687b      	ldr	r3, [r7, #4]
 8014df0:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014df4:	4618      	mov	r0, r3
 8014df6:	f7fa f875 	bl	800eee4 <USBD_LL_Reset>
}
 8014dfa:	bf00      	nop
 8014dfc:	3710      	adds	r7, #16
 8014dfe:	46bd      	mov	sp, r7
 8014e00:	bd80      	pop	{r7, pc}
	...

08014e04 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014e04:	b580      	push	{r7, lr}
 8014e06:	b082      	sub	sp, #8
 8014e08:	af00      	add	r7, sp, #0
 8014e0a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8014e0c:	687b      	ldr	r3, [r7, #4]
 8014e0e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014e12:	4618      	mov	r0, r3
 8014e14:	f7fa f8b6 	bl	800ef84 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8014e18:	687b      	ldr	r3, [r7, #4]
 8014e1a:	681b      	ldr	r3, [r3, #0]
 8014e1c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8014e20:	681b      	ldr	r3, [r3, #0]
 8014e22:	687a      	ldr	r2, [r7, #4]
 8014e24:	6812      	ldr	r2, [r2, #0]
 8014e26:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8014e2a:	f043 0301 	orr.w	r3, r3, #1
 8014e2e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8014e30:	687b      	ldr	r3, [r7, #4]
 8014e32:	6a1b      	ldr	r3, [r3, #32]
 8014e34:	2b00      	cmp	r3, #0
 8014e36:	d005      	beq.n	8014e44 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014e38:	4b04      	ldr	r3, [pc, #16]	; (8014e4c <HAL_PCD_SuspendCallback+0x48>)
 8014e3a:	691b      	ldr	r3, [r3, #16]
 8014e3c:	4a03      	ldr	r2, [pc, #12]	; (8014e4c <HAL_PCD_SuspendCallback+0x48>)
 8014e3e:	f043 0306 	orr.w	r3, r3, #6
 8014e42:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8014e44:	bf00      	nop
 8014e46:	3708      	adds	r7, #8
 8014e48:	46bd      	mov	sp, r7
 8014e4a:	bd80      	pop	{r7, pc}
 8014e4c:	e000ed00 	.word	0xe000ed00

08014e50 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014e50:	b580      	push	{r7, lr}
 8014e52:	b082      	sub	sp, #8
 8014e54:	af00      	add	r7, sp, #0
 8014e56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8014e58:	687b      	ldr	r3, [r7, #4]
 8014e5a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014e5e:	4618      	mov	r0, r3
 8014e60:	f7fa f8a4 	bl	800efac <USBD_LL_Resume>
}
 8014e64:	bf00      	nop
 8014e66:	3708      	adds	r7, #8
 8014e68:	46bd      	mov	sp, r7
 8014e6a:	bd80      	pop	{r7, pc}

08014e6c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014e6c:	b580      	push	{r7, lr}
 8014e6e:	b082      	sub	sp, #8
 8014e70:	af00      	add	r7, sp, #0
 8014e72:	6078      	str	r0, [r7, #4]
 8014e74:	460b      	mov	r3, r1
 8014e76:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8014e78:	687b      	ldr	r3, [r7, #4]
 8014e7a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014e7e:	78fa      	ldrb	r2, [r7, #3]
 8014e80:	4611      	mov	r1, r2
 8014e82:	4618      	mov	r0, r3
 8014e84:	f7fa f8cd 	bl	800f022 <USBD_LL_IsoOUTIncomplete>
}
 8014e88:	bf00      	nop
 8014e8a:	3708      	adds	r7, #8
 8014e8c:	46bd      	mov	sp, r7
 8014e8e:	bd80      	pop	{r7, pc}

08014e90 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014e90:	b580      	push	{r7, lr}
 8014e92:	b082      	sub	sp, #8
 8014e94:	af00      	add	r7, sp, #0
 8014e96:	6078      	str	r0, [r7, #4]
 8014e98:	460b      	mov	r3, r1
 8014e9a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8014e9c:	687b      	ldr	r3, [r7, #4]
 8014e9e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014ea2:	78fa      	ldrb	r2, [r7, #3]
 8014ea4:	4611      	mov	r1, r2
 8014ea6:	4618      	mov	r0, r3
 8014ea8:	f7fa f8af 	bl	800f00a <USBD_LL_IsoINIncomplete>
}
 8014eac:	bf00      	nop
 8014eae:	3708      	adds	r7, #8
 8014eb0:	46bd      	mov	sp, r7
 8014eb2:	bd80      	pop	{r7, pc}

08014eb4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014eb4:	b580      	push	{r7, lr}
 8014eb6:	b082      	sub	sp, #8
 8014eb8:	af00      	add	r7, sp, #0
 8014eba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8014ebc:	687b      	ldr	r3, [r7, #4]
 8014ebe:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014ec2:	4618      	mov	r0, r3
 8014ec4:	f7fa f8b9 	bl	800f03a <USBD_LL_DevConnected>
}
 8014ec8:	bf00      	nop
 8014eca:	3708      	adds	r7, #8
 8014ecc:	46bd      	mov	sp, r7
 8014ece:	bd80      	pop	{r7, pc}

08014ed0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014ed0:	b580      	push	{r7, lr}
 8014ed2:	b082      	sub	sp, #8
 8014ed4:	af00      	add	r7, sp, #0
 8014ed6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8014ed8:	687b      	ldr	r3, [r7, #4]
 8014eda:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014ede:	4618      	mov	r0, r3
 8014ee0:	f7fa f8b5 	bl	800f04e <USBD_LL_DevDisconnected>
}
 8014ee4:	bf00      	nop
 8014ee6:	3708      	adds	r7, #8
 8014ee8:	46bd      	mov	sp, r7
 8014eea:	bd80      	pop	{r7, pc}

08014eec <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8014eec:	b580      	push	{r7, lr}
 8014eee:	b082      	sub	sp, #8
 8014ef0:	af00      	add	r7, sp, #0
 8014ef2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8014ef4:	687b      	ldr	r3, [r7, #4]
 8014ef6:	781b      	ldrb	r3, [r3, #0]
 8014ef8:	2b00      	cmp	r3, #0
 8014efa:	d139      	bne.n	8014f70 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8014efc:	4a1f      	ldr	r2, [pc, #124]	; (8014f7c <USBD_LL_Init+0x90>)
 8014efe:	687b      	ldr	r3, [r7, #4]
 8014f00:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 8014f04:	687b      	ldr	r3, [r7, #4]
 8014f06:	4a1d      	ldr	r2, [pc, #116]	; (8014f7c <USBD_LL_Init+0x90>)
 8014f08:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8014f0c:	4b1b      	ldr	r3, [pc, #108]	; (8014f7c <USBD_LL_Init+0x90>)
 8014f0e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8014f12:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8014f14:	4b19      	ldr	r3, [pc, #100]	; (8014f7c <USBD_LL_Init+0x90>)
 8014f16:	2204      	movs	r2, #4
 8014f18:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8014f1a:	4b18      	ldr	r3, [pc, #96]	; (8014f7c <USBD_LL_Init+0x90>)
 8014f1c:	2202      	movs	r2, #2
 8014f1e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8014f20:	4b16      	ldr	r3, [pc, #88]	; (8014f7c <USBD_LL_Init+0x90>)
 8014f22:	2200      	movs	r2, #0
 8014f24:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8014f26:	4b15      	ldr	r3, [pc, #84]	; (8014f7c <USBD_LL_Init+0x90>)
 8014f28:	2202      	movs	r2, #2
 8014f2a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8014f2c:	4b13      	ldr	r3, [pc, #76]	; (8014f7c <USBD_LL_Init+0x90>)
 8014f2e:	2201      	movs	r2, #1
 8014f30:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8014f32:	4b12      	ldr	r3, [pc, #72]	; (8014f7c <USBD_LL_Init+0x90>)
 8014f34:	2200      	movs	r2, #0
 8014f36:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8014f38:	4b10      	ldr	r3, [pc, #64]	; (8014f7c <USBD_LL_Init+0x90>)
 8014f3a:	2201      	movs	r2, #1
 8014f3c:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8014f3e:	4b0f      	ldr	r3, [pc, #60]	; (8014f7c <USBD_LL_Init+0x90>)
 8014f40:	2200      	movs	r2, #0
 8014f42:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8014f44:	480d      	ldr	r0, [pc, #52]	; (8014f7c <USBD_LL_Init+0x90>)
 8014f46:	f7f2 fa7f 	bl	8007448 <HAL_PCD_Init>
 8014f4a:	4603      	mov	r3, r0
 8014f4c:	2b00      	cmp	r3, #0
 8014f4e:	d001      	beq.n	8014f54 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 8014f50:	f7ed faea 	bl	8002528 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8014f54:	2180      	movs	r1, #128	; 0x80
 8014f56:	4809      	ldr	r0, [pc, #36]	; (8014f7c <USBD_LL_Init+0x90>)
 8014f58:	f7f3 fbc2 	bl	80086e0 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8014f5c:	2240      	movs	r2, #64	; 0x40
 8014f5e:	2100      	movs	r1, #0
 8014f60:	4806      	ldr	r0, [pc, #24]	; (8014f7c <USBD_LL_Init+0x90>)
 8014f62:	f7f3 fb77 	bl	8008654 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8014f66:	2280      	movs	r2, #128	; 0x80
 8014f68:	2101      	movs	r1, #1
 8014f6a:	4804      	ldr	r0, [pc, #16]	; (8014f7c <USBD_LL_Init+0x90>)
 8014f6c:	f7f3 fb72 	bl	8008654 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8014f70:	2300      	movs	r3, #0
}
 8014f72:	4618      	mov	r0, r3
 8014f74:	3708      	adds	r7, #8
 8014f76:	46bd      	mov	sp, r7
 8014f78:	bd80      	pop	{r7, pc}
 8014f7a:	bf00      	nop
 8014f7c:	20007f10 	.word	0x20007f10

08014f80 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8014f80:	b580      	push	{r7, lr}
 8014f82:	b084      	sub	sp, #16
 8014f84:	af00      	add	r7, sp, #0
 8014f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014f88:	2300      	movs	r3, #0
 8014f8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014f8c:	2300      	movs	r3, #0
 8014f8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8014f90:	687b      	ldr	r3, [r7, #4]
 8014f92:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014f96:	4618      	mov	r0, r3
 8014f98:	f7f2 fb73 	bl	8007682 <HAL_PCD_Start>
 8014f9c:	4603      	mov	r3, r0
 8014f9e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014fa0:	7bfb      	ldrb	r3, [r7, #15]
 8014fa2:	4618      	mov	r0, r3
 8014fa4:	f000 f92e 	bl	8015204 <USBD_Get_USB_Status>
 8014fa8:	4603      	mov	r3, r0
 8014faa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014fac:	7bbb      	ldrb	r3, [r7, #14]
}
 8014fae:	4618      	mov	r0, r3
 8014fb0:	3710      	adds	r7, #16
 8014fb2:	46bd      	mov	sp, r7
 8014fb4:	bd80      	pop	{r7, pc}

08014fb6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8014fb6:	b580      	push	{r7, lr}
 8014fb8:	b084      	sub	sp, #16
 8014fba:	af00      	add	r7, sp, #0
 8014fbc:	6078      	str	r0, [r7, #4]
 8014fbe:	4608      	mov	r0, r1
 8014fc0:	4611      	mov	r1, r2
 8014fc2:	461a      	mov	r2, r3
 8014fc4:	4603      	mov	r3, r0
 8014fc6:	70fb      	strb	r3, [r7, #3]
 8014fc8:	460b      	mov	r3, r1
 8014fca:	70bb      	strb	r3, [r7, #2]
 8014fcc:	4613      	mov	r3, r2
 8014fce:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014fd0:	2300      	movs	r3, #0
 8014fd2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014fd4:	2300      	movs	r3, #0
 8014fd6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8014fd8:	687b      	ldr	r3, [r7, #4]
 8014fda:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8014fde:	78bb      	ldrb	r3, [r7, #2]
 8014fe0:	883a      	ldrh	r2, [r7, #0]
 8014fe2:	78f9      	ldrb	r1, [r7, #3]
 8014fe4:	f7f2 ff29 	bl	8007e3a <HAL_PCD_EP_Open>
 8014fe8:	4603      	mov	r3, r0
 8014fea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014fec:	7bfb      	ldrb	r3, [r7, #15]
 8014fee:	4618      	mov	r0, r3
 8014ff0:	f000 f908 	bl	8015204 <USBD_Get_USB_Status>
 8014ff4:	4603      	mov	r3, r0
 8014ff6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014ff8:	7bbb      	ldrb	r3, [r7, #14]
}
 8014ffa:	4618      	mov	r0, r3
 8014ffc:	3710      	adds	r7, #16
 8014ffe:	46bd      	mov	sp, r7
 8015000:	bd80      	pop	{r7, pc}

08015002 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015002:	b580      	push	{r7, lr}
 8015004:	b084      	sub	sp, #16
 8015006:	af00      	add	r7, sp, #0
 8015008:	6078      	str	r0, [r7, #4]
 801500a:	460b      	mov	r3, r1
 801500c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801500e:	2300      	movs	r3, #0
 8015010:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015012:	2300      	movs	r3, #0
 8015014:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8015016:	687b      	ldr	r3, [r7, #4]
 8015018:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801501c:	78fa      	ldrb	r2, [r7, #3]
 801501e:	4611      	mov	r1, r2
 8015020:	4618      	mov	r0, r3
 8015022:	f7f2 ff72 	bl	8007f0a <HAL_PCD_EP_Close>
 8015026:	4603      	mov	r3, r0
 8015028:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801502a:	7bfb      	ldrb	r3, [r7, #15]
 801502c:	4618      	mov	r0, r3
 801502e:	f000 f8e9 	bl	8015204 <USBD_Get_USB_Status>
 8015032:	4603      	mov	r3, r0
 8015034:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015036:	7bbb      	ldrb	r3, [r7, #14]
}
 8015038:	4618      	mov	r0, r3
 801503a:	3710      	adds	r7, #16
 801503c:	46bd      	mov	sp, r7
 801503e:	bd80      	pop	{r7, pc}

08015040 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015040:	b580      	push	{r7, lr}
 8015042:	b084      	sub	sp, #16
 8015044:	af00      	add	r7, sp, #0
 8015046:	6078      	str	r0, [r7, #4]
 8015048:	460b      	mov	r3, r1
 801504a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801504c:	2300      	movs	r3, #0
 801504e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015050:	2300      	movs	r3, #0
 8015052:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8015054:	687b      	ldr	r3, [r7, #4]
 8015056:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801505a:	78fa      	ldrb	r2, [r7, #3]
 801505c:	4611      	mov	r1, r2
 801505e:	4618      	mov	r0, r3
 8015060:	f7f3 f849 	bl	80080f6 <HAL_PCD_EP_SetStall>
 8015064:	4603      	mov	r3, r0
 8015066:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015068:	7bfb      	ldrb	r3, [r7, #15]
 801506a:	4618      	mov	r0, r3
 801506c:	f000 f8ca 	bl	8015204 <USBD_Get_USB_Status>
 8015070:	4603      	mov	r3, r0
 8015072:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015074:	7bbb      	ldrb	r3, [r7, #14]
}
 8015076:	4618      	mov	r0, r3
 8015078:	3710      	adds	r7, #16
 801507a:	46bd      	mov	sp, r7
 801507c:	bd80      	pop	{r7, pc}

0801507e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801507e:	b580      	push	{r7, lr}
 8015080:	b084      	sub	sp, #16
 8015082:	af00      	add	r7, sp, #0
 8015084:	6078      	str	r0, [r7, #4]
 8015086:	460b      	mov	r3, r1
 8015088:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801508a:	2300      	movs	r3, #0
 801508c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801508e:	2300      	movs	r3, #0
 8015090:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8015092:	687b      	ldr	r3, [r7, #4]
 8015094:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8015098:	78fa      	ldrb	r2, [r7, #3]
 801509a:	4611      	mov	r1, r2
 801509c:	4618      	mov	r0, r3
 801509e:	f7f3 f88e 	bl	80081be <HAL_PCD_EP_ClrStall>
 80150a2:	4603      	mov	r3, r0
 80150a4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80150a6:	7bfb      	ldrb	r3, [r7, #15]
 80150a8:	4618      	mov	r0, r3
 80150aa:	f000 f8ab 	bl	8015204 <USBD_Get_USB_Status>
 80150ae:	4603      	mov	r3, r0
 80150b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80150b2:	7bbb      	ldrb	r3, [r7, #14]
}
 80150b4:	4618      	mov	r0, r3
 80150b6:	3710      	adds	r7, #16
 80150b8:	46bd      	mov	sp, r7
 80150ba:	bd80      	pop	{r7, pc}

080150bc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80150bc:	b480      	push	{r7}
 80150be:	b085      	sub	sp, #20
 80150c0:	af00      	add	r7, sp, #0
 80150c2:	6078      	str	r0, [r7, #4]
 80150c4:	460b      	mov	r3, r1
 80150c6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80150c8:	687b      	ldr	r3, [r7, #4]
 80150ca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80150ce:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80150d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80150d4:	2b00      	cmp	r3, #0
 80150d6:	da0b      	bge.n	80150f0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80150d8:	78fb      	ldrb	r3, [r7, #3]
 80150da:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80150de:	68f9      	ldr	r1, [r7, #12]
 80150e0:	4613      	mov	r3, r2
 80150e2:	00db      	lsls	r3, r3, #3
 80150e4:	1a9b      	subs	r3, r3, r2
 80150e6:	009b      	lsls	r3, r3, #2
 80150e8:	440b      	add	r3, r1
 80150ea:	333e      	adds	r3, #62	; 0x3e
 80150ec:	781b      	ldrb	r3, [r3, #0]
 80150ee:	e00b      	b.n	8015108 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80150f0:	78fb      	ldrb	r3, [r7, #3]
 80150f2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80150f6:	68f9      	ldr	r1, [r7, #12]
 80150f8:	4613      	mov	r3, r2
 80150fa:	00db      	lsls	r3, r3, #3
 80150fc:	1a9b      	subs	r3, r3, r2
 80150fe:	009b      	lsls	r3, r3, #2
 8015100:	440b      	add	r3, r1
 8015102:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8015106:	781b      	ldrb	r3, [r3, #0]
  }
}
 8015108:	4618      	mov	r0, r3
 801510a:	3714      	adds	r7, #20
 801510c:	46bd      	mov	sp, r7
 801510e:	bc80      	pop	{r7}
 8015110:	4770      	bx	lr

08015112 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8015112:	b580      	push	{r7, lr}
 8015114:	b084      	sub	sp, #16
 8015116:	af00      	add	r7, sp, #0
 8015118:	6078      	str	r0, [r7, #4]
 801511a:	460b      	mov	r3, r1
 801511c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801511e:	2300      	movs	r3, #0
 8015120:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015122:	2300      	movs	r3, #0
 8015124:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8015126:	687b      	ldr	r3, [r7, #4]
 8015128:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801512c:	78fa      	ldrb	r2, [r7, #3]
 801512e:	4611      	mov	r1, r2
 8015130:	4618      	mov	r0, r3
 8015132:	f7f2 fe5d 	bl	8007df0 <HAL_PCD_SetAddress>
 8015136:	4603      	mov	r3, r0
 8015138:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801513a:	7bfb      	ldrb	r3, [r7, #15]
 801513c:	4618      	mov	r0, r3
 801513e:	f000 f861 	bl	8015204 <USBD_Get_USB_Status>
 8015142:	4603      	mov	r3, r0
 8015144:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015146:	7bbb      	ldrb	r3, [r7, #14]
}
 8015148:	4618      	mov	r0, r3
 801514a:	3710      	adds	r7, #16
 801514c:	46bd      	mov	sp, r7
 801514e:	bd80      	pop	{r7, pc}

08015150 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8015150:	b580      	push	{r7, lr}
 8015152:	b086      	sub	sp, #24
 8015154:	af00      	add	r7, sp, #0
 8015156:	60f8      	str	r0, [r7, #12]
 8015158:	607a      	str	r2, [r7, #4]
 801515a:	461a      	mov	r2, r3
 801515c:	460b      	mov	r3, r1
 801515e:	72fb      	strb	r3, [r7, #11]
 8015160:	4613      	mov	r3, r2
 8015162:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015164:	2300      	movs	r3, #0
 8015166:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015168:	2300      	movs	r3, #0
 801516a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801516c:	68fb      	ldr	r3, [r7, #12]
 801516e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8015172:	893b      	ldrh	r3, [r7, #8]
 8015174:	7af9      	ldrb	r1, [r7, #11]
 8015176:	687a      	ldr	r2, [r7, #4]
 8015178:	f7f2 ff73 	bl	8008062 <HAL_PCD_EP_Transmit>
 801517c:	4603      	mov	r3, r0
 801517e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015180:	7dfb      	ldrb	r3, [r7, #23]
 8015182:	4618      	mov	r0, r3
 8015184:	f000 f83e 	bl	8015204 <USBD_Get_USB_Status>
 8015188:	4603      	mov	r3, r0
 801518a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801518c:	7dbb      	ldrb	r3, [r7, #22]
}
 801518e:	4618      	mov	r0, r3
 8015190:	3718      	adds	r7, #24
 8015192:	46bd      	mov	sp, r7
 8015194:	bd80      	pop	{r7, pc}

08015196 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8015196:	b580      	push	{r7, lr}
 8015198:	b086      	sub	sp, #24
 801519a:	af00      	add	r7, sp, #0
 801519c:	60f8      	str	r0, [r7, #12]
 801519e:	607a      	str	r2, [r7, #4]
 80151a0:	461a      	mov	r2, r3
 80151a2:	460b      	mov	r3, r1
 80151a4:	72fb      	strb	r3, [r7, #11]
 80151a6:	4613      	mov	r3, r2
 80151a8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80151aa:	2300      	movs	r3, #0
 80151ac:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80151ae:	2300      	movs	r3, #0
 80151b0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80151b2:	68fb      	ldr	r3, [r7, #12]
 80151b4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80151b8:	893b      	ldrh	r3, [r7, #8]
 80151ba:	7af9      	ldrb	r1, [r7, #11]
 80151bc:	687a      	ldr	r2, [r7, #4]
 80151be:	f7f2 feee 	bl	8007f9e <HAL_PCD_EP_Receive>
 80151c2:	4603      	mov	r3, r0
 80151c4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80151c6:	7dfb      	ldrb	r3, [r7, #23]
 80151c8:	4618      	mov	r0, r3
 80151ca:	f000 f81b 	bl	8015204 <USBD_Get_USB_Status>
 80151ce:	4603      	mov	r3, r0
 80151d0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80151d2:	7dbb      	ldrb	r3, [r7, #22]
}
 80151d4:	4618      	mov	r0, r3
 80151d6:	3718      	adds	r7, #24
 80151d8:	46bd      	mov	sp, r7
 80151da:	bd80      	pop	{r7, pc}

080151dc <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80151dc:	b580      	push	{r7, lr}
 80151de:	b082      	sub	sp, #8
 80151e0:	af00      	add	r7, sp, #0
 80151e2:	6078      	str	r0, [r7, #4]
 80151e4:	460b      	mov	r3, r1
 80151e6:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80151e8:	687b      	ldr	r3, [r7, #4]
 80151ea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80151ee:	78fa      	ldrb	r2, [r7, #3]
 80151f0:	4611      	mov	r1, r2
 80151f2:	4618      	mov	r0, r3
 80151f4:	f7f2 ff1e 	bl	8008034 <HAL_PCD_EP_GetRxCount>
 80151f8:	4603      	mov	r3, r0
}
 80151fa:	4618      	mov	r0, r3
 80151fc:	3708      	adds	r7, #8
 80151fe:	46bd      	mov	sp, r7
 8015200:	bd80      	pop	{r7, pc}
	...

08015204 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8015204:	b480      	push	{r7}
 8015206:	b085      	sub	sp, #20
 8015208:	af00      	add	r7, sp, #0
 801520a:	4603      	mov	r3, r0
 801520c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801520e:	2300      	movs	r3, #0
 8015210:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8015212:	79fb      	ldrb	r3, [r7, #7]
 8015214:	2b03      	cmp	r3, #3
 8015216:	d817      	bhi.n	8015248 <USBD_Get_USB_Status+0x44>
 8015218:	a201      	add	r2, pc, #4	; (adr r2, 8015220 <USBD_Get_USB_Status+0x1c>)
 801521a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801521e:	bf00      	nop
 8015220:	08015231 	.word	0x08015231
 8015224:	08015237 	.word	0x08015237
 8015228:	0801523d 	.word	0x0801523d
 801522c:	08015243 	.word	0x08015243
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8015230:	2300      	movs	r3, #0
 8015232:	73fb      	strb	r3, [r7, #15]
    break;
 8015234:	e00b      	b.n	801524e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8015236:	2302      	movs	r3, #2
 8015238:	73fb      	strb	r3, [r7, #15]
    break;
 801523a:	e008      	b.n	801524e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801523c:	2301      	movs	r3, #1
 801523e:	73fb      	strb	r3, [r7, #15]
    break;
 8015240:	e005      	b.n	801524e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8015242:	2302      	movs	r3, #2
 8015244:	73fb      	strb	r3, [r7, #15]
    break;
 8015246:	e002      	b.n	801524e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8015248:	2302      	movs	r3, #2
 801524a:	73fb      	strb	r3, [r7, #15]
    break;
 801524c:	bf00      	nop
  }
  return usb_status;
 801524e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015250:	4618      	mov	r0, r3
 8015252:	3714      	adds	r7, #20
 8015254:	46bd      	mov	sp, r7
 8015256:	bc80      	pop	{r7}
 8015258:	4770      	bx	lr
 801525a:	bf00      	nop

0801525c <atoi>:
 801525c:	220a      	movs	r2, #10
 801525e:	2100      	movs	r1, #0
 8015260:	f000 be22 	b.w	8015ea8 <strtol>

08015264 <__libc_init_array>:
 8015264:	b570      	push	{r4, r5, r6, lr}
 8015266:	2500      	movs	r5, #0
 8015268:	4e0c      	ldr	r6, [pc, #48]	; (801529c <__libc_init_array+0x38>)
 801526a:	4c0d      	ldr	r4, [pc, #52]	; (80152a0 <__libc_init_array+0x3c>)
 801526c:	1ba4      	subs	r4, r4, r6
 801526e:	10a4      	asrs	r4, r4, #2
 8015270:	42a5      	cmp	r5, r4
 8015272:	d109      	bne.n	8015288 <__libc_init_array+0x24>
 8015274:	f002 fdbe 	bl	8017df4 <_init>
 8015278:	2500      	movs	r5, #0
 801527a:	4e0a      	ldr	r6, [pc, #40]	; (80152a4 <__libc_init_array+0x40>)
 801527c:	4c0a      	ldr	r4, [pc, #40]	; (80152a8 <__libc_init_array+0x44>)
 801527e:	1ba4      	subs	r4, r4, r6
 8015280:	10a4      	asrs	r4, r4, #2
 8015282:	42a5      	cmp	r5, r4
 8015284:	d105      	bne.n	8015292 <__libc_init_array+0x2e>
 8015286:	bd70      	pop	{r4, r5, r6, pc}
 8015288:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801528c:	4798      	blx	r3
 801528e:	3501      	adds	r5, #1
 8015290:	e7ee      	b.n	8015270 <__libc_init_array+0xc>
 8015292:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8015296:	4798      	blx	r3
 8015298:	3501      	adds	r5, #1
 801529a:	e7f2      	b.n	8015282 <__libc_init_array+0x1e>
 801529c:	080194b0 	.word	0x080194b0
 80152a0:	080194b0 	.word	0x080194b0
 80152a4:	080194b0 	.word	0x080194b0
 80152a8:	080194b4 	.word	0x080194b4

080152ac <malloc>:
 80152ac:	4b02      	ldr	r3, [pc, #8]	; (80152b8 <malloc+0xc>)
 80152ae:	4601      	mov	r1, r0
 80152b0:	6818      	ldr	r0, [r3, #0]
 80152b2:	f000 b879 	b.w	80153a8 <_malloc_r>
 80152b6:	bf00      	nop
 80152b8:	2000029c 	.word	0x2000029c

080152bc <free>:
 80152bc:	4b02      	ldr	r3, [pc, #8]	; (80152c8 <free+0xc>)
 80152be:	4601      	mov	r1, r0
 80152c0:	6818      	ldr	r0, [r3, #0]
 80152c2:	f000 b825 	b.w	8015310 <_free_r>
 80152c6:	bf00      	nop
 80152c8:	2000029c 	.word	0x2000029c

080152cc <memcmp>:
 80152cc:	b530      	push	{r4, r5, lr}
 80152ce:	2400      	movs	r4, #0
 80152d0:	42a2      	cmp	r2, r4
 80152d2:	d101      	bne.n	80152d8 <memcmp+0xc>
 80152d4:	2000      	movs	r0, #0
 80152d6:	e007      	b.n	80152e8 <memcmp+0x1c>
 80152d8:	5d03      	ldrb	r3, [r0, r4]
 80152da:	3401      	adds	r4, #1
 80152dc:	190d      	adds	r5, r1, r4
 80152de:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 80152e2:	42ab      	cmp	r3, r5
 80152e4:	d0f4      	beq.n	80152d0 <memcmp+0x4>
 80152e6:	1b58      	subs	r0, r3, r5
 80152e8:	bd30      	pop	{r4, r5, pc}

080152ea <memcpy>:
 80152ea:	b510      	push	{r4, lr}
 80152ec:	1e43      	subs	r3, r0, #1
 80152ee:	440a      	add	r2, r1
 80152f0:	4291      	cmp	r1, r2
 80152f2:	d100      	bne.n	80152f6 <memcpy+0xc>
 80152f4:	bd10      	pop	{r4, pc}
 80152f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80152fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80152fe:	e7f7      	b.n	80152f0 <memcpy+0x6>

08015300 <memset>:
 8015300:	4603      	mov	r3, r0
 8015302:	4402      	add	r2, r0
 8015304:	4293      	cmp	r3, r2
 8015306:	d100      	bne.n	801530a <memset+0xa>
 8015308:	4770      	bx	lr
 801530a:	f803 1b01 	strb.w	r1, [r3], #1
 801530e:	e7f9      	b.n	8015304 <memset+0x4>

08015310 <_free_r>:
 8015310:	b538      	push	{r3, r4, r5, lr}
 8015312:	4605      	mov	r5, r0
 8015314:	2900      	cmp	r1, #0
 8015316:	d043      	beq.n	80153a0 <_free_r+0x90>
 8015318:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801531c:	1f0c      	subs	r4, r1, #4
 801531e:	2b00      	cmp	r3, #0
 8015320:	bfb8      	it	lt
 8015322:	18e4      	addlt	r4, r4, r3
 8015324:	f001 fd14 	bl	8016d50 <__malloc_lock>
 8015328:	4a1e      	ldr	r2, [pc, #120]	; (80153a4 <_free_r+0x94>)
 801532a:	6813      	ldr	r3, [r2, #0]
 801532c:	4610      	mov	r0, r2
 801532e:	b933      	cbnz	r3, 801533e <_free_r+0x2e>
 8015330:	6063      	str	r3, [r4, #4]
 8015332:	6014      	str	r4, [r2, #0]
 8015334:	4628      	mov	r0, r5
 8015336:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801533a:	f001 bd0a 	b.w	8016d52 <__malloc_unlock>
 801533e:	42a3      	cmp	r3, r4
 8015340:	d90b      	bls.n	801535a <_free_r+0x4a>
 8015342:	6821      	ldr	r1, [r4, #0]
 8015344:	1862      	adds	r2, r4, r1
 8015346:	4293      	cmp	r3, r2
 8015348:	bf01      	itttt	eq
 801534a:	681a      	ldreq	r2, [r3, #0]
 801534c:	685b      	ldreq	r3, [r3, #4]
 801534e:	1852      	addeq	r2, r2, r1
 8015350:	6022      	streq	r2, [r4, #0]
 8015352:	6063      	str	r3, [r4, #4]
 8015354:	6004      	str	r4, [r0, #0]
 8015356:	e7ed      	b.n	8015334 <_free_r+0x24>
 8015358:	4613      	mov	r3, r2
 801535a:	685a      	ldr	r2, [r3, #4]
 801535c:	b10a      	cbz	r2, 8015362 <_free_r+0x52>
 801535e:	42a2      	cmp	r2, r4
 8015360:	d9fa      	bls.n	8015358 <_free_r+0x48>
 8015362:	6819      	ldr	r1, [r3, #0]
 8015364:	1858      	adds	r0, r3, r1
 8015366:	42a0      	cmp	r0, r4
 8015368:	d10b      	bne.n	8015382 <_free_r+0x72>
 801536a:	6820      	ldr	r0, [r4, #0]
 801536c:	4401      	add	r1, r0
 801536e:	1858      	adds	r0, r3, r1
 8015370:	4282      	cmp	r2, r0
 8015372:	6019      	str	r1, [r3, #0]
 8015374:	d1de      	bne.n	8015334 <_free_r+0x24>
 8015376:	6810      	ldr	r0, [r2, #0]
 8015378:	6852      	ldr	r2, [r2, #4]
 801537a:	4401      	add	r1, r0
 801537c:	6019      	str	r1, [r3, #0]
 801537e:	605a      	str	r2, [r3, #4]
 8015380:	e7d8      	b.n	8015334 <_free_r+0x24>
 8015382:	d902      	bls.n	801538a <_free_r+0x7a>
 8015384:	230c      	movs	r3, #12
 8015386:	602b      	str	r3, [r5, #0]
 8015388:	e7d4      	b.n	8015334 <_free_r+0x24>
 801538a:	6820      	ldr	r0, [r4, #0]
 801538c:	1821      	adds	r1, r4, r0
 801538e:	428a      	cmp	r2, r1
 8015390:	bf01      	itttt	eq
 8015392:	6811      	ldreq	r1, [r2, #0]
 8015394:	6852      	ldreq	r2, [r2, #4]
 8015396:	1809      	addeq	r1, r1, r0
 8015398:	6021      	streq	r1, [r4, #0]
 801539a:	6062      	str	r2, [r4, #4]
 801539c:	605c      	str	r4, [r3, #4]
 801539e:	e7c9      	b.n	8015334 <_free_r+0x24>
 80153a0:	bd38      	pop	{r3, r4, r5, pc}
 80153a2:	bf00      	nop
 80153a4:	200005d8 	.word	0x200005d8

080153a8 <_malloc_r>:
 80153a8:	b570      	push	{r4, r5, r6, lr}
 80153aa:	1ccd      	adds	r5, r1, #3
 80153ac:	f025 0503 	bic.w	r5, r5, #3
 80153b0:	3508      	adds	r5, #8
 80153b2:	2d0c      	cmp	r5, #12
 80153b4:	bf38      	it	cc
 80153b6:	250c      	movcc	r5, #12
 80153b8:	2d00      	cmp	r5, #0
 80153ba:	4606      	mov	r6, r0
 80153bc:	db01      	blt.n	80153c2 <_malloc_r+0x1a>
 80153be:	42a9      	cmp	r1, r5
 80153c0:	d903      	bls.n	80153ca <_malloc_r+0x22>
 80153c2:	230c      	movs	r3, #12
 80153c4:	6033      	str	r3, [r6, #0]
 80153c6:	2000      	movs	r0, #0
 80153c8:	bd70      	pop	{r4, r5, r6, pc}
 80153ca:	f001 fcc1 	bl	8016d50 <__malloc_lock>
 80153ce:	4a21      	ldr	r2, [pc, #132]	; (8015454 <_malloc_r+0xac>)
 80153d0:	6814      	ldr	r4, [r2, #0]
 80153d2:	4621      	mov	r1, r4
 80153d4:	b991      	cbnz	r1, 80153fc <_malloc_r+0x54>
 80153d6:	4c20      	ldr	r4, [pc, #128]	; (8015458 <_malloc_r+0xb0>)
 80153d8:	6823      	ldr	r3, [r4, #0]
 80153da:	b91b      	cbnz	r3, 80153e4 <_malloc_r+0x3c>
 80153dc:	4630      	mov	r0, r6
 80153de:	f000 fca5 	bl	8015d2c <_sbrk_r>
 80153e2:	6020      	str	r0, [r4, #0]
 80153e4:	4629      	mov	r1, r5
 80153e6:	4630      	mov	r0, r6
 80153e8:	f000 fca0 	bl	8015d2c <_sbrk_r>
 80153ec:	1c43      	adds	r3, r0, #1
 80153ee:	d124      	bne.n	801543a <_malloc_r+0x92>
 80153f0:	230c      	movs	r3, #12
 80153f2:	4630      	mov	r0, r6
 80153f4:	6033      	str	r3, [r6, #0]
 80153f6:	f001 fcac 	bl	8016d52 <__malloc_unlock>
 80153fa:	e7e4      	b.n	80153c6 <_malloc_r+0x1e>
 80153fc:	680b      	ldr	r3, [r1, #0]
 80153fe:	1b5b      	subs	r3, r3, r5
 8015400:	d418      	bmi.n	8015434 <_malloc_r+0x8c>
 8015402:	2b0b      	cmp	r3, #11
 8015404:	d90f      	bls.n	8015426 <_malloc_r+0x7e>
 8015406:	600b      	str	r3, [r1, #0]
 8015408:	18cc      	adds	r4, r1, r3
 801540a:	50cd      	str	r5, [r1, r3]
 801540c:	4630      	mov	r0, r6
 801540e:	f001 fca0 	bl	8016d52 <__malloc_unlock>
 8015412:	f104 000b 	add.w	r0, r4, #11
 8015416:	1d23      	adds	r3, r4, #4
 8015418:	f020 0007 	bic.w	r0, r0, #7
 801541c:	1ac3      	subs	r3, r0, r3
 801541e:	d0d3      	beq.n	80153c8 <_malloc_r+0x20>
 8015420:	425a      	negs	r2, r3
 8015422:	50e2      	str	r2, [r4, r3]
 8015424:	e7d0      	b.n	80153c8 <_malloc_r+0x20>
 8015426:	684b      	ldr	r3, [r1, #4]
 8015428:	428c      	cmp	r4, r1
 801542a:	bf16      	itet	ne
 801542c:	6063      	strne	r3, [r4, #4]
 801542e:	6013      	streq	r3, [r2, #0]
 8015430:	460c      	movne	r4, r1
 8015432:	e7eb      	b.n	801540c <_malloc_r+0x64>
 8015434:	460c      	mov	r4, r1
 8015436:	6849      	ldr	r1, [r1, #4]
 8015438:	e7cc      	b.n	80153d4 <_malloc_r+0x2c>
 801543a:	1cc4      	adds	r4, r0, #3
 801543c:	f024 0403 	bic.w	r4, r4, #3
 8015440:	42a0      	cmp	r0, r4
 8015442:	d005      	beq.n	8015450 <_malloc_r+0xa8>
 8015444:	1a21      	subs	r1, r4, r0
 8015446:	4630      	mov	r0, r6
 8015448:	f000 fc70 	bl	8015d2c <_sbrk_r>
 801544c:	3001      	adds	r0, #1
 801544e:	d0cf      	beq.n	80153f0 <_malloc_r+0x48>
 8015450:	6025      	str	r5, [r4, #0]
 8015452:	e7db      	b.n	801540c <_malloc_r+0x64>
 8015454:	200005d8 	.word	0x200005d8
 8015458:	200005dc 	.word	0x200005dc

0801545c <__cvt>:
 801545c:	2b00      	cmp	r3, #0
 801545e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015462:	461e      	mov	r6, r3
 8015464:	bfbb      	ittet	lt
 8015466:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 801546a:	461e      	movlt	r6, r3
 801546c:	2300      	movge	r3, #0
 801546e:	232d      	movlt	r3, #45	; 0x2d
 8015470:	b088      	sub	sp, #32
 8015472:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8015474:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8015478:	f027 0720 	bic.w	r7, r7, #32
 801547c:	2f46      	cmp	r7, #70	; 0x46
 801547e:	4614      	mov	r4, r2
 8015480:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8015482:	700b      	strb	r3, [r1, #0]
 8015484:	d004      	beq.n	8015490 <__cvt+0x34>
 8015486:	2f45      	cmp	r7, #69	; 0x45
 8015488:	d100      	bne.n	801548c <__cvt+0x30>
 801548a:	3501      	adds	r5, #1
 801548c:	2302      	movs	r3, #2
 801548e:	e000      	b.n	8015492 <__cvt+0x36>
 8015490:	2303      	movs	r3, #3
 8015492:	aa07      	add	r2, sp, #28
 8015494:	9204      	str	r2, [sp, #16]
 8015496:	aa06      	add	r2, sp, #24
 8015498:	e9cd a202 	strd	sl, r2, [sp, #8]
 801549c:	e9cd 3500 	strd	r3, r5, [sp]
 80154a0:	4622      	mov	r2, r4
 80154a2:	4633      	mov	r3, r6
 80154a4:	f000 fda4 	bl	8015ff0 <_dtoa_r>
 80154a8:	2f47      	cmp	r7, #71	; 0x47
 80154aa:	4680      	mov	r8, r0
 80154ac:	d102      	bne.n	80154b4 <__cvt+0x58>
 80154ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80154b0:	07db      	lsls	r3, r3, #31
 80154b2:	d526      	bpl.n	8015502 <__cvt+0xa6>
 80154b4:	2f46      	cmp	r7, #70	; 0x46
 80154b6:	eb08 0905 	add.w	r9, r8, r5
 80154ba:	d111      	bne.n	80154e0 <__cvt+0x84>
 80154bc:	f898 3000 	ldrb.w	r3, [r8]
 80154c0:	2b30      	cmp	r3, #48	; 0x30
 80154c2:	d10a      	bne.n	80154da <__cvt+0x7e>
 80154c4:	2200      	movs	r2, #0
 80154c6:	2300      	movs	r3, #0
 80154c8:	4620      	mov	r0, r4
 80154ca:	4631      	mov	r1, r6
 80154cc:	f7eb faa8 	bl	8000a20 <__aeabi_dcmpeq>
 80154d0:	b918      	cbnz	r0, 80154da <__cvt+0x7e>
 80154d2:	f1c5 0501 	rsb	r5, r5, #1
 80154d6:	f8ca 5000 	str.w	r5, [sl]
 80154da:	f8da 3000 	ldr.w	r3, [sl]
 80154de:	4499      	add	r9, r3
 80154e0:	2200      	movs	r2, #0
 80154e2:	2300      	movs	r3, #0
 80154e4:	4620      	mov	r0, r4
 80154e6:	4631      	mov	r1, r6
 80154e8:	f7eb fa9a 	bl	8000a20 <__aeabi_dcmpeq>
 80154ec:	b938      	cbnz	r0, 80154fe <__cvt+0xa2>
 80154ee:	2230      	movs	r2, #48	; 0x30
 80154f0:	9b07      	ldr	r3, [sp, #28]
 80154f2:	454b      	cmp	r3, r9
 80154f4:	d205      	bcs.n	8015502 <__cvt+0xa6>
 80154f6:	1c59      	adds	r1, r3, #1
 80154f8:	9107      	str	r1, [sp, #28]
 80154fa:	701a      	strb	r2, [r3, #0]
 80154fc:	e7f8      	b.n	80154f0 <__cvt+0x94>
 80154fe:	f8cd 901c 	str.w	r9, [sp, #28]
 8015502:	4640      	mov	r0, r8
 8015504:	9b07      	ldr	r3, [sp, #28]
 8015506:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8015508:	eba3 0308 	sub.w	r3, r3, r8
 801550c:	6013      	str	r3, [r2, #0]
 801550e:	b008      	add	sp, #32
 8015510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08015514 <__exponent>:
 8015514:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015516:	2900      	cmp	r1, #0
 8015518:	bfb4      	ite	lt
 801551a:	232d      	movlt	r3, #45	; 0x2d
 801551c:	232b      	movge	r3, #43	; 0x2b
 801551e:	4604      	mov	r4, r0
 8015520:	bfb8      	it	lt
 8015522:	4249      	neglt	r1, r1
 8015524:	2909      	cmp	r1, #9
 8015526:	f804 2b02 	strb.w	r2, [r4], #2
 801552a:	7043      	strb	r3, [r0, #1]
 801552c:	dd21      	ble.n	8015572 <__exponent+0x5e>
 801552e:	f10d 0307 	add.w	r3, sp, #7
 8015532:	461f      	mov	r7, r3
 8015534:	260a      	movs	r6, #10
 8015536:	fb91 f5f6 	sdiv	r5, r1, r6
 801553a:	fb06 1115 	mls	r1, r6, r5, r1
 801553e:	2d09      	cmp	r5, #9
 8015540:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8015544:	f803 1c01 	strb.w	r1, [r3, #-1]
 8015548:	f103 32ff 	add.w	r2, r3, #4294967295
 801554c:	4629      	mov	r1, r5
 801554e:	dc09      	bgt.n	8015564 <__exponent+0x50>
 8015550:	3130      	adds	r1, #48	; 0x30
 8015552:	3b02      	subs	r3, #2
 8015554:	f802 1c01 	strb.w	r1, [r2, #-1]
 8015558:	42bb      	cmp	r3, r7
 801555a:	4622      	mov	r2, r4
 801555c:	d304      	bcc.n	8015568 <__exponent+0x54>
 801555e:	1a10      	subs	r0, r2, r0
 8015560:	b003      	add	sp, #12
 8015562:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015564:	4613      	mov	r3, r2
 8015566:	e7e6      	b.n	8015536 <__exponent+0x22>
 8015568:	f813 2b01 	ldrb.w	r2, [r3], #1
 801556c:	f804 2b01 	strb.w	r2, [r4], #1
 8015570:	e7f2      	b.n	8015558 <__exponent+0x44>
 8015572:	2330      	movs	r3, #48	; 0x30
 8015574:	4419      	add	r1, r3
 8015576:	7083      	strb	r3, [r0, #2]
 8015578:	1d02      	adds	r2, r0, #4
 801557a:	70c1      	strb	r1, [r0, #3]
 801557c:	e7ef      	b.n	801555e <__exponent+0x4a>
	...

08015580 <_printf_float>:
 8015580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015584:	b091      	sub	sp, #68	; 0x44
 8015586:	460c      	mov	r4, r1
 8015588:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 801558a:	4693      	mov	fp, r2
 801558c:	461e      	mov	r6, r3
 801558e:	4605      	mov	r5, r0
 8015590:	f001 fbb0 	bl	8016cf4 <_localeconv_r>
 8015594:	6803      	ldr	r3, [r0, #0]
 8015596:	4618      	mov	r0, r3
 8015598:	9309      	str	r3, [sp, #36]	; 0x24
 801559a:	f7ea fe15 	bl	80001c8 <strlen>
 801559e:	2300      	movs	r3, #0
 80155a0:	930e      	str	r3, [sp, #56]	; 0x38
 80155a2:	683b      	ldr	r3, [r7, #0]
 80155a4:	900a      	str	r0, [sp, #40]	; 0x28
 80155a6:	3307      	adds	r3, #7
 80155a8:	f023 0307 	bic.w	r3, r3, #7
 80155ac:	f103 0208 	add.w	r2, r3, #8
 80155b0:	f894 8018 	ldrb.w	r8, [r4, #24]
 80155b4:	f8d4 a000 	ldr.w	sl, [r4]
 80155b8:	603a      	str	r2, [r7, #0]
 80155ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155be:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80155c2:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 80155c6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80155ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80155cc:	f04f 32ff 	mov.w	r2, #4294967295
 80155d0:	4ba6      	ldr	r3, [pc, #664]	; (801586c <_printf_float+0x2ec>)
 80155d2:	4638      	mov	r0, r7
 80155d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80155d6:	f7eb fa55 	bl	8000a84 <__aeabi_dcmpun>
 80155da:	bb68      	cbnz	r0, 8015638 <_printf_float+0xb8>
 80155dc:	f04f 32ff 	mov.w	r2, #4294967295
 80155e0:	4ba2      	ldr	r3, [pc, #648]	; (801586c <_printf_float+0x2ec>)
 80155e2:	4638      	mov	r0, r7
 80155e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80155e6:	f7eb fa2f 	bl	8000a48 <__aeabi_dcmple>
 80155ea:	bb28      	cbnz	r0, 8015638 <_printf_float+0xb8>
 80155ec:	2200      	movs	r2, #0
 80155ee:	2300      	movs	r3, #0
 80155f0:	4638      	mov	r0, r7
 80155f2:	4649      	mov	r1, r9
 80155f4:	f7eb fa1e 	bl	8000a34 <__aeabi_dcmplt>
 80155f8:	b110      	cbz	r0, 8015600 <_printf_float+0x80>
 80155fa:	232d      	movs	r3, #45	; 0x2d
 80155fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015600:	4f9b      	ldr	r7, [pc, #620]	; (8015870 <_printf_float+0x2f0>)
 8015602:	4b9c      	ldr	r3, [pc, #624]	; (8015874 <_printf_float+0x2f4>)
 8015604:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8015608:	bf98      	it	ls
 801560a:	461f      	movls	r7, r3
 801560c:	2303      	movs	r3, #3
 801560e:	f04f 0900 	mov.w	r9, #0
 8015612:	6123      	str	r3, [r4, #16]
 8015614:	f02a 0304 	bic.w	r3, sl, #4
 8015618:	6023      	str	r3, [r4, #0]
 801561a:	9600      	str	r6, [sp, #0]
 801561c:	465b      	mov	r3, fp
 801561e:	aa0f      	add	r2, sp, #60	; 0x3c
 8015620:	4621      	mov	r1, r4
 8015622:	4628      	mov	r0, r5
 8015624:	f000 f9e2 	bl	80159ec <_printf_common>
 8015628:	3001      	adds	r0, #1
 801562a:	f040 8090 	bne.w	801574e <_printf_float+0x1ce>
 801562e:	f04f 30ff 	mov.w	r0, #4294967295
 8015632:	b011      	add	sp, #68	; 0x44
 8015634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015638:	463a      	mov	r2, r7
 801563a:	464b      	mov	r3, r9
 801563c:	4638      	mov	r0, r7
 801563e:	4649      	mov	r1, r9
 8015640:	f7eb fa20 	bl	8000a84 <__aeabi_dcmpun>
 8015644:	b110      	cbz	r0, 801564c <_printf_float+0xcc>
 8015646:	4f8c      	ldr	r7, [pc, #560]	; (8015878 <_printf_float+0x2f8>)
 8015648:	4b8c      	ldr	r3, [pc, #560]	; (801587c <_printf_float+0x2fc>)
 801564a:	e7db      	b.n	8015604 <_printf_float+0x84>
 801564c:	6863      	ldr	r3, [r4, #4]
 801564e:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8015652:	1c59      	adds	r1, r3, #1
 8015654:	a80d      	add	r0, sp, #52	; 0x34
 8015656:	a90e      	add	r1, sp, #56	; 0x38
 8015658:	d140      	bne.n	80156dc <_printf_float+0x15c>
 801565a:	2306      	movs	r3, #6
 801565c:	6063      	str	r3, [r4, #4]
 801565e:	f04f 0c00 	mov.w	ip, #0
 8015662:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8015666:	e9cd 2301 	strd	r2, r3, [sp, #4]
 801566a:	6863      	ldr	r3, [r4, #4]
 801566c:	6022      	str	r2, [r4, #0]
 801566e:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8015672:	9300      	str	r3, [sp, #0]
 8015674:	463a      	mov	r2, r7
 8015676:	464b      	mov	r3, r9
 8015678:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 801567c:	4628      	mov	r0, r5
 801567e:	f7ff feed 	bl	801545c <__cvt>
 8015682:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8015686:	2b47      	cmp	r3, #71	; 0x47
 8015688:	4607      	mov	r7, r0
 801568a:	d109      	bne.n	80156a0 <_printf_float+0x120>
 801568c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801568e:	1cd8      	adds	r0, r3, #3
 8015690:	db02      	blt.n	8015698 <_printf_float+0x118>
 8015692:	6862      	ldr	r2, [r4, #4]
 8015694:	4293      	cmp	r3, r2
 8015696:	dd47      	ble.n	8015728 <_printf_float+0x1a8>
 8015698:	f1a8 0802 	sub.w	r8, r8, #2
 801569c:	fa5f f888 	uxtb.w	r8, r8
 80156a0:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80156a4:	990d      	ldr	r1, [sp, #52]	; 0x34
 80156a6:	d824      	bhi.n	80156f2 <_printf_float+0x172>
 80156a8:	3901      	subs	r1, #1
 80156aa:	4642      	mov	r2, r8
 80156ac:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80156b0:	910d      	str	r1, [sp, #52]	; 0x34
 80156b2:	f7ff ff2f 	bl	8015514 <__exponent>
 80156b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80156b8:	4681      	mov	r9, r0
 80156ba:	1813      	adds	r3, r2, r0
 80156bc:	2a01      	cmp	r2, #1
 80156be:	6123      	str	r3, [r4, #16]
 80156c0:	dc02      	bgt.n	80156c8 <_printf_float+0x148>
 80156c2:	6822      	ldr	r2, [r4, #0]
 80156c4:	07d1      	lsls	r1, r2, #31
 80156c6:	d501      	bpl.n	80156cc <_printf_float+0x14c>
 80156c8:	3301      	adds	r3, #1
 80156ca:	6123      	str	r3, [r4, #16]
 80156cc:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80156d0:	2b00      	cmp	r3, #0
 80156d2:	d0a2      	beq.n	801561a <_printf_float+0x9a>
 80156d4:	232d      	movs	r3, #45	; 0x2d
 80156d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80156da:	e79e      	b.n	801561a <_printf_float+0x9a>
 80156dc:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 80156e0:	f000 816e 	beq.w	80159c0 <_printf_float+0x440>
 80156e4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80156e8:	d1b9      	bne.n	801565e <_printf_float+0xde>
 80156ea:	2b00      	cmp	r3, #0
 80156ec:	d1b7      	bne.n	801565e <_printf_float+0xde>
 80156ee:	2301      	movs	r3, #1
 80156f0:	e7b4      	b.n	801565c <_printf_float+0xdc>
 80156f2:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 80156f6:	d119      	bne.n	801572c <_printf_float+0x1ac>
 80156f8:	2900      	cmp	r1, #0
 80156fa:	6863      	ldr	r3, [r4, #4]
 80156fc:	dd0c      	ble.n	8015718 <_printf_float+0x198>
 80156fe:	6121      	str	r1, [r4, #16]
 8015700:	b913      	cbnz	r3, 8015708 <_printf_float+0x188>
 8015702:	6822      	ldr	r2, [r4, #0]
 8015704:	07d2      	lsls	r2, r2, #31
 8015706:	d502      	bpl.n	801570e <_printf_float+0x18e>
 8015708:	3301      	adds	r3, #1
 801570a:	440b      	add	r3, r1
 801570c:	6123      	str	r3, [r4, #16]
 801570e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015710:	f04f 0900 	mov.w	r9, #0
 8015714:	65a3      	str	r3, [r4, #88]	; 0x58
 8015716:	e7d9      	b.n	80156cc <_printf_float+0x14c>
 8015718:	b913      	cbnz	r3, 8015720 <_printf_float+0x1a0>
 801571a:	6822      	ldr	r2, [r4, #0]
 801571c:	07d0      	lsls	r0, r2, #31
 801571e:	d501      	bpl.n	8015724 <_printf_float+0x1a4>
 8015720:	3302      	adds	r3, #2
 8015722:	e7f3      	b.n	801570c <_printf_float+0x18c>
 8015724:	2301      	movs	r3, #1
 8015726:	e7f1      	b.n	801570c <_printf_float+0x18c>
 8015728:	f04f 0867 	mov.w	r8, #103	; 0x67
 801572c:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8015730:	4293      	cmp	r3, r2
 8015732:	db05      	blt.n	8015740 <_printf_float+0x1c0>
 8015734:	6822      	ldr	r2, [r4, #0]
 8015736:	6123      	str	r3, [r4, #16]
 8015738:	07d1      	lsls	r1, r2, #31
 801573a:	d5e8      	bpl.n	801570e <_printf_float+0x18e>
 801573c:	3301      	adds	r3, #1
 801573e:	e7e5      	b.n	801570c <_printf_float+0x18c>
 8015740:	2b00      	cmp	r3, #0
 8015742:	bfcc      	ite	gt
 8015744:	2301      	movgt	r3, #1
 8015746:	f1c3 0302 	rsble	r3, r3, #2
 801574a:	4413      	add	r3, r2
 801574c:	e7de      	b.n	801570c <_printf_float+0x18c>
 801574e:	6823      	ldr	r3, [r4, #0]
 8015750:	055a      	lsls	r2, r3, #21
 8015752:	d407      	bmi.n	8015764 <_printf_float+0x1e4>
 8015754:	6923      	ldr	r3, [r4, #16]
 8015756:	463a      	mov	r2, r7
 8015758:	4659      	mov	r1, fp
 801575a:	4628      	mov	r0, r5
 801575c:	47b0      	blx	r6
 801575e:	3001      	adds	r0, #1
 8015760:	d129      	bne.n	80157b6 <_printf_float+0x236>
 8015762:	e764      	b.n	801562e <_printf_float+0xae>
 8015764:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8015768:	f240 80d7 	bls.w	801591a <_printf_float+0x39a>
 801576c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015770:	2200      	movs	r2, #0
 8015772:	2300      	movs	r3, #0
 8015774:	f7eb f954 	bl	8000a20 <__aeabi_dcmpeq>
 8015778:	b388      	cbz	r0, 80157de <_printf_float+0x25e>
 801577a:	2301      	movs	r3, #1
 801577c:	4a40      	ldr	r2, [pc, #256]	; (8015880 <_printf_float+0x300>)
 801577e:	4659      	mov	r1, fp
 8015780:	4628      	mov	r0, r5
 8015782:	47b0      	blx	r6
 8015784:	3001      	adds	r0, #1
 8015786:	f43f af52 	beq.w	801562e <_printf_float+0xae>
 801578a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 801578e:	429a      	cmp	r2, r3
 8015790:	db02      	blt.n	8015798 <_printf_float+0x218>
 8015792:	6823      	ldr	r3, [r4, #0]
 8015794:	07d8      	lsls	r0, r3, #31
 8015796:	d50e      	bpl.n	80157b6 <_printf_float+0x236>
 8015798:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801579c:	4659      	mov	r1, fp
 801579e:	4628      	mov	r0, r5
 80157a0:	47b0      	blx	r6
 80157a2:	3001      	adds	r0, #1
 80157a4:	f43f af43 	beq.w	801562e <_printf_float+0xae>
 80157a8:	2700      	movs	r7, #0
 80157aa:	f104 081a 	add.w	r8, r4, #26
 80157ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80157b0:	3b01      	subs	r3, #1
 80157b2:	42bb      	cmp	r3, r7
 80157b4:	dc09      	bgt.n	80157ca <_printf_float+0x24a>
 80157b6:	6823      	ldr	r3, [r4, #0]
 80157b8:	079f      	lsls	r7, r3, #30
 80157ba:	f100 80fd 	bmi.w	80159b8 <_printf_float+0x438>
 80157be:	68e0      	ldr	r0, [r4, #12]
 80157c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80157c2:	4298      	cmp	r0, r3
 80157c4:	bfb8      	it	lt
 80157c6:	4618      	movlt	r0, r3
 80157c8:	e733      	b.n	8015632 <_printf_float+0xb2>
 80157ca:	2301      	movs	r3, #1
 80157cc:	4642      	mov	r2, r8
 80157ce:	4659      	mov	r1, fp
 80157d0:	4628      	mov	r0, r5
 80157d2:	47b0      	blx	r6
 80157d4:	3001      	adds	r0, #1
 80157d6:	f43f af2a 	beq.w	801562e <_printf_float+0xae>
 80157da:	3701      	adds	r7, #1
 80157dc:	e7e7      	b.n	80157ae <_printf_float+0x22e>
 80157de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80157e0:	2b00      	cmp	r3, #0
 80157e2:	dc2b      	bgt.n	801583c <_printf_float+0x2bc>
 80157e4:	2301      	movs	r3, #1
 80157e6:	4a26      	ldr	r2, [pc, #152]	; (8015880 <_printf_float+0x300>)
 80157e8:	4659      	mov	r1, fp
 80157ea:	4628      	mov	r0, r5
 80157ec:	47b0      	blx	r6
 80157ee:	3001      	adds	r0, #1
 80157f0:	f43f af1d 	beq.w	801562e <_printf_float+0xae>
 80157f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80157f6:	b923      	cbnz	r3, 8015802 <_printf_float+0x282>
 80157f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80157fa:	b913      	cbnz	r3, 8015802 <_printf_float+0x282>
 80157fc:	6823      	ldr	r3, [r4, #0]
 80157fe:	07d9      	lsls	r1, r3, #31
 8015800:	d5d9      	bpl.n	80157b6 <_printf_float+0x236>
 8015802:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015806:	4659      	mov	r1, fp
 8015808:	4628      	mov	r0, r5
 801580a:	47b0      	blx	r6
 801580c:	3001      	adds	r0, #1
 801580e:	f43f af0e 	beq.w	801562e <_printf_float+0xae>
 8015812:	f04f 0800 	mov.w	r8, #0
 8015816:	f104 091a 	add.w	r9, r4, #26
 801581a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801581c:	425b      	negs	r3, r3
 801581e:	4543      	cmp	r3, r8
 8015820:	dc01      	bgt.n	8015826 <_printf_float+0x2a6>
 8015822:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015824:	e797      	b.n	8015756 <_printf_float+0x1d6>
 8015826:	2301      	movs	r3, #1
 8015828:	464a      	mov	r2, r9
 801582a:	4659      	mov	r1, fp
 801582c:	4628      	mov	r0, r5
 801582e:	47b0      	blx	r6
 8015830:	3001      	adds	r0, #1
 8015832:	f43f aefc 	beq.w	801562e <_printf_float+0xae>
 8015836:	f108 0801 	add.w	r8, r8, #1
 801583a:	e7ee      	b.n	801581a <_printf_float+0x29a>
 801583c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801583e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8015840:	429a      	cmp	r2, r3
 8015842:	bfa8      	it	ge
 8015844:	461a      	movge	r2, r3
 8015846:	2a00      	cmp	r2, #0
 8015848:	4690      	mov	r8, r2
 801584a:	dd07      	ble.n	801585c <_printf_float+0x2dc>
 801584c:	4613      	mov	r3, r2
 801584e:	4659      	mov	r1, fp
 8015850:	463a      	mov	r2, r7
 8015852:	4628      	mov	r0, r5
 8015854:	47b0      	blx	r6
 8015856:	3001      	adds	r0, #1
 8015858:	f43f aee9 	beq.w	801562e <_printf_float+0xae>
 801585c:	f104 031a 	add.w	r3, r4, #26
 8015860:	f04f 0a00 	mov.w	sl, #0
 8015864:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8015868:	930b      	str	r3, [sp, #44]	; 0x2c
 801586a:	e015      	b.n	8015898 <_printf_float+0x318>
 801586c:	7fefffff 	.word	0x7fefffff
 8015870:	080191e8 	.word	0x080191e8
 8015874:	080191e4 	.word	0x080191e4
 8015878:	080191f0 	.word	0x080191f0
 801587c:	080191ec 	.word	0x080191ec
 8015880:	080191f4 	.word	0x080191f4
 8015884:	2301      	movs	r3, #1
 8015886:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015888:	4659      	mov	r1, fp
 801588a:	4628      	mov	r0, r5
 801588c:	47b0      	blx	r6
 801588e:	3001      	adds	r0, #1
 8015890:	f43f aecd 	beq.w	801562e <_printf_float+0xae>
 8015894:	f10a 0a01 	add.w	sl, sl, #1
 8015898:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801589c:	eba9 0308 	sub.w	r3, r9, r8
 80158a0:	4553      	cmp	r3, sl
 80158a2:	dcef      	bgt.n	8015884 <_printf_float+0x304>
 80158a4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80158a8:	429a      	cmp	r2, r3
 80158aa:	444f      	add	r7, r9
 80158ac:	db14      	blt.n	80158d8 <_printf_float+0x358>
 80158ae:	6823      	ldr	r3, [r4, #0]
 80158b0:	07da      	lsls	r2, r3, #31
 80158b2:	d411      	bmi.n	80158d8 <_printf_float+0x358>
 80158b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80158b6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80158b8:	eba3 0209 	sub.w	r2, r3, r9
 80158bc:	eba3 0901 	sub.w	r9, r3, r1
 80158c0:	4591      	cmp	r9, r2
 80158c2:	bfa8      	it	ge
 80158c4:	4691      	movge	r9, r2
 80158c6:	f1b9 0f00 	cmp.w	r9, #0
 80158ca:	dc0d      	bgt.n	80158e8 <_printf_float+0x368>
 80158cc:	2700      	movs	r7, #0
 80158ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80158d2:	f104 081a 	add.w	r8, r4, #26
 80158d6:	e018      	b.n	801590a <_printf_float+0x38a>
 80158d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80158dc:	4659      	mov	r1, fp
 80158de:	4628      	mov	r0, r5
 80158e0:	47b0      	blx	r6
 80158e2:	3001      	adds	r0, #1
 80158e4:	d1e6      	bne.n	80158b4 <_printf_float+0x334>
 80158e6:	e6a2      	b.n	801562e <_printf_float+0xae>
 80158e8:	464b      	mov	r3, r9
 80158ea:	463a      	mov	r2, r7
 80158ec:	4659      	mov	r1, fp
 80158ee:	4628      	mov	r0, r5
 80158f0:	47b0      	blx	r6
 80158f2:	3001      	adds	r0, #1
 80158f4:	d1ea      	bne.n	80158cc <_printf_float+0x34c>
 80158f6:	e69a      	b.n	801562e <_printf_float+0xae>
 80158f8:	2301      	movs	r3, #1
 80158fa:	4642      	mov	r2, r8
 80158fc:	4659      	mov	r1, fp
 80158fe:	4628      	mov	r0, r5
 8015900:	47b0      	blx	r6
 8015902:	3001      	adds	r0, #1
 8015904:	f43f ae93 	beq.w	801562e <_printf_float+0xae>
 8015908:	3701      	adds	r7, #1
 801590a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 801590e:	1a9b      	subs	r3, r3, r2
 8015910:	eba3 0309 	sub.w	r3, r3, r9
 8015914:	42bb      	cmp	r3, r7
 8015916:	dcef      	bgt.n	80158f8 <_printf_float+0x378>
 8015918:	e74d      	b.n	80157b6 <_printf_float+0x236>
 801591a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801591c:	2a01      	cmp	r2, #1
 801591e:	dc01      	bgt.n	8015924 <_printf_float+0x3a4>
 8015920:	07db      	lsls	r3, r3, #31
 8015922:	d538      	bpl.n	8015996 <_printf_float+0x416>
 8015924:	2301      	movs	r3, #1
 8015926:	463a      	mov	r2, r7
 8015928:	4659      	mov	r1, fp
 801592a:	4628      	mov	r0, r5
 801592c:	47b0      	blx	r6
 801592e:	3001      	adds	r0, #1
 8015930:	f43f ae7d 	beq.w	801562e <_printf_float+0xae>
 8015934:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015938:	4659      	mov	r1, fp
 801593a:	4628      	mov	r0, r5
 801593c:	47b0      	blx	r6
 801593e:	3001      	adds	r0, #1
 8015940:	f107 0701 	add.w	r7, r7, #1
 8015944:	f43f ae73 	beq.w	801562e <_printf_float+0xae>
 8015948:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801594c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801594e:	2200      	movs	r2, #0
 8015950:	f103 38ff 	add.w	r8, r3, #4294967295
 8015954:	2300      	movs	r3, #0
 8015956:	f7eb f863 	bl	8000a20 <__aeabi_dcmpeq>
 801595a:	b9c0      	cbnz	r0, 801598e <_printf_float+0x40e>
 801595c:	4643      	mov	r3, r8
 801595e:	463a      	mov	r2, r7
 8015960:	4659      	mov	r1, fp
 8015962:	4628      	mov	r0, r5
 8015964:	47b0      	blx	r6
 8015966:	3001      	adds	r0, #1
 8015968:	d10d      	bne.n	8015986 <_printf_float+0x406>
 801596a:	e660      	b.n	801562e <_printf_float+0xae>
 801596c:	2301      	movs	r3, #1
 801596e:	4642      	mov	r2, r8
 8015970:	4659      	mov	r1, fp
 8015972:	4628      	mov	r0, r5
 8015974:	47b0      	blx	r6
 8015976:	3001      	adds	r0, #1
 8015978:	f43f ae59 	beq.w	801562e <_printf_float+0xae>
 801597c:	3701      	adds	r7, #1
 801597e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015980:	3b01      	subs	r3, #1
 8015982:	42bb      	cmp	r3, r7
 8015984:	dcf2      	bgt.n	801596c <_printf_float+0x3ec>
 8015986:	464b      	mov	r3, r9
 8015988:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801598c:	e6e4      	b.n	8015758 <_printf_float+0x1d8>
 801598e:	2700      	movs	r7, #0
 8015990:	f104 081a 	add.w	r8, r4, #26
 8015994:	e7f3      	b.n	801597e <_printf_float+0x3fe>
 8015996:	2301      	movs	r3, #1
 8015998:	e7e1      	b.n	801595e <_printf_float+0x3de>
 801599a:	2301      	movs	r3, #1
 801599c:	4642      	mov	r2, r8
 801599e:	4659      	mov	r1, fp
 80159a0:	4628      	mov	r0, r5
 80159a2:	47b0      	blx	r6
 80159a4:	3001      	adds	r0, #1
 80159a6:	f43f ae42 	beq.w	801562e <_printf_float+0xae>
 80159aa:	3701      	adds	r7, #1
 80159ac:	68e3      	ldr	r3, [r4, #12]
 80159ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80159b0:	1a9b      	subs	r3, r3, r2
 80159b2:	42bb      	cmp	r3, r7
 80159b4:	dcf1      	bgt.n	801599a <_printf_float+0x41a>
 80159b6:	e702      	b.n	80157be <_printf_float+0x23e>
 80159b8:	2700      	movs	r7, #0
 80159ba:	f104 0819 	add.w	r8, r4, #25
 80159be:	e7f5      	b.n	80159ac <_printf_float+0x42c>
 80159c0:	2b00      	cmp	r3, #0
 80159c2:	f43f ae94 	beq.w	80156ee <_printf_float+0x16e>
 80159c6:	f04f 0c00 	mov.w	ip, #0
 80159ca:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80159ce:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 80159d2:	6022      	str	r2, [r4, #0]
 80159d4:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80159d8:	e9cd 2101 	strd	r2, r1, [sp, #4]
 80159dc:	9300      	str	r3, [sp, #0]
 80159de:	463a      	mov	r2, r7
 80159e0:	464b      	mov	r3, r9
 80159e2:	4628      	mov	r0, r5
 80159e4:	f7ff fd3a 	bl	801545c <__cvt>
 80159e8:	4607      	mov	r7, r0
 80159ea:	e64f      	b.n	801568c <_printf_float+0x10c>

080159ec <_printf_common>:
 80159ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80159f0:	4691      	mov	r9, r2
 80159f2:	461f      	mov	r7, r3
 80159f4:	688a      	ldr	r2, [r1, #8]
 80159f6:	690b      	ldr	r3, [r1, #16]
 80159f8:	4606      	mov	r6, r0
 80159fa:	4293      	cmp	r3, r2
 80159fc:	bfb8      	it	lt
 80159fe:	4613      	movlt	r3, r2
 8015a00:	f8c9 3000 	str.w	r3, [r9]
 8015a04:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8015a08:	460c      	mov	r4, r1
 8015a0a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8015a0e:	b112      	cbz	r2, 8015a16 <_printf_common+0x2a>
 8015a10:	3301      	adds	r3, #1
 8015a12:	f8c9 3000 	str.w	r3, [r9]
 8015a16:	6823      	ldr	r3, [r4, #0]
 8015a18:	0699      	lsls	r1, r3, #26
 8015a1a:	bf42      	ittt	mi
 8015a1c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8015a20:	3302      	addmi	r3, #2
 8015a22:	f8c9 3000 	strmi.w	r3, [r9]
 8015a26:	6825      	ldr	r5, [r4, #0]
 8015a28:	f015 0506 	ands.w	r5, r5, #6
 8015a2c:	d107      	bne.n	8015a3e <_printf_common+0x52>
 8015a2e:	f104 0a19 	add.w	sl, r4, #25
 8015a32:	68e3      	ldr	r3, [r4, #12]
 8015a34:	f8d9 2000 	ldr.w	r2, [r9]
 8015a38:	1a9b      	subs	r3, r3, r2
 8015a3a:	42ab      	cmp	r3, r5
 8015a3c:	dc29      	bgt.n	8015a92 <_printf_common+0xa6>
 8015a3e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8015a42:	6822      	ldr	r2, [r4, #0]
 8015a44:	3300      	adds	r3, #0
 8015a46:	bf18      	it	ne
 8015a48:	2301      	movne	r3, #1
 8015a4a:	0692      	lsls	r2, r2, #26
 8015a4c:	d42e      	bmi.n	8015aac <_printf_common+0xc0>
 8015a4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8015a52:	4639      	mov	r1, r7
 8015a54:	4630      	mov	r0, r6
 8015a56:	47c0      	blx	r8
 8015a58:	3001      	adds	r0, #1
 8015a5a:	d021      	beq.n	8015aa0 <_printf_common+0xb4>
 8015a5c:	6823      	ldr	r3, [r4, #0]
 8015a5e:	68e5      	ldr	r5, [r4, #12]
 8015a60:	f003 0306 	and.w	r3, r3, #6
 8015a64:	2b04      	cmp	r3, #4
 8015a66:	bf18      	it	ne
 8015a68:	2500      	movne	r5, #0
 8015a6a:	f8d9 2000 	ldr.w	r2, [r9]
 8015a6e:	f04f 0900 	mov.w	r9, #0
 8015a72:	bf08      	it	eq
 8015a74:	1aad      	subeq	r5, r5, r2
 8015a76:	68a3      	ldr	r3, [r4, #8]
 8015a78:	6922      	ldr	r2, [r4, #16]
 8015a7a:	bf08      	it	eq
 8015a7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015a80:	4293      	cmp	r3, r2
 8015a82:	bfc4      	itt	gt
 8015a84:	1a9b      	subgt	r3, r3, r2
 8015a86:	18ed      	addgt	r5, r5, r3
 8015a88:	341a      	adds	r4, #26
 8015a8a:	454d      	cmp	r5, r9
 8015a8c:	d11a      	bne.n	8015ac4 <_printf_common+0xd8>
 8015a8e:	2000      	movs	r0, #0
 8015a90:	e008      	b.n	8015aa4 <_printf_common+0xb8>
 8015a92:	2301      	movs	r3, #1
 8015a94:	4652      	mov	r2, sl
 8015a96:	4639      	mov	r1, r7
 8015a98:	4630      	mov	r0, r6
 8015a9a:	47c0      	blx	r8
 8015a9c:	3001      	adds	r0, #1
 8015a9e:	d103      	bne.n	8015aa8 <_printf_common+0xbc>
 8015aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8015aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015aa8:	3501      	adds	r5, #1
 8015aaa:	e7c2      	b.n	8015a32 <_printf_common+0x46>
 8015aac:	2030      	movs	r0, #48	; 0x30
 8015aae:	18e1      	adds	r1, r4, r3
 8015ab0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8015ab4:	1c5a      	adds	r2, r3, #1
 8015ab6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8015aba:	4422      	add	r2, r4
 8015abc:	3302      	adds	r3, #2
 8015abe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8015ac2:	e7c4      	b.n	8015a4e <_printf_common+0x62>
 8015ac4:	2301      	movs	r3, #1
 8015ac6:	4622      	mov	r2, r4
 8015ac8:	4639      	mov	r1, r7
 8015aca:	4630      	mov	r0, r6
 8015acc:	47c0      	blx	r8
 8015ace:	3001      	adds	r0, #1
 8015ad0:	d0e6      	beq.n	8015aa0 <_printf_common+0xb4>
 8015ad2:	f109 0901 	add.w	r9, r9, #1
 8015ad6:	e7d8      	b.n	8015a8a <_printf_common+0x9e>

08015ad8 <_printf_i>:
 8015ad8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015adc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8015ae0:	460c      	mov	r4, r1
 8015ae2:	7e09      	ldrb	r1, [r1, #24]
 8015ae4:	b085      	sub	sp, #20
 8015ae6:	296e      	cmp	r1, #110	; 0x6e
 8015ae8:	4617      	mov	r7, r2
 8015aea:	4606      	mov	r6, r0
 8015aec:	4698      	mov	r8, r3
 8015aee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015af0:	f000 80b3 	beq.w	8015c5a <_printf_i+0x182>
 8015af4:	d822      	bhi.n	8015b3c <_printf_i+0x64>
 8015af6:	2963      	cmp	r1, #99	; 0x63
 8015af8:	d036      	beq.n	8015b68 <_printf_i+0x90>
 8015afa:	d80a      	bhi.n	8015b12 <_printf_i+0x3a>
 8015afc:	2900      	cmp	r1, #0
 8015afe:	f000 80b9 	beq.w	8015c74 <_printf_i+0x19c>
 8015b02:	2958      	cmp	r1, #88	; 0x58
 8015b04:	f000 8083 	beq.w	8015c0e <_printf_i+0x136>
 8015b08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015b0c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8015b10:	e032      	b.n	8015b78 <_printf_i+0xa0>
 8015b12:	2964      	cmp	r1, #100	; 0x64
 8015b14:	d001      	beq.n	8015b1a <_printf_i+0x42>
 8015b16:	2969      	cmp	r1, #105	; 0x69
 8015b18:	d1f6      	bne.n	8015b08 <_printf_i+0x30>
 8015b1a:	6820      	ldr	r0, [r4, #0]
 8015b1c:	6813      	ldr	r3, [r2, #0]
 8015b1e:	0605      	lsls	r5, r0, #24
 8015b20:	f103 0104 	add.w	r1, r3, #4
 8015b24:	d52a      	bpl.n	8015b7c <_printf_i+0xa4>
 8015b26:	681b      	ldr	r3, [r3, #0]
 8015b28:	6011      	str	r1, [r2, #0]
 8015b2a:	2b00      	cmp	r3, #0
 8015b2c:	da03      	bge.n	8015b36 <_printf_i+0x5e>
 8015b2e:	222d      	movs	r2, #45	; 0x2d
 8015b30:	425b      	negs	r3, r3
 8015b32:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8015b36:	486f      	ldr	r0, [pc, #444]	; (8015cf4 <_printf_i+0x21c>)
 8015b38:	220a      	movs	r2, #10
 8015b3a:	e039      	b.n	8015bb0 <_printf_i+0xd8>
 8015b3c:	2973      	cmp	r1, #115	; 0x73
 8015b3e:	f000 809d 	beq.w	8015c7c <_printf_i+0x1a4>
 8015b42:	d808      	bhi.n	8015b56 <_printf_i+0x7e>
 8015b44:	296f      	cmp	r1, #111	; 0x6f
 8015b46:	d020      	beq.n	8015b8a <_printf_i+0xb2>
 8015b48:	2970      	cmp	r1, #112	; 0x70
 8015b4a:	d1dd      	bne.n	8015b08 <_printf_i+0x30>
 8015b4c:	6823      	ldr	r3, [r4, #0]
 8015b4e:	f043 0320 	orr.w	r3, r3, #32
 8015b52:	6023      	str	r3, [r4, #0]
 8015b54:	e003      	b.n	8015b5e <_printf_i+0x86>
 8015b56:	2975      	cmp	r1, #117	; 0x75
 8015b58:	d017      	beq.n	8015b8a <_printf_i+0xb2>
 8015b5a:	2978      	cmp	r1, #120	; 0x78
 8015b5c:	d1d4      	bne.n	8015b08 <_printf_i+0x30>
 8015b5e:	2378      	movs	r3, #120	; 0x78
 8015b60:	4865      	ldr	r0, [pc, #404]	; (8015cf8 <_printf_i+0x220>)
 8015b62:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8015b66:	e055      	b.n	8015c14 <_printf_i+0x13c>
 8015b68:	6813      	ldr	r3, [r2, #0]
 8015b6a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015b6e:	1d19      	adds	r1, r3, #4
 8015b70:	681b      	ldr	r3, [r3, #0]
 8015b72:	6011      	str	r1, [r2, #0]
 8015b74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015b78:	2301      	movs	r3, #1
 8015b7a:	e08c      	b.n	8015c96 <_printf_i+0x1be>
 8015b7c:	681b      	ldr	r3, [r3, #0]
 8015b7e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8015b82:	6011      	str	r1, [r2, #0]
 8015b84:	bf18      	it	ne
 8015b86:	b21b      	sxthne	r3, r3
 8015b88:	e7cf      	b.n	8015b2a <_printf_i+0x52>
 8015b8a:	6813      	ldr	r3, [r2, #0]
 8015b8c:	6825      	ldr	r5, [r4, #0]
 8015b8e:	1d18      	adds	r0, r3, #4
 8015b90:	6010      	str	r0, [r2, #0]
 8015b92:	0628      	lsls	r0, r5, #24
 8015b94:	d501      	bpl.n	8015b9a <_printf_i+0xc2>
 8015b96:	681b      	ldr	r3, [r3, #0]
 8015b98:	e002      	b.n	8015ba0 <_printf_i+0xc8>
 8015b9a:	0668      	lsls	r0, r5, #25
 8015b9c:	d5fb      	bpl.n	8015b96 <_printf_i+0xbe>
 8015b9e:	881b      	ldrh	r3, [r3, #0]
 8015ba0:	296f      	cmp	r1, #111	; 0x6f
 8015ba2:	bf14      	ite	ne
 8015ba4:	220a      	movne	r2, #10
 8015ba6:	2208      	moveq	r2, #8
 8015ba8:	4852      	ldr	r0, [pc, #328]	; (8015cf4 <_printf_i+0x21c>)
 8015baa:	2100      	movs	r1, #0
 8015bac:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8015bb0:	6865      	ldr	r5, [r4, #4]
 8015bb2:	2d00      	cmp	r5, #0
 8015bb4:	60a5      	str	r5, [r4, #8]
 8015bb6:	f2c0 8095 	blt.w	8015ce4 <_printf_i+0x20c>
 8015bba:	6821      	ldr	r1, [r4, #0]
 8015bbc:	f021 0104 	bic.w	r1, r1, #4
 8015bc0:	6021      	str	r1, [r4, #0]
 8015bc2:	2b00      	cmp	r3, #0
 8015bc4:	d13d      	bne.n	8015c42 <_printf_i+0x16a>
 8015bc6:	2d00      	cmp	r5, #0
 8015bc8:	f040 808e 	bne.w	8015ce8 <_printf_i+0x210>
 8015bcc:	4665      	mov	r5, ip
 8015bce:	2a08      	cmp	r2, #8
 8015bd0:	d10b      	bne.n	8015bea <_printf_i+0x112>
 8015bd2:	6823      	ldr	r3, [r4, #0]
 8015bd4:	07db      	lsls	r3, r3, #31
 8015bd6:	d508      	bpl.n	8015bea <_printf_i+0x112>
 8015bd8:	6923      	ldr	r3, [r4, #16]
 8015bda:	6862      	ldr	r2, [r4, #4]
 8015bdc:	429a      	cmp	r2, r3
 8015bde:	bfde      	ittt	le
 8015be0:	2330      	movle	r3, #48	; 0x30
 8015be2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8015be6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8015bea:	ebac 0305 	sub.w	r3, ip, r5
 8015bee:	6123      	str	r3, [r4, #16]
 8015bf0:	f8cd 8000 	str.w	r8, [sp]
 8015bf4:	463b      	mov	r3, r7
 8015bf6:	aa03      	add	r2, sp, #12
 8015bf8:	4621      	mov	r1, r4
 8015bfa:	4630      	mov	r0, r6
 8015bfc:	f7ff fef6 	bl	80159ec <_printf_common>
 8015c00:	3001      	adds	r0, #1
 8015c02:	d14d      	bne.n	8015ca0 <_printf_i+0x1c8>
 8015c04:	f04f 30ff 	mov.w	r0, #4294967295
 8015c08:	b005      	add	sp, #20
 8015c0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015c0e:	4839      	ldr	r0, [pc, #228]	; (8015cf4 <_printf_i+0x21c>)
 8015c10:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8015c14:	6813      	ldr	r3, [r2, #0]
 8015c16:	6821      	ldr	r1, [r4, #0]
 8015c18:	1d1d      	adds	r5, r3, #4
 8015c1a:	681b      	ldr	r3, [r3, #0]
 8015c1c:	6015      	str	r5, [r2, #0]
 8015c1e:	060a      	lsls	r2, r1, #24
 8015c20:	d50b      	bpl.n	8015c3a <_printf_i+0x162>
 8015c22:	07ca      	lsls	r2, r1, #31
 8015c24:	bf44      	itt	mi
 8015c26:	f041 0120 	orrmi.w	r1, r1, #32
 8015c2a:	6021      	strmi	r1, [r4, #0]
 8015c2c:	b91b      	cbnz	r3, 8015c36 <_printf_i+0x15e>
 8015c2e:	6822      	ldr	r2, [r4, #0]
 8015c30:	f022 0220 	bic.w	r2, r2, #32
 8015c34:	6022      	str	r2, [r4, #0]
 8015c36:	2210      	movs	r2, #16
 8015c38:	e7b7      	b.n	8015baa <_printf_i+0xd2>
 8015c3a:	064d      	lsls	r5, r1, #25
 8015c3c:	bf48      	it	mi
 8015c3e:	b29b      	uxthmi	r3, r3
 8015c40:	e7ef      	b.n	8015c22 <_printf_i+0x14a>
 8015c42:	4665      	mov	r5, ip
 8015c44:	fbb3 f1f2 	udiv	r1, r3, r2
 8015c48:	fb02 3311 	mls	r3, r2, r1, r3
 8015c4c:	5cc3      	ldrb	r3, [r0, r3]
 8015c4e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8015c52:	460b      	mov	r3, r1
 8015c54:	2900      	cmp	r1, #0
 8015c56:	d1f5      	bne.n	8015c44 <_printf_i+0x16c>
 8015c58:	e7b9      	b.n	8015bce <_printf_i+0xf6>
 8015c5a:	6813      	ldr	r3, [r2, #0]
 8015c5c:	6825      	ldr	r5, [r4, #0]
 8015c5e:	1d18      	adds	r0, r3, #4
 8015c60:	6961      	ldr	r1, [r4, #20]
 8015c62:	6010      	str	r0, [r2, #0]
 8015c64:	0628      	lsls	r0, r5, #24
 8015c66:	681b      	ldr	r3, [r3, #0]
 8015c68:	d501      	bpl.n	8015c6e <_printf_i+0x196>
 8015c6a:	6019      	str	r1, [r3, #0]
 8015c6c:	e002      	b.n	8015c74 <_printf_i+0x19c>
 8015c6e:	066a      	lsls	r2, r5, #25
 8015c70:	d5fb      	bpl.n	8015c6a <_printf_i+0x192>
 8015c72:	8019      	strh	r1, [r3, #0]
 8015c74:	2300      	movs	r3, #0
 8015c76:	4665      	mov	r5, ip
 8015c78:	6123      	str	r3, [r4, #16]
 8015c7a:	e7b9      	b.n	8015bf0 <_printf_i+0x118>
 8015c7c:	6813      	ldr	r3, [r2, #0]
 8015c7e:	1d19      	adds	r1, r3, #4
 8015c80:	6011      	str	r1, [r2, #0]
 8015c82:	681d      	ldr	r5, [r3, #0]
 8015c84:	6862      	ldr	r2, [r4, #4]
 8015c86:	2100      	movs	r1, #0
 8015c88:	4628      	mov	r0, r5
 8015c8a:	f001 f853 	bl	8016d34 <memchr>
 8015c8e:	b108      	cbz	r0, 8015c94 <_printf_i+0x1bc>
 8015c90:	1b40      	subs	r0, r0, r5
 8015c92:	6060      	str	r0, [r4, #4]
 8015c94:	6863      	ldr	r3, [r4, #4]
 8015c96:	6123      	str	r3, [r4, #16]
 8015c98:	2300      	movs	r3, #0
 8015c9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015c9e:	e7a7      	b.n	8015bf0 <_printf_i+0x118>
 8015ca0:	6923      	ldr	r3, [r4, #16]
 8015ca2:	462a      	mov	r2, r5
 8015ca4:	4639      	mov	r1, r7
 8015ca6:	4630      	mov	r0, r6
 8015ca8:	47c0      	blx	r8
 8015caa:	3001      	adds	r0, #1
 8015cac:	d0aa      	beq.n	8015c04 <_printf_i+0x12c>
 8015cae:	6823      	ldr	r3, [r4, #0]
 8015cb0:	079b      	lsls	r3, r3, #30
 8015cb2:	d413      	bmi.n	8015cdc <_printf_i+0x204>
 8015cb4:	68e0      	ldr	r0, [r4, #12]
 8015cb6:	9b03      	ldr	r3, [sp, #12]
 8015cb8:	4298      	cmp	r0, r3
 8015cba:	bfb8      	it	lt
 8015cbc:	4618      	movlt	r0, r3
 8015cbe:	e7a3      	b.n	8015c08 <_printf_i+0x130>
 8015cc0:	2301      	movs	r3, #1
 8015cc2:	464a      	mov	r2, r9
 8015cc4:	4639      	mov	r1, r7
 8015cc6:	4630      	mov	r0, r6
 8015cc8:	47c0      	blx	r8
 8015cca:	3001      	adds	r0, #1
 8015ccc:	d09a      	beq.n	8015c04 <_printf_i+0x12c>
 8015cce:	3501      	adds	r5, #1
 8015cd0:	68e3      	ldr	r3, [r4, #12]
 8015cd2:	9a03      	ldr	r2, [sp, #12]
 8015cd4:	1a9b      	subs	r3, r3, r2
 8015cd6:	42ab      	cmp	r3, r5
 8015cd8:	dcf2      	bgt.n	8015cc0 <_printf_i+0x1e8>
 8015cda:	e7eb      	b.n	8015cb4 <_printf_i+0x1dc>
 8015cdc:	2500      	movs	r5, #0
 8015cde:	f104 0919 	add.w	r9, r4, #25
 8015ce2:	e7f5      	b.n	8015cd0 <_printf_i+0x1f8>
 8015ce4:	2b00      	cmp	r3, #0
 8015ce6:	d1ac      	bne.n	8015c42 <_printf_i+0x16a>
 8015ce8:	7803      	ldrb	r3, [r0, #0]
 8015cea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015cee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015cf2:	e76c      	b.n	8015bce <_printf_i+0xf6>
 8015cf4:	080191f6 	.word	0x080191f6
 8015cf8:	08019207 	.word	0x08019207

08015cfc <iprintf>:
 8015cfc:	b40f      	push	{r0, r1, r2, r3}
 8015cfe:	4b0a      	ldr	r3, [pc, #40]	; (8015d28 <iprintf+0x2c>)
 8015d00:	b513      	push	{r0, r1, r4, lr}
 8015d02:	681c      	ldr	r4, [r3, #0]
 8015d04:	b124      	cbz	r4, 8015d10 <iprintf+0x14>
 8015d06:	69a3      	ldr	r3, [r4, #24]
 8015d08:	b913      	cbnz	r3, 8015d10 <iprintf+0x14>
 8015d0a:	4620      	mov	r0, r4
 8015d0c:	f000 ff64 	bl	8016bd8 <__sinit>
 8015d10:	ab05      	add	r3, sp, #20
 8015d12:	9a04      	ldr	r2, [sp, #16]
 8015d14:	68a1      	ldr	r1, [r4, #8]
 8015d16:	4620      	mov	r0, r4
 8015d18:	9301      	str	r3, [sp, #4]
 8015d1a:	f001 fc7f 	bl	801761c <_vfiprintf_r>
 8015d1e:	b002      	add	sp, #8
 8015d20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015d24:	b004      	add	sp, #16
 8015d26:	4770      	bx	lr
 8015d28:	2000029c 	.word	0x2000029c

08015d2c <_sbrk_r>:
 8015d2c:	b538      	push	{r3, r4, r5, lr}
 8015d2e:	2300      	movs	r3, #0
 8015d30:	4c05      	ldr	r4, [pc, #20]	; (8015d48 <_sbrk_r+0x1c>)
 8015d32:	4605      	mov	r5, r0
 8015d34:	4608      	mov	r0, r1
 8015d36:	6023      	str	r3, [r4, #0]
 8015d38:	f7ed f9c2 	bl	80030c0 <_sbrk>
 8015d3c:	1c43      	adds	r3, r0, #1
 8015d3e:	d102      	bne.n	8015d46 <_sbrk_r+0x1a>
 8015d40:	6823      	ldr	r3, [r4, #0]
 8015d42:	b103      	cbz	r3, 8015d46 <_sbrk_r+0x1a>
 8015d44:	602b      	str	r3, [r5, #0]
 8015d46:	bd38      	pop	{r3, r4, r5, pc}
 8015d48:	20008310 	.word	0x20008310

08015d4c <siprintf>:
 8015d4c:	b40e      	push	{r1, r2, r3}
 8015d4e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8015d52:	b500      	push	{lr}
 8015d54:	b09c      	sub	sp, #112	; 0x70
 8015d56:	ab1d      	add	r3, sp, #116	; 0x74
 8015d58:	9002      	str	r0, [sp, #8]
 8015d5a:	9006      	str	r0, [sp, #24]
 8015d5c:	9107      	str	r1, [sp, #28]
 8015d5e:	9104      	str	r1, [sp, #16]
 8015d60:	4808      	ldr	r0, [pc, #32]	; (8015d84 <siprintf+0x38>)
 8015d62:	4909      	ldr	r1, [pc, #36]	; (8015d88 <siprintf+0x3c>)
 8015d64:	f853 2b04 	ldr.w	r2, [r3], #4
 8015d68:	9105      	str	r1, [sp, #20]
 8015d6a:	6800      	ldr	r0, [r0, #0]
 8015d6c:	a902      	add	r1, sp, #8
 8015d6e:	9301      	str	r3, [sp, #4]
 8015d70:	f001 fb34 	bl	80173dc <_svfiprintf_r>
 8015d74:	2200      	movs	r2, #0
 8015d76:	9b02      	ldr	r3, [sp, #8]
 8015d78:	701a      	strb	r2, [r3, #0]
 8015d7a:	b01c      	add	sp, #112	; 0x70
 8015d7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8015d80:	b003      	add	sp, #12
 8015d82:	4770      	bx	lr
 8015d84:	2000029c 	.word	0x2000029c
 8015d88:	ffff0208 	.word	0xffff0208

08015d8c <strncmp>:
 8015d8c:	b510      	push	{r4, lr}
 8015d8e:	b16a      	cbz	r2, 8015dac <strncmp+0x20>
 8015d90:	3901      	subs	r1, #1
 8015d92:	1884      	adds	r4, r0, r2
 8015d94:	f810 3b01 	ldrb.w	r3, [r0], #1
 8015d98:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8015d9c:	4293      	cmp	r3, r2
 8015d9e:	d103      	bne.n	8015da8 <strncmp+0x1c>
 8015da0:	42a0      	cmp	r0, r4
 8015da2:	d001      	beq.n	8015da8 <strncmp+0x1c>
 8015da4:	2b00      	cmp	r3, #0
 8015da6:	d1f5      	bne.n	8015d94 <strncmp+0x8>
 8015da8:	1a98      	subs	r0, r3, r2
 8015daa:	bd10      	pop	{r4, pc}
 8015dac:	4610      	mov	r0, r2
 8015dae:	e7fc      	b.n	8015daa <strncmp+0x1e>

08015db0 <_strtol_l.isra.0>:
 8015db0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015db4:	4680      	mov	r8, r0
 8015db6:	4689      	mov	r9, r1
 8015db8:	4692      	mov	sl, r2
 8015dba:	461e      	mov	r6, r3
 8015dbc:	460f      	mov	r7, r1
 8015dbe:	463d      	mov	r5, r7
 8015dc0:	9808      	ldr	r0, [sp, #32]
 8015dc2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015dc6:	f000 ff91 	bl	8016cec <__locale_ctype_ptr_l>
 8015dca:	4420      	add	r0, r4
 8015dcc:	7843      	ldrb	r3, [r0, #1]
 8015dce:	f013 0308 	ands.w	r3, r3, #8
 8015dd2:	d132      	bne.n	8015e3a <_strtol_l.isra.0+0x8a>
 8015dd4:	2c2d      	cmp	r4, #45	; 0x2d
 8015dd6:	d132      	bne.n	8015e3e <_strtol_l.isra.0+0x8e>
 8015dd8:	2201      	movs	r2, #1
 8015dda:	787c      	ldrb	r4, [r7, #1]
 8015ddc:	1cbd      	adds	r5, r7, #2
 8015dde:	2e00      	cmp	r6, #0
 8015de0:	d05d      	beq.n	8015e9e <_strtol_l.isra.0+0xee>
 8015de2:	2e10      	cmp	r6, #16
 8015de4:	d109      	bne.n	8015dfa <_strtol_l.isra.0+0x4a>
 8015de6:	2c30      	cmp	r4, #48	; 0x30
 8015de8:	d107      	bne.n	8015dfa <_strtol_l.isra.0+0x4a>
 8015dea:	782b      	ldrb	r3, [r5, #0]
 8015dec:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8015df0:	2b58      	cmp	r3, #88	; 0x58
 8015df2:	d14f      	bne.n	8015e94 <_strtol_l.isra.0+0xe4>
 8015df4:	2610      	movs	r6, #16
 8015df6:	786c      	ldrb	r4, [r5, #1]
 8015df8:	3502      	adds	r5, #2
 8015dfa:	2a00      	cmp	r2, #0
 8015dfc:	bf14      	ite	ne
 8015dfe:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8015e02:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8015e06:	2700      	movs	r7, #0
 8015e08:	fbb1 fcf6 	udiv	ip, r1, r6
 8015e0c:	4638      	mov	r0, r7
 8015e0e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8015e12:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8015e16:	2b09      	cmp	r3, #9
 8015e18:	d817      	bhi.n	8015e4a <_strtol_l.isra.0+0x9a>
 8015e1a:	461c      	mov	r4, r3
 8015e1c:	42a6      	cmp	r6, r4
 8015e1e:	dd23      	ble.n	8015e68 <_strtol_l.isra.0+0xb8>
 8015e20:	1c7b      	adds	r3, r7, #1
 8015e22:	d007      	beq.n	8015e34 <_strtol_l.isra.0+0x84>
 8015e24:	4584      	cmp	ip, r0
 8015e26:	d31c      	bcc.n	8015e62 <_strtol_l.isra.0+0xb2>
 8015e28:	d101      	bne.n	8015e2e <_strtol_l.isra.0+0x7e>
 8015e2a:	45a6      	cmp	lr, r4
 8015e2c:	db19      	blt.n	8015e62 <_strtol_l.isra.0+0xb2>
 8015e2e:	2701      	movs	r7, #1
 8015e30:	fb00 4006 	mla	r0, r0, r6, r4
 8015e34:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015e38:	e7eb      	b.n	8015e12 <_strtol_l.isra.0+0x62>
 8015e3a:	462f      	mov	r7, r5
 8015e3c:	e7bf      	b.n	8015dbe <_strtol_l.isra.0+0xe>
 8015e3e:	2c2b      	cmp	r4, #43	; 0x2b
 8015e40:	bf04      	itt	eq
 8015e42:	1cbd      	addeq	r5, r7, #2
 8015e44:	787c      	ldrbeq	r4, [r7, #1]
 8015e46:	461a      	mov	r2, r3
 8015e48:	e7c9      	b.n	8015dde <_strtol_l.isra.0+0x2e>
 8015e4a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8015e4e:	2b19      	cmp	r3, #25
 8015e50:	d801      	bhi.n	8015e56 <_strtol_l.isra.0+0xa6>
 8015e52:	3c37      	subs	r4, #55	; 0x37
 8015e54:	e7e2      	b.n	8015e1c <_strtol_l.isra.0+0x6c>
 8015e56:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8015e5a:	2b19      	cmp	r3, #25
 8015e5c:	d804      	bhi.n	8015e68 <_strtol_l.isra.0+0xb8>
 8015e5e:	3c57      	subs	r4, #87	; 0x57
 8015e60:	e7dc      	b.n	8015e1c <_strtol_l.isra.0+0x6c>
 8015e62:	f04f 37ff 	mov.w	r7, #4294967295
 8015e66:	e7e5      	b.n	8015e34 <_strtol_l.isra.0+0x84>
 8015e68:	1c7b      	adds	r3, r7, #1
 8015e6a:	d108      	bne.n	8015e7e <_strtol_l.isra.0+0xce>
 8015e6c:	2322      	movs	r3, #34	; 0x22
 8015e6e:	4608      	mov	r0, r1
 8015e70:	f8c8 3000 	str.w	r3, [r8]
 8015e74:	f1ba 0f00 	cmp.w	sl, #0
 8015e78:	d107      	bne.n	8015e8a <_strtol_l.isra.0+0xda>
 8015e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015e7e:	b102      	cbz	r2, 8015e82 <_strtol_l.isra.0+0xd2>
 8015e80:	4240      	negs	r0, r0
 8015e82:	f1ba 0f00 	cmp.w	sl, #0
 8015e86:	d0f8      	beq.n	8015e7a <_strtol_l.isra.0+0xca>
 8015e88:	b10f      	cbz	r7, 8015e8e <_strtol_l.isra.0+0xde>
 8015e8a:	f105 39ff 	add.w	r9, r5, #4294967295
 8015e8e:	f8ca 9000 	str.w	r9, [sl]
 8015e92:	e7f2      	b.n	8015e7a <_strtol_l.isra.0+0xca>
 8015e94:	2430      	movs	r4, #48	; 0x30
 8015e96:	2e00      	cmp	r6, #0
 8015e98:	d1af      	bne.n	8015dfa <_strtol_l.isra.0+0x4a>
 8015e9a:	2608      	movs	r6, #8
 8015e9c:	e7ad      	b.n	8015dfa <_strtol_l.isra.0+0x4a>
 8015e9e:	2c30      	cmp	r4, #48	; 0x30
 8015ea0:	d0a3      	beq.n	8015dea <_strtol_l.isra.0+0x3a>
 8015ea2:	260a      	movs	r6, #10
 8015ea4:	e7a9      	b.n	8015dfa <_strtol_l.isra.0+0x4a>
	...

08015ea8 <strtol>:
 8015ea8:	4b08      	ldr	r3, [pc, #32]	; (8015ecc <strtol+0x24>)
 8015eaa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015eac:	681c      	ldr	r4, [r3, #0]
 8015eae:	4d08      	ldr	r5, [pc, #32]	; (8015ed0 <strtol+0x28>)
 8015eb0:	6a23      	ldr	r3, [r4, #32]
 8015eb2:	2b00      	cmp	r3, #0
 8015eb4:	bf08      	it	eq
 8015eb6:	462b      	moveq	r3, r5
 8015eb8:	9300      	str	r3, [sp, #0]
 8015eba:	4613      	mov	r3, r2
 8015ebc:	460a      	mov	r2, r1
 8015ebe:	4601      	mov	r1, r0
 8015ec0:	4620      	mov	r0, r4
 8015ec2:	f7ff ff75 	bl	8015db0 <_strtol_l.isra.0>
 8015ec6:	b003      	add	sp, #12
 8015ec8:	bd30      	pop	{r4, r5, pc}
 8015eca:	bf00      	nop
 8015ecc:	2000029c 	.word	0x2000029c
 8015ed0:	20000300 	.word	0x20000300

08015ed4 <quorem>:
 8015ed4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ed8:	6903      	ldr	r3, [r0, #16]
 8015eda:	690c      	ldr	r4, [r1, #16]
 8015edc:	4680      	mov	r8, r0
 8015ede:	42a3      	cmp	r3, r4
 8015ee0:	f2c0 8084 	blt.w	8015fec <quorem+0x118>
 8015ee4:	3c01      	subs	r4, #1
 8015ee6:	f101 0714 	add.w	r7, r1, #20
 8015eea:	f100 0614 	add.w	r6, r0, #20
 8015eee:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8015ef2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8015ef6:	3501      	adds	r5, #1
 8015ef8:	fbb0 f5f5 	udiv	r5, r0, r5
 8015efc:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8015f00:	eb06 030c 	add.w	r3, r6, ip
 8015f04:	eb07 090c 	add.w	r9, r7, ip
 8015f08:	9301      	str	r3, [sp, #4]
 8015f0a:	b39d      	cbz	r5, 8015f74 <quorem+0xa0>
 8015f0c:	f04f 0a00 	mov.w	sl, #0
 8015f10:	4638      	mov	r0, r7
 8015f12:	46b6      	mov	lr, r6
 8015f14:	46d3      	mov	fp, sl
 8015f16:	f850 2b04 	ldr.w	r2, [r0], #4
 8015f1a:	b293      	uxth	r3, r2
 8015f1c:	fb05 a303 	mla	r3, r5, r3, sl
 8015f20:	0c12      	lsrs	r2, r2, #16
 8015f22:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015f26:	fb05 a202 	mla	r2, r5, r2, sl
 8015f2a:	b29b      	uxth	r3, r3
 8015f2c:	ebab 0303 	sub.w	r3, fp, r3
 8015f30:	f8de b000 	ldr.w	fp, [lr]
 8015f34:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8015f38:	fa1f fb8b 	uxth.w	fp, fp
 8015f3c:	445b      	add	r3, fp
 8015f3e:	fa1f fb82 	uxth.w	fp, r2
 8015f42:	f8de 2000 	ldr.w	r2, [lr]
 8015f46:	4581      	cmp	r9, r0
 8015f48:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8015f4c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8015f50:	b29b      	uxth	r3, r3
 8015f52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015f56:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8015f5a:	f84e 3b04 	str.w	r3, [lr], #4
 8015f5e:	d2da      	bcs.n	8015f16 <quorem+0x42>
 8015f60:	f856 300c 	ldr.w	r3, [r6, ip]
 8015f64:	b933      	cbnz	r3, 8015f74 <quorem+0xa0>
 8015f66:	9b01      	ldr	r3, [sp, #4]
 8015f68:	3b04      	subs	r3, #4
 8015f6a:	429e      	cmp	r6, r3
 8015f6c:	461a      	mov	r2, r3
 8015f6e:	d331      	bcc.n	8015fd4 <quorem+0x100>
 8015f70:	f8c8 4010 	str.w	r4, [r8, #16]
 8015f74:	4640      	mov	r0, r8
 8015f76:	f001 f901 	bl	801717c <__mcmp>
 8015f7a:	2800      	cmp	r0, #0
 8015f7c:	db26      	blt.n	8015fcc <quorem+0xf8>
 8015f7e:	4630      	mov	r0, r6
 8015f80:	f04f 0c00 	mov.w	ip, #0
 8015f84:	3501      	adds	r5, #1
 8015f86:	f857 1b04 	ldr.w	r1, [r7], #4
 8015f8a:	f8d0 e000 	ldr.w	lr, [r0]
 8015f8e:	b28b      	uxth	r3, r1
 8015f90:	ebac 0303 	sub.w	r3, ip, r3
 8015f94:	fa1f f28e 	uxth.w	r2, lr
 8015f98:	4413      	add	r3, r2
 8015f9a:	0c0a      	lsrs	r2, r1, #16
 8015f9c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8015fa0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8015fa4:	b29b      	uxth	r3, r3
 8015fa6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015faa:	45b9      	cmp	r9, r7
 8015fac:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8015fb0:	f840 3b04 	str.w	r3, [r0], #4
 8015fb4:	d2e7      	bcs.n	8015f86 <quorem+0xb2>
 8015fb6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8015fba:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8015fbe:	b92a      	cbnz	r2, 8015fcc <quorem+0xf8>
 8015fc0:	3b04      	subs	r3, #4
 8015fc2:	429e      	cmp	r6, r3
 8015fc4:	461a      	mov	r2, r3
 8015fc6:	d30b      	bcc.n	8015fe0 <quorem+0x10c>
 8015fc8:	f8c8 4010 	str.w	r4, [r8, #16]
 8015fcc:	4628      	mov	r0, r5
 8015fce:	b003      	add	sp, #12
 8015fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015fd4:	6812      	ldr	r2, [r2, #0]
 8015fd6:	3b04      	subs	r3, #4
 8015fd8:	2a00      	cmp	r2, #0
 8015fda:	d1c9      	bne.n	8015f70 <quorem+0x9c>
 8015fdc:	3c01      	subs	r4, #1
 8015fde:	e7c4      	b.n	8015f6a <quorem+0x96>
 8015fe0:	6812      	ldr	r2, [r2, #0]
 8015fe2:	3b04      	subs	r3, #4
 8015fe4:	2a00      	cmp	r2, #0
 8015fe6:	d1ef      	bne.n	8015fc8 <quorem+0xf4>
 8015fe8:	3c01      	subs	r4, #1
 8015fea:	e7ea      	b.n	8015fc2 <quorem+0xee>
 8015fec:	2000      	movs	r0, #0
 8015fee:	e7ee      	b.n	8015fce <quorem+0xfa>

08015ff0 <_dtoa_r>:
 8015ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ff4:	4616      	mov	r6, r2
 8015ff6:	461f      	mov	r7, r3
 8015ff8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8015ffa:	b095      	sub	sp, #84	; 0x54
 8015ffc:	4604      	mov	r4, r0
 8015ffe:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8016002:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8016006:	b93d      	cbnz	r5, 8016018 <_dtoa_r+0x28>
 8016008:	2010      	movs	r0, #16
 801600a:	f7ff f94f 	bl	80152ac <malloc>
 801600e:	6260      	str	r0, [r4, #36]	; 0x24
 8016010:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8016014:	6005      	str	r5, [r0, #0]
 8016016:	60c5      	str	r5, [r0, #12]
 8016018:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801601a:	6819      	ldr	r1, [r3, #0]
 801601c:	b151      	cbz	r1, 8016034 <_dtoa_r+0x44>
 801601e:	685a      	ldr	r2, [r3, #4]
 8016020:	2301      	movs	r3, #1
 8016022:	4093      	lsls	r3, r2
 8016024:	604a      	str	r2, [r1, #4]
 8016026:	608b      	str	r3, [r1, #8]
 8016028:	4620      	mov	r0, r4
 801602a:	f000 fec7 	bl	8016dbc <_Bfree>
 801602e:	2200      	movs	r2, #0
 8016030:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016032:	601a      	str	r2, [r3, #0]
 8016034:	1e3b      	subs	r3, r7, #0
 8016036:	bfaf      	iteee	ge
 8016038:	2300      	movge	r3, #0
 801603a:	2201      	movlt	r2, #1
 801603c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8016040:	9303      	strlt	r3, [sp, #12]
 8016042:	bfac      	ite	ge
 8016044:	f8c8 3000 	strge.w	r3, [r8]
 8016048:	f8c8 2000 	strlt.w	r2, [r8]
 801604c:	4bae      	ldr	r3, [pc, #696]	; (8016308 <_dtoa_r+0x318>)
 801604e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8016052:	ea33 0308 	bics.w	r3, r3, r8
 8016056:	d11b      	bne.n	8016090 <_dtoa_r+0xa0>
 8016058:	f242 730f 	movw	r3, #9999	; 0x270f
 801605c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801605e:	6013      	str	r3, [r2, #0]
 8016060:	9b02      	ldr	r3, [sp, #8]
 8016062:	b923      	cbnz	r3, 801606e <_dtoa_r+0x7e>
 8016064:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8016068:	2800      	cmp	r0, #0
 801606a:	f000 8545 	beq.w	8016af8 <_dtoa_r+0xb08>
 801606e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8016070:	b953      	cbnz	r3, 8016088 <_dtoa_r+0x98>
 8016072:	4ba6      	ldr	r3, [pc, #664]	; (801630c <_dtoa_r+0x31c>)
 8016074:	e021      	b.n	80160ba <_dtoa_r+0xca>
 8016076:	4ba6      	ldr	r3, [pc, #664]	; (8016310 <_dtoa_r+0x320>)
 8016078:	9306      	str	r3, [sp, #24]
 801607a:	3308      	adds	r3, #8
 801607c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 801607e:	6013      	str	r3, [r2, #0]
 8016080:	9806      	ldr	r0, [sp, #24]
 8016082:	b015      	add	sp, #84	; 0x54
 8016084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016088:	4ba0      	ldr	r3, [pc, #640]	; (801630c <_dtoa_r+0x31c>)
 801608a:	9306      	str	r3, [sp, #24]
 801608c:	3303      	adds	r3, #3
 801608e:	e7f5      	b.n	801607c <_dtoa_r+0x8c>
 8016090:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8016094:	2200      	movs	r2, #0
 8016096:	2300      	movs	r3, #0
 8016098:	4630      	mov	r0, r6
 801609a:	4639      	mov	r1, r7
 801609c:	f7ea fcc0 	bl	8000a20 <__aeabi_dcmpeq>
 80160a0:	4682      	mov	sl, r0
 80160a2:	b160      	cbz	r0, 80160be <_dtoa_r+0xce>
 80160a4:	2301      	movs	r3, #1
 80160a6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80160a8:	6013      	str	r3, [r2, #0]
 80160aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80160ac:	2b00      	cmp	r3, #0
 80160ae:	f000 8520 	beq.w	8016af2 <_dtoa_r+0xb02>
 80160b2:	4b98      	ldr	r3, [pc, #608]	; (8016314 <_dtoa_r+0x324>)
 80160b4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80160b6:	6013      	str	r3, [r2, #0]
 80160b8:	3b01      	subs	r3, #1
 80160ba:	9306      	str	r3, [sp, #24]
 80160bc:	e7e0      	b.n	8016080 <_dtoa_r+0x90>
 80160be:	ab12      	add	r3, sp, #72	; 0x48
 80160c0:	9301      	str	r3, [sp, #4]
 80160c2:	ab13      	add	r3, sp, #76	; 0x4c
 80160c4:	9300      	str	r3, [sp, #0]
 80160c6:	4632      	mov	r2, r6
 80160c8:	463b      	mov	r3, r7
 80160ca:	4620      	mov	r0, r4
 80160cc:	f001 f8ce 	bl	801726c <__d2b>
 80160d0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80160d4:	4683      	mov	fp, r0
 80160d6:	2d00      	cmp	r5, #0
 80160d8:	d07d      	beq.n	80161d6 <_dtoa_r+0x1e6>
 80160da:	46b0      	mov	r8, r6
 80160dc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80160e0:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 80160e4:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 80160e8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80160ec:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 80160f0:	2200      	movs	r2, #0
 80160f2:	4b89      	ldr	r3, [pc, #548]	; (8016318 <_dtoa_r+0x328>)
 80160f4:	4640      	mov	r0, r8
 80160f6:	4649      	mov	r1, r9
 80160f8:	f7ea f872 	bl	80001e0 <__aeabi_dsub>
 80160fc:	a37c      	add	r3, pc, #496	; (adr r3, 80162f0 <_dtoa_r+0x300>)
 80160fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016102:	f7ea fa25 	bl	8000550 <__aeabi_dmul>
 8016106:	a37c      	add	r3, pc, #496	; (adr r3, 80162f8 <_dtoa_r+0x308>)
 8016108:	e9d3 2300 	ldrd	r2, r3, [r3]
 801610c:	f7ea f86a 	bl	80001e4 <__adddf3>
 8016110:	4606      	mov	r6, r0
 8016112:	4628      	mov	r0, r5
 8016114:	460f      	mov	r7, r1
 8016116:	f7ea f9b1 	bl	800047c <__aeabi_i2d>
 801611a:	a379      	add	r3, pc, #484	; (adr r3, 8016300 <_dtoa_r+0x310>)
 801611c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016120:	f7ea fa16 	bl	8000550 <__aeabi_dmul>
 8016124:	4602      	mov	r2, r0
 8016126:	460b      	mov	r3, r1
 8016128:	4630      	mov	r0, r6
 801612a:	4639      	mov	r1, r7
 801612c:	f7ea f85a 	bl	80001e4 <__adddf3>
 8016130:	4606      	mov	r6, r0
 8016132:	460f      	mov	r7, r1
 8016134:	f7ea fcbc 	bl	8000ab0 <__aeabi_d2iz>
 8016138:	2200      	movs	r2, #0
 801613a:	4682      	mov	sl, r0
 801613c:	2300      	movs	r3, #0
 801613e:	4630      	mov	r0, r6
 8016140:	4639      	mov	r1, r7
 8016142:	f7ea fc77 	bl	8000a34 <__aeabi_dcmplt>
 8016146:	b148      	cbz	r0, 801615c <_dtoa_r+0x16c>
 8016148:	4650      	mov	r0, sl
 801614a:	f7ea f997 	bl	800047c <__aeabi_i2d>
 801614e:	4632      	mov	r2, r6
 8016150:	463b      	mov	r3, r7
 8016152:	f7ea fc65 	bl	8000a20 <__aeabi_dcmpeq>
 8016156:	b908      	cbnz	r0, 801615c <_dtoa_r+0x16c>
 8016158:	f10a 3aff 	add.w	sl, sl, #4294967295
 801615c:	f1ba 0f16 	cmp.w	sl, #22
 8016160:	d85a      	bhi.n	8016218 <_dtoa_r+0x228>
 8016162:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016166:	496d      	ldr	r1, [pc, #436]	; (801631c <_dtoa_r+0x32c>)
 8016168:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 801616c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016170:	f7ea fc7e 	bl	8000a70 <__aeabi_dcmpgt>
 8016174:	2800      	cmp	r0, #0
 8016176:	d051      	beq.n	801621c <_dtoa_r+0x22c>
 8016178:	2300      	movs	r3, #0
 801617a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801617e:	930d      	str	r3, [sp, #52]	; 0x34
 8016180:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8016182:	1b5d      	subs	r5, r3, r5
 8016184:	1e6b      	subs	r3, r5, #1
 8016186:	9307      	str	r3, [sp, #28]
 8016188:	bf43      	ittte	mi
 801618a:	2300      	movmi	r3, #0
 801618c:	f1c5 0901 	rsbmi	r9, r5, #1
 8016190:	9307      	strmi	r3, [sp, #28]
 8016192:	f04f 0900 	movpl.w	r9, #0
 8016196:	f1ba 0f00 	cmp.w	sl, #0
 801619a:	db41      	blt.n	8016220 <_dtoa_r+0x230>
 801619c:	9b07      	ldr	r3, [sp, #28]
 801619e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80161a2:	4453      	add	r3, sl
 80161a4:	9307      	str	r3, [sp, #28]
 80161a6:	2300      	movs	r3, #0
 80161a8:	9308      	str	r3, [sp, #32]
 80161aa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80161ac:	2b09      	cmp	r3, #9
 80161ae:	f200 808f 	bhi.w	80162d0 <_dtoa_r+0x2e0>
 80161b2:	2b05      	cmp	r3, #5
 80161b4:	bfc4      	itt	gt
 80161b6:	3b04      	subgt	r3, #4
 80161b8:	931e      	strgt	r3, [sp, #120]	; 0x78
 80161ba:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80161bc:	bfc8      	it	gt
 80161be:	2500      	movgt	r5, #0
 80161c0:	f1a3 0302 	sub.w	r3, r3, #2
 80161c4:	bfd8      	it	le
 80161c6:	2501      	movle	r5, #1
 80161c8:	2b03      	cmp	r3, #3
 80161ca:	f200 808d 	bhi.w	80162e8 <_dtoa_r+0x2f8>
 80161ce:	e8df f003 	tbb	[pc, r3]
 80161d2:	7d7b      	.short	0x7d7b
 80161d4:	6f2f      	.short	0x6f2f
 80161d6:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80161da:	441d      	add	r5, r3
 80161dc:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80161e0:	2820      	cmp	r0, #32
 80161e2:	dd13      	ble.n	801620c <_dtoa_r+0x21c>
 80161e4:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80161e8:	9b02      	ldr	r3, [sp, #8]
 80161ea:	fa08 f800 	lsl.w	r8, r8, r0
 80161ee:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80161f2:	fa23 f000 	lsr.w	r0, r3, r0
 80161f6:	ea48 0000 	orr.w	r0, r8, r0
 80161fa:	f7ea f92f 	bl	800045c <__aeabi_ui2d>
 80161fe:	2301      	movs	r3, #1
 8016200:	4680      	mov	r8, r0
 8016202:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8016206:	3d01      	subs	r5, #1
 8016208:	9310      	str	r3, [sp, #64]	; 0x40
 801620a:	e771      	b.n	80160f0 <_dtoa_r+0x100>
 801620c:	9b02      	ldr	r3, [sp, #8]
 801620e:	f1c0 0020 	rsb	r0, r0, #32
 8016212:	fa03 f000 	lsl.w	r0, r3, r0
 8016216:	e7f0      	b.n	80161fa <_dtoa_r+0x20a>
 8016218:	2301      	movs	r3, #1
 801621a:	e7b0      	b.n	801617e <_dtoa_r+0x18e>
 801621c:	900d      	str	r0, [sp, #52]	; 0x34
 801621e:	e7af      	b.n	8016180 <_dtoa_r+0x190>
 8016220:	f1ca 0300 	rsb	r3, sl, #0
 8016224:	9308      	str	r3, [sp, #32]
 8016226:	2300      	movs	r3, #0
 8016228:	eba9 090a 	sub.w	r9, r9, sl
 801622c:	930c      	str	r3, [sp, #48]	; 0x30
 801622e:	e7bc      	b.n	80161aa <_dtoa_r+0x1ba>
 8016230:	2301      	movs	r3, #1
 8016232:	9309      	str	r3, [sp, #36]	; 0x24
 8016234:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8016236:	2b00      	cmp	r3, #0
 8016238:	dd74      	ble.n	8016324 <_dtoa_r+0x334>
 801623a:	4698      	mov	r8, r3
 801623c:	9304      	str	r3, [sp, #16]
 801623e:	2200      	movs	r2, #0
 8016240:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8016242:	6072      	str	r2, [r6, #4]
 8016244:	2204      	movs	r2, #4
 8016246:	f102 0014 	add.w	r0, r2, #20
 801624a:	4298      	cmp	r0, r3
 801624c:	6871      	ldr	r1, [r6, #4]
 801624e:	d96e      	bls.n	801632e <_dtoa_r+0x33e>
 8016250:	4620      	mov	r0, r4
 8016252:	f000 fd7f 	bl	8016d54 <_Balloc>
 8016256:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016258:	6030      	str	r0, [r6, #0]
 801625a:	681b      	ldr	r3, [r3, #0]
 801625c:	f1b8 0f0e 	cmp.w	r8, #14
 8016260:	9306      	str	r3, [sp, #24]
 8016262:	f200 80ed 	bhi.w	8016440 <_dtoa_r+0x450>
 8016266:	2d00      	cmp	r5, #0
 8016268:	f000 80ea 	beq.w	8016440 <_dtoa_r+0x450>
 801626c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016270:	f1ba 0f00 	cmp.w	sl, #0
 8016274:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8016278:	dd77      	ble.n	801636a <_dtoa_r+0x37a>
 801627a:	4a28      	ldr	r2, [pc, #160]	; (801631c <_dtoa_r+0x32c>)
 801627c:	f00a 030f 	and.w	r3, sl, #15
 8016280:	ea4f 162a 	mov.w	r6, sl, asr #4
 8016284:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8016288:	06f0      	lsls	r0, r6, #27
 801628a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801628e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8016292:	d568      	bpl.n	8016366 <_dtoa_r+0x376>
 8016294:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8016298:	4b21      	ldr	r3, [pc, #132]	; (8016320 <_dtoa_r+0x330>)
 801629a:	2503      	movs	r5, #3
 801629c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80162a0:	f7ea fa80 	bl	80007a4 <__aeabi_ddiv>
 80162a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80162a8:	f006 060f 	and.w	r6, r6, #15
 80162ac:	4f1c      	ldr	r7, [pc, #112]	; (8016320 <_dtoa_r+0x330>)
 80162ae:	e04f      	b.n	8016350 <_dtoa_r+0x360>
 80162b0:	2301      	movs	r3, #1
 80162b2:	9309      	str	r3, [sp, #36]	; 0x24
 80162b4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80162b6:	4453      	add	r3, sl
 80162b8:	f103 0801 	add.w	r8, r3, #1
 80162bc:	9304      	str	r3, [sp, #16]
 80162be:	4643      	mov	r3, r8
 80162c0:	2b01      	cmp	r3, #1
 80162c2:	bfb8      	it	lt
 80162c4:	2301      	movlt	r3, #1
 80162c6:	e7ba      	b.n	801623e <_dtoa_r+0x24e>
 80162c8:	2300      	movs	r3, #0
 80162ca:	e7b2      	b.n	8016232 <_dtoa_r+0x242>
 80162cc:	2300      	movs	r3, #0
 80162ce:	e7f0      	b.n	80162b2 <_dtoa_r+0x2c2>
 80162d0:	2501      	movs	r5, #1
 80162d2:	2300      	movs	r3, #0
 80162d4:	9509      	str	r5, [sp, #36]	; 0x24
 80162d6:	931e      	str	r3, [sp, #120]	; 0x78
 80162d8:	f04f 33ff 	mov.w	r3, #4294967295
 80162dc:	2200      	movs	r2, #0
 80162de:	9304      	str	r3, [sp, #16]
 80162e0:	4698      	mov	r8, r3
 80162e2:	2312      	movs	r3, #18
 80162e4:	921f      	str	r2, [sp, #124]	; 0x7c
 80162e6:	e7aa      	b.n	801623e <_dtoa_r+0x24e>
 80162e8:	2301      	movs	r3, #1
 80162ea:	9309      	str	r3, [sp, #36]	; 0x24
 80162ec:	e7f4      	b.n	80162d8 <_dtoa_r+0x2e8>
 80162ee:	bf00      	nop
 80162f0:	636f4361 	.word	0x636f4361
 80162f4:	3fd287a7 	.word	0x3fd287a7
 80162f8:	8b60c8b3 	.word	0x8b60c8b3
 80162fc:	3fc68a28 	.word	0x3fc68a28
 8016300:	509f79fb 	.word	0x509f79fb
 8016304:	3fd34413 	.word	0x3fd34413
 8016308:	7ff00000 	.word	0x7ff00000
 801630c:	08019221 	.word	0x08019221
 8016310:	08019218 	.word	0x08019218
 8016314:	080191f5 	.word	0x080191f5
 8016318:	3ff80000 	.word	0x3ff80000
 801631c:	080192c0 	.word	0x080192c0
 8016320:	08019298 	.word	0x08019298
 8016324:	2301      	movs	r3, #1
 8016326:	9304      	str	r3, [sp, #16]
 8016328:	4698      	mov	r8, r3
 801632a:	461a      	mov	r2, r3
 801632c:	e7da      	b.n	80162e4 <_dtoa_r+0x2f4>
 801632e:	3101      	adds	r1, #1
 8016330:	6071      	str	r1, [r6, #4]
 8016332:	0052      	lsls	r2, r2, #1
 8016334:	e787      	b.n	8016246 <_dtoa_r+0x256>
 8016336:	07f1      	lsls	r1, r6, #31
 8016338:	d508      	bpl.n	801634c <_dtoa_r+0x35c>
 801633a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801633e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016342:	f7ea f905 	bl	8000550 <__aeabi_dmul>
 8016346:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801634a:	3501      	adds	r5, #1
 801634c:	1076      	asrs	r6, r6, #1
 801634e:	3708      	adds	r7, #8
 8016350:	2e00      	cmp	r6, #0
 8016352:	d1f0      	bne.n	8016336 <_dtoa_r+0x346>
 8016354:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8016358:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801635c:	f7ea fa22 	bl	80007a4 <__aeabi_ddiv>
 8016360:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016364:	e01b      	b.n	801639e <_dtoa_r+0x3ae>
 8016366:	2502      	movs	r5, #2
 8016368:	e7a0      	b.n	80162ac <_dtoa_r+0x2bc>
 801636a:	f000 80a4 	beq.w	80164b6 <_dtoa_r+0x4c6>
 801636e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8016372:	f1ca 0600 	rsb	r6, sl, #0
 8016376:	4ba0      	ldr	r3, [pc, #640]	; (80165f8 <_dtoa_r+0x608>)
 8016378:	f006 020f 	and.w	r2, r6, #15
 801637c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016384:	f7ea f8e4 	bl	8000550 <__aeabi_dmul>
 8016388:	2502      	movs	r5, #2
 801638a:	2300      	movs	r3, #0
 801638c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016390:	4f9a      	ldr	r7, [pc, #616]	; (80165fc <_dtoa_r+0x60c>)
 8016392:	1136      	asrs	r6, r6, #4
 8016394:	2e00      	cmp	r6, #0
 8016396:	f040 8083 	bne.w	80164a0 <_dtoa_r+0x4b0>
 801639a:	2b00      	cmp	r3, #0
 801639c:	d1e0      	bne.n	8016360 <_dtoa_r+0x370>
 801639e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80163a0:	2b00      	cmp	r3, #0
 80163a2:	f000 808a 	beq.w	80164ba <_dtoa_r+0x4ca>
 80163a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80163aa:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80163ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80163b2:	2200      	movs	r2, #0
 80163b4:	4b92      	ldr	r3, [pc, #584]	; (8016600 <_dtoa_r+0x610>)
 80163b6:	f7ea fb3d 	bl	8000a34 <__aeabi_dcmplt>
 80163ba:	2800      	cmp	r0, #0
 80163bc:	d07d      	beq.n	80164ba <_dtoa_r+0x4ca>
 80163be:	f1b8 0f00 	cmp.w	r8, #0
 80163c2:	d07a      	beq.n	80164ba <_dtoa_r+0x4ca>
 80163c4:	9b04      	ldr	r3, [sp, #16]
 80163c6:	2b00      	cmp	r3, #0
 80163c8:	dd36      	ble.n	8016438 <_dtoa_r+0x448>
 80163ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80163ce:	2200      	movs	r2, #0
 80163d0:	4b8c      	ldr	r3, [pc, #560]	; (8016604 <_dtoa_r+0x614>)
 80163d2:	f7ea f8bd 	bl	8000550 <__aeabi_dmul>
 80163d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80163da:	9e04      	ldr	r6, [sp, #16]
 80163dc:	f10a 37ff 	add.w	r7, sl, #4294967295
 80163e0:	3501      	adds	r5, #1
 80163e2:	4628      	mov	r0, r5
 80163e4:	f7ea f84a 	bl	800047c <__aeabi_i2d>
 80163e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80163ec:	f7ea f8b0 	bl	8000550 <__aeabi_dmul>
 80163f0:	2200      	movs	r2, #0
 80163f2:	4b85      	ldr	r3, [pc, #532]	; (8016608 <_dtoa_r+0x618>)
 80163f4:	f7e9 fef6 	bl	80001e4 <__adddf3>
 80163f8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 80163fc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8016400:	950b      	str	r5, [sp, #44]	; 0x2c
 8016402:	2e00      	cmp	r6, #0
 8016404:	d15c      	bne.n	80164c0 <_dtoa_r+0x4d0>
 8016406:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801640a:	2200      	movs	r2, #0
 801640c:	4b7f      	ldr	r3, [pc, #508]	; (801660c <_dtoa_r+0x61c>)
 801640e:	f7e9 fee7 	bl	80001e0 <__aeabi_dsub>
 8016412:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8016414:	462b      	mov	r3, r5
 8016416:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801641a:	f7ea fb29 	bl	8000a70 <__aeabi_dcmpgt>
 801641e:	2800      	cmp	r0, #0
 8016420:	f040 8281 	bne.w	8016926 <_dtoa_r+0x936>
 8016424:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016428:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801642a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 801642e:	f7ea fb01 	bl	8000a34 <__aeabi_dcmplt>
 8016432:	2800      	cmp	r0, #0
 8016434:	f040 8275 	bne.w	8016922 <_dtoa_r+0x932>
 8016438:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801643c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8016440:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8016442:	2b00      	cmp	r3, #0
 8016444:	f2c0 814b 	blt.w	80166de <_dtoa_r+0x6ee>
 8016448:	f1ba 0f0e 	cmp.w	sl, #14
 801644c:	f300 8147 	bgt.w	80166de <_dtoa_r+0x6ee>
 8016450:	4b69      	ldr	r3, [pc, #420]	; (80165f8 <_dtoa_r+0x608>)
 8016452:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8016456:	e9d3 2300 	ldrd	r2, r3, [r3]
 801645a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801645e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8016460:	2b00      	cmp	r3, #0
 8016462:	f280 80d7 	bge.w	8016614 <_dtoa_r+0x624>
 8016466:	f1b8 0f00 	cmp.w	r8, #0
 801646a:	f300 80d3 	bgt.w	8016614 <_dtoa_r+0x624>
 801646e:	f040 8257 	bne.w	8016920 <_dtoa_r+0x930>
 8016472:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016476:	2200      	movs	r2, #0
 8016478:	4b64      	ldr	r3, [pc, #400]	; (801660c <_dtoa_r+0x61c>)
 801647a:	f7ea f869 	bl	8000550 <__aeabi_dmul>
 801647e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016482:	f7ea faeb 	bl	8000a5c <__aeabi_dcmpge>
 8016486:	4646      	mov	r6, r8
 8016488:	4647      	mov	r7, r8
 801648a:	2800      	cmp	r0, #0
 801648c:	f040 822d 	bne.w	80168ea <_dtoa_r+0x8fa>
 8016490:	9b06      	ldr	r3, [sp, #24]
 8016492:	9a06      	ldr	r2, [sp, #24]
 8016494:	1c5d      	adds	r5, r3, #1
 8016496:	2331      	movs	r3, #49	; 0x31
 8016498:	f10a 0a01 	add.w	sl, sl, #1
 801649c:	7013      	strb	r3, [r2, #0]
 801649e:	e228      	b.n	80168f2 <_dtoa_r+0x902>
 80164a0:	07f2      	lsls	r2, r6, #31
 80164a2:	d505      	bpl.n	80164b0 <_dtoa_r+0x4c0>
 80164a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80164a8:	f7ea f852 	bl	8000550 <__aeabi_dmul>
 80164ac:	2301      	movs	r3, #1
 80164ae:	3501      	adds	r5, #1
 80164b0:	1076      	asrs	r6, r6, #1
 80164b2:	3708      	adds	r7, #8
 80164b4:	e76e      	b.n	8016394 <_dtoa_r+0x3a4>
 80164b6:	2502      	movs	r5, #2
 80164b8:	e771      	b.n	801639e <_dtoa_r+0x3ae>
 80164ba:	4657      	mov	r7, sl
 80164bc:	4646      	mov	r6, r8
 80164be:	e790      	b.n	80163e2 <_dtoa_r+0x3f2>
 80164c0:	4b4d      	ldr	r3, [pc, #308]	; (80165f8 <_dtoa_r+0x608>)
 80164c2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80164c6:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80164ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80164cc:	2b00      	cmp	r3, #0
 80164ce:	d048      	beq.n	8016562 <_dtoa_r+0x572>
 80164d0:	4602      	mov	r2, r0
 80164d2:	460b      	mov	r3, r1
 80164d4:	2000      	movs	r0, #0
 80164d6:	494e      	ldr	r1, [pc, #312]	; (8016610 <_dtoa_r+0x620>)
 80164d8:	f7ea f964 	bl	80007a4 <__aeabi_ddiv>
 80164dc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80164e0:	f7e9 fe7e 	bl	80001e0 <__aeabi_dsub>
 80164e4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80164e8:	9d06      	ldr	r5, [sp, #24]
 80164ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80164ee:	f7ea fadf 	bl	8000ab0 <__aeabi_d2iz>
 80164f2:	9011      	str	r0, [sp, #68]	; 0x44
 80164f4:	f7e9 ffc2 	bl	800047c <__aeabi_i2d>
 80164f8:	4602      	mov	r2, r0
 80164fa:	460b      	mov	r3, r1
 80164fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016500:	f7e9 fe6e 	bl	80001e0 <__aeabi_dsub>
 8016504:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8016506:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801650a:	3330      	adds	r3, #48	; 0x30
 801650c:	f805 3b01 	strb.w	r3, [r5], #1
 8016510:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8016514:	f7ea fa8e 	bl	8000a34 <__aeabi_dcmplt>
 8016518:	2800      	cmp	r0, #0
 801651a:	d163      	bne.n	80165e4 <_dtoa_r+0x5f4>
 801651c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016520:	2000      	movs	r0, #0
 8016522:	4937      	ldr	r1, [pc, #220]	; (8016600 <_dtoa_r+0x610>)
 8016524:	f7e9 fe5c 	bl	80001e0 <__aeabi_dsub>
 8016528:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801652c:	f7ea fa82 	bl	8000a34 <__aeabi_dcmplt>
 8016530:	2800      	cmp	r0, #0
 8016532:	f040 80b5 	bne.w	80166a0 <_dtoa_r+0x6b0>
 8016536:	9b06      	ldr	r3, [sp, #24]
 8016538:	1aeb      	subs	r3, r5, r3
 801653a:	429e      	cmp	r6, r3
 801653c:	f77f af7c 	ble.w	8016438 <_dtoa_r+0x448>
 8016540:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016544:	2200      	movs	r2, #0
 8016546:	4b2f      	ldr	r3, [pc, #188]	; (8016604 <_dtoa_r+0x614>)
 8016548:	f7ea f802 	bl	8000550 <__aeabi_dmul>
 801654c:	2200      	movs	r2, #0
 801654e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8016552:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016556:	4b2b      	ldr	r3, [pc, #172]	; (8016604 <_dtoa_r+0x614>)
 8016558:	f7e9 fffa 	bl	8000550 <__aeabi_dmul>
 801655c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016560:	e7c3      	b.n	80164ea <_dtoa_r+0x4fa>
 8016562:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8016566:	f7e9 fff3 	bl	8000550 <__aeabi_dmul>
 801656a:	9b06      	ldr	r3, [sp, #24]
 801656c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8016570:	199d      	adds	r5, r3, r6
 8016572:	461e      	mov	r6, r3
 8016574:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016578:	f7ea fa9a 	bl	8000ab0 <__aeabi_d2iz>
 801657c:	9011      	str	r0, [sp, #68]	; 0x44
 801657e:	f7e9 ff7d 	bl	800047c <__aeabi_i2d>
 8016582:	4602      	mov	r2, r0
 8016584:	460b      	mov	r3, r1
 8016586:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801658a:	f7e9 fe29 	bl	80001e0 <__aeabi_dsub>
 801658e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8016590:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016594:	3330      	adds	r3, #48	; 0x30
 8016596:	f806 3b01 	strb.w	r3, [r6], #1
 801659a:	42ae      	cmp	r6, r5
 801659c:	f04f 0200 	mov.w	r2, #0
 80165a0:	d124      	bne.n	80165ec <_dtoa_r+0x5fc>
 80165a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80165a6:	4b1a      	ldr	r3, [pc, #104]	; (8016610 <_dtoa_r+0x620>)
 80165a8:	f7e9 fe1c 	bl	80001e4 <__adddf3>
 80165ac:	4602      	mov	r2, r0
 80165ae:	460b      	mov	r3, r1
 80165b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80165b4:	f7ea fa5c 	bl	8000a70 <__aeabi_dcmpgt>
 80165b8:	2800      	cmp	r0, #0
 80165ba:	d171      	bne.n	80166a0 <_dtoa_r+0x6b0>
 80165bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80165c0:	2000      	movs	r0, #0
 80165c2:	4913      	ldr	r1, [pc, #76]	; (8016610 <_dtoa_r+0x620>)
 80165c4:	f7e9 fe0c 	bl	80001e0 <__aeabi_dsub>
 80165c8:	4602      	mov	r2, r0
 80165ca:	460b      	mov	r3, r1
 80165cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80165d0:	f7ea fa30 	bl	8000a34 <__aeabi_dcmplt>
 80165d4:	2800      	cmp	r0, #0
 80165d6:	f43f af2f 	beq.w	8016438 <_dtoa_r+0x448>
 80165da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80165de:	1e6a      	subs	r2, r5, #1
 80165e0:	2b30      	cmp	r3, #48	; 0x30
 80165e2:	d001      	beq.n	80165e8 <_dtoa_r+0x5f8>
 80165e4:	46ba      	mov	sl, r7
 80165e6:	e04a      	b.n	801667e <_dtoa_r+0x68e>
 80165e8:	4615      	mov	r5, r2
 80165ea:	e7f6      	b.n	80165da <_dtoa_r+0x5ea>
 80165ec:	4b05      	ldr	r3, [pc, #20]	; (8016604 <_dtoa_r+0x614>)
 80165ee:	f7e9 ffaf 	bl	8000550 <__aeabi_dmul>
 80165f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80165f6:	e7bd      	b.n	8016574 <_dtoa_r+0x584>
 80165f8:	080192c0 	.word	0x080192c0
 80165fc:	08019298 	.word	0x08019298
 8016600:	3ff00000 	.word	0x3ff00000
 8016604:	40240000 	.word	0x40240000
 8016608:	401c0000 	.word	0x401c0000
 801660c:	40140000 	.word	0x40140000
 8016610:	3fe00000 	.word	0x3fe00000
 8016614:	9d06      	ldr	r5, [sp, #24]
 8016616:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801661a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801661e:	4630      	mov	r0, r6
 8016620:	4639      	mov	r1, r7
 8016622:	f7ea f8bf 	bl	80007a4 <__aeabi_ddiv>
 8016626:	f7ea fa43 	bl	8000ab0 <__aeabi_d2iz>
 801662a:	4681      	mov	r9, r0
 801662c:	f7e9 ff26 	bl	800047c <__aeabi_i2d>
 8016630:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016634:	f7e9 ff8c 	bl	8000550 <__aeabi_dmul>
 8016638:	4602      	mov	r2, r0
 801663a:	460b      	mov	r3, r1
 801663c:	4630      	mov	r0, r6
 801663e:	4639      	mov	r1, r7
 8016640:	f7e9 fdce 	bl	80001e0 <__aeabi_dsub>
 8016644:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8016648:	f805 6b01 	strb.w	r6, [r5], #1
 801664c:	9e06      	ldr	r6, [sp, #24]
 801664e:	4602      	mov	r2, r0
 8016650:	1bae      	subs	r6, r5, r6
 8016652:	45b0      	cmp	r8, r6
 8016654:	460b      	mov	r3, r1
 8016656:	d135      	bne.n	80166c4 <_dtoa_r+0x6d4>
 8016658:	f7e9 fdc4 	bl	80001e4 <__adddf3>
 801665c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016660:	4606      	mov	r6, r0
 8016662:	460f      	mov	r7, r1
 8016664:	f7ea fa04 	bl	8000a70 <__aeabi_dcmpgt>
 8016668:	b9c8      	cbnz	r0, 801669e <_dtoa_r+0x6ae>
 801666a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801666e:	4630      	mov	r0, r6
 8016670:	4639      	mov	r1, r7
 8016672:	f7ea f9d5 	bl	8000a20 <__aeabi_dcmpeq>
 8016676:	b110      	cbz	r0, 801667e <_dtoa_r+0x68e>
 8016678:	f019 0f01 	tst.w	r9, #1
 801667c:	d10f      	bne.n	801669e <_dtoa_r+0x6ae>
 801667e:	4659      	mov	r1, fp
 8016680:	4620      	mov	r0, r4
 8016682:	f000 fb9b 	bl	8016dbc <_Bfree>
 8016686:	2300      	movs	r3, #0
 8016688:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801668a:	702b      	strb	r3, [r5, #0]
 801668c:	f10a 0301 	add.w	r3, sl, #1
 8016690:	6013      	str	r3, [r2, #0]
 8016692:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8016694:	2b00      	cmp	r3, #0
 8016696:	f43f acf3 	beq.w	8016080 <_dtoa_r+0x90>
 801669a:	601d      	str	r5, [r3, #0]
 801669c:	e4f0      	b.n	8016080 <_dtoa_r+0x90>
 801669e:	4657      	mov	r7, sl
 80166a0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80166a4:	1e6b      	subs	r3, r5, #1
 80166a6:	2a39      	cmp	r2, #57	; 0x39
 80166a8:	d106      	bne.n	80166b8 <_dtoa_r+0x6c8>
 80166aa:	9a06      	ldr	r2, [sp, #24]
 80166ac:	429a      	cmp	r2, r3
 80166ae:	d107      	bne.n	80166c0 <_dtoa_r+0x6d0>
 80166b0:	2330      	movs	r3, #48	; 0x30
 80166b2:	7013      	strb	r3, [r2, #0]
 80166b4:	4613      	mov	r3, r2
 80166b6:	3701      	adds	r7, #1
 80166b8:	781a      	ldrb	r2, [r3, #0]
 80166ba:	3201      	adds	r2, #1
 80166bc:	701a      	strb	r2, [r3, #0]
 80166be:	e791      	b.n	80165e4 <_dtoa_r+0x5f4>
 80166c0:	461d      	mov	r5, r3
 80166c2:	e7ed      	b.n	80166a0 <_dtoa_r+0x6b0>
 80166c4:	2200      	movs	r2, #0
 80166c6:	4b99      	ldr	r3, [pc, #612]	; (801692c <_dtoa_r+0x93c>)
 80166c8:	f7e9 ff42 	bl	8000550 <__aeabi_dmul>
 80166cc:	2200      	movs	r2, #0
 80166ce:	2300      	movs	r3, #0
 80166d0:	4606      	mov	r6, r0
 80166d2:	460f      	mov	r7, r1
 80166d4:	f7ea f9a4 	bl	8000a20 <__aeabi_dcmpeq>
 80166d8:	2800      	cmp	r0, #0
 80166da:	d09e      	beq.n	801661a <_dtoa_r+0x62a>
 80166dc:	e7cf      	b.n	801667e <_dtoa_r+0x68e>
 80166de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80166e0:	2a00      	cmp	r2, #0
 80166e2:	f000 8088 	beq.w	80167f6 <_dtoa_r+0x806>
 80166e6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80166e8:	2a01      	cmp	r2, #1
 80166ea:	dc6d      	bgt.n	80167c8 <_dtoa_r+0x7d8>
 80166ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80166ee:	2a00      	cmp	r2, #0
 80166f0:	d066      	beq.n	80167c0 <_dtoa_r+0x7d0>
 80166f2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80166f6:	464d      	mov	r5, r9
 80166f8:	9e08      	ldr	r6, [sp, #32]
 80166fa:	9a07      	ldr	r2, [sp, #28]
 80166fc:	2101      	movs	r1, #1
 80166fe:	441a      	add	r2, r3
 8016700:	4620      	mov	r0, r4
 8016702:	4499      	add	r9, r3
 8016704:	9207      	str	r2, [sp, #28]
 8016706:	f000 fbf9 	bl	8016efc <__i2b>
 801670a:	4607      	mov	r7, r0
 801670c:	2d00      	cmp	r5, #0
 801670e:	dd0b      	ble.n	8016728 <_dtoa_r+0x738>
 8016710:	9b07      	ldr	r3, [sp, #28]
 8016712:	2b00      	cmp	r3, #0
 8016714:	dd08      	ble.n	8016728 <_dtoa_r+0x738>
 8016716:	42ab      	cmp	r3, r5
 8016718:	bfa8      	it	ge
 801671a:	462b      	movge	r3, r5
 801671c:	9a07      	ldr	r2, [sp, #28]
 801671e:	eba9 0903 	sub.w	r9, r9, r3
 8016722:	1aed      	subs	r5, r5, r3
 8016724:	1ad3      	subs	r3, r2, r3
 8016726:	9307      	str	r3, [sp, #28]
 8016728:	9b08      	ldr	r3, [sp, #32]
 801672a:	b1eb      	cbz	r3, 8016768 <_dtoa_r+0x778>
 801672c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801672e:	2b00      	cmp	r3, #0
 8016730:	d065      	beq.n	80167fe <_dtoa_r+0x80e>
 8016732:	b18e      	cbz	r6, 8016758 <_dtoa_r+0x768>
 8016734:	4639      	mov	r1, r7
 8016736:	4632      	mov	r2, r6
 8016738:	4620      	mov	r0, r4
 801673a:	f000 fc7d 	bl	8017038 <__pow5mult>
 801673e:	465a      	mov	r2, fp
 8016740:	4601      	mov	r1, r0
 8016742:	4607      	mov	r7, r0
 8016744:	4620      	mov	r0, r4
 8016746:	f000 fbe2 	bl	8016f0e <__multiply>
 801674a:	4659      	mov	r1, fp
 801674c:	900a      	str	r0, [sp, #40]	; 0x28
 801674e:	4620      	mov	r0, r4
 8016750:	f000 fb34 	bl	8016dbc <_Bfree>
 8016754:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016756:	469b      	mov	fp, r3
 8016758:	9b08      	ldr	r3, [sp, #32]
 801675a:	1b9a      	subs	r2, r3, r6
 801675c:	d004      	beq.n	8016768 <_dtoa_r+0x778>
 801675e:	4659      	mov	r1, fp
 8016760:	4620      	mov	r0, r4
 8016762:	f000 fc69 	bl	8017038 <__pow5mult>
 8016766:	4683      	mov	fp, r0
 8016768:	2101      	movs	r1, #1
 801676a:	4620      	mov	r0, r4
 801676c:	f000 fbc6 	bl	8016efc <__i2b>
 8016770:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016772:	4606      	mov	r6, r0
 8016774:	2b00      	cmp	r3, #0
 8016776:	f000 81c6 	beq.w	8016b06 <_dtoa_r+0xb16>
 801677a:	461a      	mov	r2, r3
 801677c:	4601      	mov	r1, r0
 801677e:	4620      	mov	r0, r4
 8016780:	f000 fc5a 	bl	8017038 <__pow5mult>
 8016784:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8016786:	4606      	mov	r6, r0
 8016788:	2b01      	cmp	r3, #1
 801678a:	dc3e      	bgt.n	801680a <_dtoa_r+0x81a>
 801678c:	9b02      	ldr	r3, [sp, #8]
 801678e:	2b00      	cmp	r3, #0
 8016790:	d137      	bne.n	8016802 <_dtoa_r+0x812>
 8016792:	9b03      	ldr	r3, [sp, #12]
 8016794:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016798:	2b00      	cmp	r3, #0
 801679a:	d134      	bne.n	8016806 <_dtoa_r+0x816>
 801679c:	9b03      	ldr	r3, [sp, #12]
 801679e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80167a2:	0d1b      	lsrs	r3, r3, #20
 80167a4:	051b      	lsls	r3, r3, #20
 80167a6:	b12b      	cbz	r3, 80167b4 <_dtoa_r+0x7c4>
 80167a8:	9b07      	ldr	r3, [sp, #28]
 80167aa:	f109 0901 	add.w	r9, r9, #1
 80167ae:	3301      	adds	r3, #1
 80167b0:	9307      	str	r3, [sp, #28]
 80167b2:	2301      	movs	r3, #1
 80167b4:	9308      	str	r3, [sp, #32]
 80167b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80167b8:	2b00      	cmp	r3, #0
 80167ba:	d128      	bne.n	801680e <_dtoa_r+0x81e>
 80167bc:	2001      	movs	r0, #1
 80167be:	e02e      	b.n	801681e <_dtoa_r+0x82e>
 80167c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80167c2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80167c6:	e796      	b.n	80166f6 <_dtoa_r+0x706>
 80167c8:	9b08      	ldr	r3, [sp, #32]
 80167ca:	f108 36ff 	add.w	r6, r8, #4294967295
 80167ce:	42b3      	cmp	r3, r6
 80167d0:	bfb7      	itett	lt
 80167d2:	9b08      	ldrlt	r3, [sp, #32]
 80167d4:	1b9e      	subge	r6, r3, r6
 80167d6:	1af2      	sublt	r2, r6, r3
 80167d8:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80167da:	bfbf      	itttt	lt
 80167dc:	9608      	strlt	r6, [sp, #32]
 80167de:	189b      	addlt	r3, r3, r2
 80167e0:	930c      	strlt	r3, [sp, #48]	; 0x30
 80167e2:	2600      	movlt	r6, #0
 80167e4:	f1b8 0f00 	cmp.w	r8, #0
 80167e8:	bfb9      	ittee	lt
 80167ea:	eba9 0508 	sublt.w	r5, r9, r8
 80167ee:	2300      	movlt	r3, #0
 80167f0:	464d      	movge	r5, r9
 80167f2:	4643      	movge	r3, r8
 80167f4:	e781      	b.n	80166fa <_dtoa_r+0x70a>
 80167f6:	9e08      	ldr	r6, [sp, #32]
 80167f8:	464d      	mov	r5, r9
 80167fa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80167fc:	e786      	b.n	801670c <_dtoa_r+0x71c>
 80167fe:	9a08      	ldr	r2, [sp, #32]
 8016800:	e7ad      	b.n	801675e <_dtoa_r+0x76e>
 8016802:	2300      	movs	r3, #0
 8016804:	e7d6      	b.n	80167b4 <_dtoa_r+0x7c4>
 8016806:	9b02      	ldr	r3, [sp, #8]
 8016808:	e7d4      	b.n	80167b4 <_dtoa_r+0x7c4>
 801680a:	2300      	movs	r3, #0
 801680c:	9308      	str	r3, [sp, #32]
 801680e:	6933      	ldr	r3, [r6, #16]
 8016810:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8016814:	6918      	ldr	r0, [r3, #16]
 8016816:	f000 fb23 	bl	8016e60 <__hi0bits>
 801681a:	f1c0 0020 	rsb	r0, r0, #32
 801681e:	9b07      	ldr	r3, [sp, #28]
 8016820:	4418      	add	r0, r3
 8016822:	f010 001f 	ands.w	r0, r0, #31
 8016826:	d047      	beq.n	80168b8 <_dtoa_r+0x8c8>
 8016828:	f1c0 0320 	rsb	r3, r0, #32
 801682c:	2b04      	cmp	r3, #4
 801682e:	dd3b      	ble.n	80168a8 <_dtoa_r+0x8b8>
 8016830:	9b07      	ldr	r3, [sp, #28]
 8016832:	f1c0 001c 	rsb	r0, r0, #28
 8016836:	4481      	add	r9, r0
 8016838:	4405      	add	r5, r0
 801683a:	4403      	add	r3, r0
 801683c:	9307      	str	r3, [sp, #28]
 801683e:	f1b9 0f00 	cmp.w	r9, #0
 8016842:	dd05      	ble.n	8016850 <_dtoa_r+0x860>
 8016844:	4659      	mov	r1, fp
 8016846:	464a      	mov	r2, r9
 8016848:	4620      	mov	r0, r4
 801684a:	f000 fc43 	bl	80170d4 <__lshift>
 801684e:	4683      	mov	fp, r0
 8016850:	9b07      	ldr	r3, [sp, #28]
 8016852:	2b00      	cmp	r3, #0
 8016854:	dd05      	ble.n	8016862 <_dtoa_r+0x872>
 8016856:	4631      	mov	r1, r6
 8016858:	461a      	mov	r2, r3
 801685a:	4620      	mov	r0, r4
 801685c:	f000 fc3a 	bl	80170d4 <__lshift>
 8016860:	4606      	mov	r6, r0
 8016862:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016864:	b353      	cbz	r3, 80168bc <_dtoa_r+0x8cc>
 8016866:	4631      	mov	r1, r6
 8016868:	4658      	mov	r0, fp
 801686a:	f000 fc87 	bl	801717c <__mcmp>
 801686e:	2800      	cmp	r0, #0
 8016870:	da24      	bge.n	80168bc <_dtoa_r+0x8cc>
 8016872:	2300      	movs	r3, #0
 8016874:	4659      	mov	r1, fp
 8016876:	220a      	movs	r2, #10
 8016878:	4620      	mov	r0, r4
 801687a:	f000 fab6 	bl	8016dea <__multadd>
 801687e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016880:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016884:	4683      	mov	fp, r0
 8016886:	2b00      	cmp	r3, #0
 8016888:	f000 8144 	beq.w	8016b14 <_dtoa_r+0xb24>
 801688c:	2300      	movs	r3, #0
 801688e:	4639      	mov	r1, r7
 8016890:	220a      	movs	r2, #10
 8016892:	4620      	mov	r0, r4
 8016894:	f000 faa9 	bl	8016dea <__multadd>
 8016898:	9b04      	ldr	r3, [sp, #16]
 801689a:	4607      	mov	r7, r0
 801689c:	2b00      	cmp	r3, #0
 801689e:	dc4d      	bgt.n	801693c <_dtoa_r+0x94c>
 80168a0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80168a2:	2b02      	cmp	r3, #2
 80168a4:	dd4a      	ble.n	801693c <_dtoa_r+0x94c>
 80168a6:	e011      	b.n	80168cc <_dtoa_r+0x8dc>
 80168a8:	d0c9      	beq.n	801683e <_dtoa_r+0x84e>
 80168aa:	9a07      	ldr	r2, [sp, #28]
 80168ac:	331c      	adds	r3, #28
 80168ae:	441a      	add	r2, r3
 80168b0:	4499      	add	r9, r3
 80168b2:	441d      	add	r5, r3
 80168b4:	4613      	mov	r3, r2
 80168b6:	e7c1      	b.n	801683c <_dtoa_r+0x84c>
 80168b8:	4603      	mov	r3, r0
 80168ba:	e7f6      	b.n	80168aa <_dtoa_r+0x8ba>
 80168bc:	f1b8 0f00 	cmp.w	r8, #0
 80168c0:	dc36      	bgt.n	8016930 <_dtoa_r+0x940>
 80168c2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80168c4:	2b02      	cmp	r3, #2
 80168c6:	dd33      	ble.n	8016930 <_dtoa_r+0x940>
 80168c8:	f8cd 8010 	str.w	r8, [sp, #16]
 80168cc:	9b04      	ldr	r3, [sp, #16]
 80168ce:	b963      	cbnz	r3, 80168ea <_dtoa_r+0x8fa>
 80168d0:	4631      	mov	r1, r6
 80168d2:	2205      	movs	r2, #5
 80168d4:	4620      	mov	r0, r4
 80168d6:	f000 fa88 	bl	8016dea <__multadd>
 80168da:	4601      	mov	r1, r0
 80168dc:	4606      	mov	r6, r0
 80168de:	4658      	mov	r0, fp
 80168e0:	f000 fc4c 	bl	801717c <__mcmp>
 80168e4:	2800      	cmp	r0, #0
 80168e6:	f73f add3 	bgt.w	8016490 <_dtoa_r+0x4a0>
 80168ea:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80168ec:	9d06      	ldr	r5, [sp, #24]
 80168ee:	ea6f 0a03 	mvn.w	sl, r3
 80168f2:	f04f 0900 	mov.w	r9, #0
 80168f6:	4631      	mov	r1, r6
 80168f8:	4620      	mov	r0, r4
 80168fa:	f000 fa5f 	bl	8016dbc <_Bfree>
 80168fe:	2f00      	cmp	r7, #0
 8016900:	f43f aebd 	beq.w	801667e <_dtoa_r+0x68e>
 8016904:	f1b9 0f00 	cmp.w	r9, #0
 8016908:	d005      	beq.n	8016916 <_dtoa_r+0x926>
 801690a:	45b9      	cmp	r9, r7
 801690c:	d003      	beq.n	8016916 <_dtoa_r+0x926>
 801690e:	4649      	mov	r1, r9
 8016910:	4620      	mov	r0, r4
 8016912:	f000 fa53 	bl	8016dbc <_Bfree>
 8016916:	4639      	mov	r1, r7
 8016918:	4620      	mov	r0, r4
 801691a:	f000 fa4f 	bl	8016dbc <_Bfree>
 801691e:	e6ae      	b.n	801667e <_dtoa_r+0x68e>
 8016920:	2600      	movs	r6, #0
 8016922:	4637      	mov	r7, r6
 8016924:	e7e1      	b.n	80168ea <_dtoa_r+0x8fa>
 8016926:	46ba      	mov	sl, r7
 8016928:	4637      	mov	r7, r6
 801692a:	e5b1      	b.n	8016490 <_dtoa_r+0x4a0>
 801692c:	40240000 	.word	0x40240000
 8016930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016932:	f8cd 8010 	str.w	r8, [sp, #16]
 8016936:	2b00      	cmp	r3, #0
 8016938:	f000 80f3 	beq.w	8016b22 <_dtoa_r+0xb32>
 801693c:	2d00      	cmp	r5, #0
 801693e:	dd05      	ble.n	801694c <_dtoa_r+0x95c>
 8016940:	4639      	mov	r1, r7
 8016942:	462a      	mov	r2, r5
 8016944:	4620      	mov	r0, r4
 8016946:	f000 fbc5 	bl	80170d4 <__lshift>
 801694a:	4607      	mov	r7, r0
 801694c:	9b08      	ldr	r3, [sp, #32]
 801694e:	2b00      	cmp	r3, #0
 8016950:	d04c      	beq.n	80169ec <_dtoa_r+0x9fc>
 8016952:	6879      	ldr	r1, [r7, #4]
 8016954:	4620      	mov	r0, r4
 8016956:	f000 f9fd 	bl	8016d54 <_Balloc>
 801695a:	4605      	mov	r5, r0
 801695c:	693a      	ldr	r2, [r7, #16]
 801695e:	f107 010c 	add.w	r1, r7, #12
 8016962:	3202      	adds	r2, #2
 8016964:	0092      	lsls	r2, r2, #2
 8016966:	300c      	adds	r0, #12
 8016968:	f7fe fcbf 	bl	80152ea <memcpy>
 801696c:	2201      	movs	r2, #1
 801696e:	4629      	mov	r1, r5
 8016970:	4620      	mov	r0, r4
 8016972:	f000 fbaf 	bl	80170d4 <__lshift>
 8016976:	46b9      	mov	r9, r7
 8016978:	4607      	mov	r7, r0
 801697a:	9b06      	ldr	r3, [sp, #24]
 801697c:	9307      	str	r3, [sp, #28]
 801697e:	9b02      	ldr	r3, [sp, #8]
 8016980:	f003 0301 	and.w	r3, r3, #1
 8016984:	9308      	str	r3, [sp, #32]
 8016986:	4631      	mov	r1, r6
 8016988:	4658      	mov	r0, fp
 801698a:	f7ff faa3 	bl	8015ed4 <quorem>
 801698e:	4649      	mov	r1, r9
 8016990:	4605      	mov	r5, r0
 8016992:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8016996:	4658      	mov	r0, fp
 8016998:	f000 fbf0 	bl	801717c <__mcmp>
 801699c:	463a      	mov	r2, r7
 801699e:	9002      	str	r0, [sp, #8]
 80169a0:	4631      	mov	r1, r6
 80169a2:	4620      	mov	r0, r4
 80169a4:	f000 fc04 	bl	80171b0 <__mdiff>
 80169a8:	68c3      	ldr	r3, [r0, #12]
 80169aa:	4602      	mov	r2, r0
 80169ac:	bb03      	cbnz	r3, 80169f0 <_dtoa_r+0xa00>
 80169ae:	4601      	mov	r1, r0
 80169b0:	9009      	str	r0, [sp, #36]	; 0x24
 80169b2:	4658      	mov	r0, fp
 80169b4:	f000 fbe2 	bl	801717c <__mcmp>
 80169b8:	4603      	mov	r3, r0
 80169ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80169bc:	4611      	mov	r1, r2
 80169be:	4620      	mov	r0, r4
 80169c0:	9309      	str	r3, [sp, #36]	; 0x24
 80169c2:	f000 f9fb 	bl	8016dbc <_Bfree>
 80169c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80169c8:	b9a3      	cbnz	r3, 80169f4 <_dtoa_r+0xa04>
 80169ca:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80169cc:	b992      	cbnz	r2, 80169f4 <_dtoa_r+0xa04>
 80169ce:	9a08      	ldr	r2, [sp, #32]
 80169d0:	b982      	cbnz	r2, 80169f4 <_dtoa_r+0xa04>
 80169d2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80169d6:	d029      	beq.n	8016a2c <_dtoa_r+0xa3c>
 80169d8:	9b02      	ldr	r3, [sp, #8]
 80169da:	2b00      	cmp	r3, #0
 80169dc:	dd01      	ble.n	80169e2 <_dtoa_r+0x9f2>
 80169de:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80169e2:	9b07      	ldr	r3, [sp, #28]
 80169e4:	1c5d      	adds	r5, r3, #1
 80169e6:	f883 8000 	strb.w	r8, [r3]
 80169ea:	e784      	b.n	80168f6 <_dtoa_r+0x906>
 80169ec:	4638      	mov	r0, r7
 80169ee:	e7c2      	b.n	8016976 <_dtoa_r+0x986>
 80169f0:	2301      	movs	r3, #1
 80169f2:	e7e3      	b.n	80169bc <_dtoa_r+0x9cc>
 80169f4:	9a02      	ldr	r2, [sp, #8]
 80169f6:	2a00      	cmp	r2, #0
 80169f8:	db04      	blt.n	8016a04 <_dtoa_r+0xa14>
 80169fa:	d123      	bne.n	8016a44 <_dtoa_r+0xa54>
 80169fc:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80169fe:	bb0a      	cbnz	r2, 8016a44 <_dtoa_r+0xa54>
 8016a00:	9a08      	ldr	r2, [sp, #32]
 8016a02:	b9fa      	cbnz	r2, 8016a44 <_dtoa_r+0xa54>
 8016a04:	2b00      	cmp	r3, #0
 8016a06:	ddec      	ble.n	80169e2 <_dtoa_r+0x9f2>
 8016a08:	4659      	mov	r1, fp
 8016a0a:	2201      	movs	r2, #1
 8016a0c:	4620      	mov	r0, r4
 8016a0e:	f000 fb61 	bl	80170d4 <__lshift>
 8016a12:	4631      	mov	r1, r6
 8016a14:	4683      	mov	fp, r0
 8016a16:	f000 fbb1 	bl	801717c <__mcmp>
 8016a1a:	2800      	cmp	r0, #0
 8016a1c:	dc03      	bgt.n	8016a26 <_dtoa_r+0xa36>
 8016a1e:	d1e0      	bne.n	80169e2 <_dtoa_r+0x9f2>
 8016a20:	f018 0f01 	tst.w	r8, #1
 8016a24:	d0dd      	beq.n	80169e2 <_dtoa_r+0x9f2>
 8016a26:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8016a2a:	d1d8      	bne.n	80169de <_dtoa_r+0x9ee>
 8016a2c:	9b07      	ldr	r3, [sp, #28]
 8016a2e:	9a07      	ldr	r2, [sp, #28]
 8016a30:	1c5d      	adds	r5, r3, #1
 8016a32:	2339      	movs	r3, #57	; 0x39
 8016a34:	7013      	strb	r3, [r2, #0]
 8016a36:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8016a3a:	1e6a      	subs	r2, r5, #1
 8016a3c:	2b39      	cmp	r3, #57	; 0x39
 8016a3e:	d04d      	beq.n	8016adc <_dtoa_r+0xaec>
 8016a40:	3301      	adds	r3, #1
 8016a42:	e052      	b.n	8016aea <_dtoa_r+0xafa>
 8016a44:	9a07      	ldr	r2, [sp, #28]
 8016a46:	2b00      	cmp	r3, #0
 8016a48:	f102 0501 	add.w	r5, r2, #1
 8016a4c:	dd06      	ble.n	8016a5c <_dtoa_r+0xa6c>
 8016a4e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8016a52:	d0eb      	beq.n	8016a2c <_dtoa_r+0xa3c>
 8016a54:	f108 0801 	add.w	r8, r8, #1
 8016a58:	9b07      	ldr	r3, [sp, #28]
 8016a5a:	e7c4      	b.n	80169e6 <_dtoa_r+0x9f6>
 8016a5c:	9b06      	ldr	r3, [sp, #24]
 8016a5e:	9a04      	ldr	r2, [sp, #16]
 8016a60:	1aeb      	subs	r3, r5, r3
 8016a62:	4293      	cmp	r3, r2
 8016a64:	f805 8c01 	strb.w	r8, [r5, #-1]
 8016a68:	d021      	beq.n	8016aae <_dtoa_r+0xabe>
 8016a6a:	4659      	mov	r1, fp
 8016a6c:	2300      	movs	r3, #0
 8016a6e:	220a      	movs	r2, #10
 8016a70:	4620      	mov	r0, r4
 8016a72:	f000 f9ba 	bl	8016dea <__multadd>
 8016a76:	45b9      	cmp	r9, r7
 8016a78:	4683      	mov	fp, r0
 8016a7a:	f04f 0300 	mov.w	r3, #0
 8016a7e:	f04f 020a 	mov.w	r2, #10
 8016a82:	4649      	mov	r1, r9
 8016a84:	4620      	mov	r0, r4
 8016a86:	d105      	bne.n	8016a94 <_dtoa_r+0xaa4>
 8016a88:	f000 f9af 	bl	8016dea <__multadd>
 8016a8c:	4681      	mov	r9, r0
 8016a8e:	4607      	mov	r7, r0
 8016a90:	9507      	str	r5, [sp, #28]
 8016a92:	e778      	b.n	8016986 <_dtoa_r+0x996>
 8016a94:	f000 f9a9 	bl	8016dea <__multadd>
 8016a98:	4639      	mov	r1, r7
 8016a9a:	4681      	mov	r9, r0
 8016a9c:	2300      	movs	r3, #0
 8016a9e:	220a      	movs	r2, #10
 8016aa0:	4620      	mov	r0, r4
 8016aa2:	f000 f9a2 	bl	8016dea <__multadd>
 8016aa6:	4607      	mov	r7, r0
 8016aa8:	e7f2      	b.n	8016a90 <_dtoa_r+0xaa0>
 8016aaa:	f04f 0900 	mov.w	r9, #0
 8016aae:	4659      	mov	r1, fp
 8016ab0:	2201      	movs	r2, #1
 8016ab2:	4620      	mov	r0, r4
 8016ab4:	f000 fb0e 	bl	80170d4 <__lshift>
 8016ab8:	4631      	mov	r1, r6
 8016aba:	4683      	mov	fp, r0
 8016abc:	f000 fb5e 	bl	801717c <__mcmp>
 8016ac0:	2800      	cmp	r0, #0
 8016ac2:	dcb8      	bgt.n	8016a36 <_dtoa_r+0xa46>
 8016ac4:	d102      	bne.n	8016acc <_dtoa_r+0xadc>
 8016ac6:	f018 0f01 	tst.w	r8, #1
 8016aca:	d1b4      	bne.n	8016a36 <_dtoa_r+0xa46>
 8016acc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8016ad0:	1e6a      	subs	r2, r5, #1
 8016ad2:	2b30      	cmp	r3, #48	; 0x30
 8016ad4:	f47f af0f 	bne.w	80168f6 <_dtoa_r+0x906>
 8016ad8:	4615      	mov	r5, r2
 8016ada:	e7f7      	b.n	8016acc <_dtoa_r+0xadc>
 8016adc:	9b06      	ldr	r3, [sp, #24]
 8016ade:	4293      	cmp	r3, r2
 8016ae0:	d105      	bne.n	8016aee <_dtoa_r+0xafe>
 8016ae2:	2331      	movs	r3, #49	; 0x31
 8016ae4:	9a06      	ldr	r2, [sp, #24]
 8016ae6:	f10a 0a01 	add.w	sl, sl, #1
 8016aea:	7013      	strb	r3, [r2, #0]
 8016aec:	e703      	b.n	80168f6 <_dtoa_r+0x906>
 8016aee:	4615      	mov	r5, r2
 8016af0:	e7a1      	b.n	8016a36 <_dtoa_r+0xa46>
 8016af2:	4b17      	ldr	r3, [pc, #92]	; (8016b50 <_dtoa_r+0xb60>)
 8016af4:	f7ff bae1 	b.w	80160ba <_dtoa_r+0xca>
 8016af8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8016afa:	2b00      	cmp	r3, #0
 8016afc:	f47f aabb 	bne.w	8016076 <_dtoa_r+0x86>
 8016b00:	4b14      	ldr	r3, [pc, #80]	; (8016b54 <_dtoa_r+0xb64>)
 8016b02:	f7ff bada 	b.w	80160ba <_dtoa_r+0xca>
 8016b06:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8016b08:	2b01      	cmp	r3, #1
 8016b0a:	f77f ae3f 	ble.w	801678c <_dtoa_r+0x79c>
 8016b0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016b10:	9308      	str	r3, [sp, #32]
 8016b12:	e653      	b.n	80167bc <_dtoa_r+0x7cc>
 8016b14:	9b04      	ldr	r3, [sp, #16]
 8016b16:	2b00      	cmp	r3, #0
 8016b18:	dc03      	bgt.n	8016b22 <_dtoa_r+0xb32>
 8016b1a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8016b1c:	2b02      	cmp	r3, #2
 8016b1e:	f73f aed5 	bgt.w	80168cc <_dtoa_r+0x8dc>
 8016b22:	9d06      	ldr	r5, [sp, #24]
 8016b24:	4631      	mov	r1, r6
 8016b26:	4658      	mov	r0, fp
 8016b28:	f7ff f9d4 	bl	8015ed4 <quorem>
 8016b2c:	9b06      	ldr	r3, [sp, #24]
 8016b2e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8016b32:	f805 8b01 	strb.w	r8, [r5], #1
 8016b36:	9a04      	ldr	r2, [sp, #16]
 8016b38:	1aeb      	subs	r3, r5, r3
 8016b3a:	429a      	cmp	r2, r3
 8016b3c:	ddb5      	ble.n	8016aaa <_dtoa_r+0xaba>
 8016b3e:	4659      	mov	r1, fp
 8016b40:	2300      	movs	r3, #0
 8016b42:	220a      	movs	r2, #10
 8016b44:	4620      	mov	r0, r4
 8016b46:	f000 f950 	bl	8016dea <__multadd>
 8016b4a:	4683      	mov	fp, r0
 8016b4c:	e7ea      	b.n	8016b24 <_dtoa_r+0xb34>
 8016b4e:	bf00      	nop
 8016b50:	080191f4 	.word	0x080191f4
 8016b54:	08019218 	.word	0x08019218

08016b58 <std>:
 8016b58:	2300      	movs	r3, #0
 8016b5a:	b510      	push	{r4, lr}
 8016b5c:	4604      	mov	r4, r0
 8016b5e:	e9c0 3300 	strd	r3, r3, [r0]
 8016b62:	6083      	str	r3, [r0, #8]
 8016b64:	8181      	strh	r1, [r0, #12]
 8016b66:	6643      	str	r3, [r0, #100]	; 0x64
 8016b68:	81c2      	strh	r2, [r0, #14]
 8016b6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016b6e:	6183      	str	r3, [r0, #24]
 8016b70:	4619      	mov	r1, r3
 8016b72:	2208      	movs	r2, #8
 8016b74:	305c      	adds	r0, #92	; 0x5c
 8016b76:	f7fe fbc3 	bl	8015300 <memset>
 8016b7a:	4b05      	ldr	r3, [pc, #20]	; (8016b90 <std+0x38>)
 8016b7c:	6224      	str	r4, [r4, #32]
 8016b7e:	6263      	str	r3, [r4, #36]	; 0x24
 8016b80:	4b04      	ldr	r3, [pc, #16]	; (8016b94 <std+0x3c>)
 8016b82:	62a3      	str	r3, [r4, #40]	; 0x28
 8016b84:	4b04      	ldr	r3, [pc, #16]	; (8016b98 <std+0x40>)
 8016b86:	62e3      	str	r3, [r4, #44]	; 0x2c
 8016b88:	4b04      	ldr	r3, [pc, #16]	; (8016b9c <std+0x44>)
 8016b8a:	6323      	str	r3, [r4, #48]	; 0x30
 8016b8c:	bd10      	pop	{r4, pc}
 8016b8e:	bf00      	nop
 8016b90:	08017849 	.word	0x08017849
 8016b94:	0801786b 	.word	0x0801786b
 8016b98:	080178a3 	.word	0x080178a3
 8016b9c:	080178c7 	.word	0x080178c7

08016ba0 <_cleanup_r>:
 8016ba0:	4901      	ldr	r1, [pc, #4]	; (8016ba8 <_cleanup_r+0x8>)
 8016ba2:	f000 b885 	b.w	8016cb0 <_fwalk_reent>
 8016ba6:	bf00      	nop
 8016ba8:	08017bbd 	.word	0x08017bbd

08016bac <__sfmoreglue>:
 8016bac:	b570      	push	{r4, r5, r6, lr}
 8016bae:	2568      	movs	r5, #104	; 0x68
 8016bb0:	1e4a      	subs	r2, r1, #1
 8016bb2:	4355      	muls	r5, r2
 8016bb4:	460e      	mov	r6, r1
 8016bb6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8016bba:	f7fe fbf5 	bl	80153a8 <_malloc_r>
 8016bbe:	4604      	mov	r4, r0
 8016bc0:	b140      	cbz	r0, 8016bd4 <__sfmoreglue+0x28>
 8016bc2:	2100      	movs	r1, #0
 8016bc4:	e9c0 1600 	strd	r1, r6, [r0]
 8016bc8:	300c      	adds	r0, #12
 8016bca:	60a0      	str	r0, [r4, #8]
 8016bcc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8016bd0:	f7fe fb96 	bl	8015300 <memset>
 8016bd4:	4620      	mov	r0, r4
 8016bd6:	bd70      	pop	{r4, r5, r6, pc}

08016bd8 <__sinit>:
 8016bd8:	6983      	ldr	r3, [r0, #24]
 8016bda:	b510      	push	{r4, lr}
 8016bdc:	4604      	mov	r4, r0
 8016bde:	bb33      	cbnz	r3, 8016c2e <__sinit+0x56>
 8016be0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8016be4:	6503      	str	r3, [r0, #80]	; 0x50
 8016be6:	4b12      	ldr	r3, [pc, #72]	; (8016c30 <__sinit+0x58>)
 8016be8:	4a12      	ldr	r2, [pc, #72]	; (8016c34 <__sinit+0x5c>)
 8016bea:	681b      	ldr	r3, [r3, #0]
 8016bec:	6282      	str	r2, [r0, #40]	; 0x28
 8016bee:	4298      	cmp	r0, r3
 8016bf0:	bf04      	itt	eq
 8016bf2:	2301      	moveq	r3, #1
 8016bf4:	6183      	streq	r3, [r0, #24]
 8016bf6:	f000 f81f 	bl	8016c38 <__sfp>
 8016bfa:	6060      	str	r0, [r4, #4]
 8016bfc:	4620      	mov	r0, r4
 8016bfe:	f000 f81b 	bl	8016c38 <__sfp>
 8016c02:	60a0      	str	r0, [r4, #8]
 8016c04:	4620      	mov	r0, r4
 8016c06:	f000 f817 	bl	8016c38 <__sfp>
 8016c0a:	2200      	movs	r2, #0
 8016c0c:	60e0      	str	r0, [r4, #12]
 8016c0e:	2104      	movs	r1, #4
 8016c10:	6860      	ldr	r0, [r4, #4]
 8016c12:	f7ff ffa1 	bl	8016b58 <std>
 8016c16:	2201      	movs	r2, #1
 8016c18:	2109      	movs	r1, #9
 8016c1a:	68a0      	ldr	r0, [r4, #8]
 8016c1c:	f7ff ff9c 	bl	8016b58 <std>
 8016c20:	2202      	movs	r2, #2
 8016c22:	2112      	movs	r1, #18
 8016c24:	68e0      	ldr	r0, [r4, #12]
 8016c26:	f7ff ff97 	bl	8016b58 <std>
 8016c2a:	2301      	movs	r3, #1
 8016c2c:	61a3      	str	r3, [r4, #24]
 8016c2e:	bd10      	pop	{r4, pc}
 8016c30:	080191e0 	.word	0x080191e0
 8016c34:	08016ba1 	.word	0x08016ba1

08016c38 <__sfp>:
 8016c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016c3a:	4b1b      	ldr	r3, [pc, #108]	; (8016ca8 <__sfp+0x70>)
 8016c3c:	4607      	mov	r7, r0
 8016c3e:	681e      	ldr	r6, [r3, #0]
 8016c40:	69b3      	ldr	r3, [r6, #24]
 8016c42:	b913      	cbnz	r3, 8016c4a <__sfp+0x12>
 8016c44:	4630      	mov	r0, r6
 8016c46:	f7ff ffc7 	bl	8016bd8 <__sinit>
 8016c4a:	3648      	adds	r6, #72	; 0x48
 8016c4c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8016c50:	3b01      	subs	r3, #1
 8016c52:	d503      	bpl.n	8016c5c <__sfp+0x24>
 8016c54:	6833      	ldr	r3, [r6, #0]
 8016c56:	b133      	cbz	r3, 8016c66 <__sfp+0x2e>
 8016c58:	6836      	ldr	r6, [r6, #0]
 8016c5a:	e7f7      	b.n	8016c4c <__sfp+0x14>
 8016c5c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8016c60:	b16d      	cbz	r5, 8016c7e <__sfp+0x46>
 8016c62:	3468      	adds	r4, #104	; 0x68
 8016c64:	e7f4      	b.n	8016c50 <__sfp+0x18>
 8016c66:	2104      	movs	r1, #4
 8016c68:	4638      	mov	r0, r7
 8016c6a:	f7ff ff9f 	bl	8016bac <__sfmoreglue>
 8016c6e:	6030      	str	r0, [r6, #0]
 8016c70:	2800      	cmp	r0, #0
 8016c72:	d1f1      	bne.n	8016c58 <__sfp+0x20>
 8016c74:	230c      	movs	r3, #12
 8016c76:	4604      	mov	r4, r0
 8016c78:	603b      	str	r3, [r7, #0]
 8016c7a:	4620      	mov	r0, r4
 8016c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016c7e:	4b0b      	ldr	r3, [pc, #44]	; (8016cac <__sfp+0x74>)
 8016c80:	6665      	str	r5, [r4, #100]	; 0x64
 8016c82:	e9c4 5500 	strd	r5, r5, [r4]
 8016c86:	60a5      	str	r5, [r4, #8]
 8016c88:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8016c8c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8016c90:	2208      	movs	r2, #8
 8016c92:	4629      	mov	r1, r5
 8016c94:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8016c98:	f7fe fb32 	bl	8015300 <memset>
 8016c9c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8016ca0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8016ca4:	e7e9      	b.n	8016c7a <__sfp+0x42>
 8016ca6:	bf00      	nop
 8016ca8:	080191e0 	.word	0x080191e0
 8016cac:	ffff0001 	.word	0xffff0001

08016cb0 <_fwalk_reent>:
 8016cb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016cb4:	4680      	mov	r8, r0
 8016cb6:	4689      	mov	r9, r1
 8016cb8:	2600      	movs	r6, #0
 8016cba:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8016cbe:	b914      	cbnz	r4, 8016cc6 <_fwalk_reent+0x16>
 8016cc0:	4630      	mov	r0, r6
 8016cc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016cc6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8016cca:	3f01      	subs	r7, #1
 8016ccc:	d501      	bpl.n	8016cd2 <_fwalk_reent+0x22>
 8016cce:	6824      	ldr	r4, [r4, #0]
 8016cd0:	e7f5      	b.n	8016cbe <_fwalk_reent+0xe>
 8016cd2:	89ab      	ldrh	r3, [r5, #12]
 8016cd4:	2b01      	cmp	r3, #1
 8016cd6:	d907      	bls.n	8016ce8 <_fwalk_reent+0x38>
 8016cd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016cdc:	3301      	adds	r3, #1
 8016cde:	d003      	beq.n	8016ce8 <_fwalk_reent+0x38>
 8016ce0:	4629      	mov	r1, r5
 8016ce2:	4640      	mov	r0, r8
 8016ce4:	47c8      	blx	r9
 8016ce6:	4306      	orrs	r6, r0
 8016ce8:	3568      	adds	r5, #104	; 0x68
 8016cea:	e7ee      	b.n	8016cca <_fwalk_reent+0x1a>

08016cec <__locale_ctype_ptr_l>:
 8016cec:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8016cf0:	4770      	bx	lr
	...

08016cf4 <_localeconv_r>:
 8016cf4:	4b04      	ldr	r3, [pc, #16]	; (8016d08 <_localeconv_r+0x14>)
 8016cf6:	681b      	ldr	r3, [r3, #0]
 8016cf8:	6a18      	ldr	r0, [r3, #32]
 8016cfa:	4b04      	ldr	r3, [pc, #16]	; (8016d0c <_localeconv_r+0x18>)
 8016cfc:	2800      	cmp	r0, #0
 8016cfe:	bf08      	it	eq
 8016d00:	4618      	moveq	r0, r3
 8016d02:	30f0      	adds	r0, #240	; 0xf0
 8016d04:	4770      	bx	lr
 8016d06:	bf00      	nop
 8016d08:	2000029c 	.word	0x2000029c
 8016d0c:	20000300 	.word	0x20000300

08016d10 <__ascii_mbtowc>:
 8016d10:	b082      	sub	sp, #8
 8016d12:	b901      	cbnz	r1, 8016d16 <__ascii_mbtowc+0x6>
 8016d14:	a901      	add	r1, sp, #4
 8016d16:	b142      	cbz	r2, 8016d2a <__ascii_mbtowc+0x1a>
 8016d18:	b14b      	cbz	r3, 8016d2e <__ascii_mbtowc+0x1e>
 8016d1a:	7813      	ldrb	r3, [r2, #0]
 8016d1c:	600b      	str	r3, [r1, #0]
 8016d1e:	7812      	ldrb	r2, [r2, #0]
 8016d20:	1c10      	adds	r0, r2, #0
 8016d22:	bf18      	it	ne
 8016d24:	2001      	movne	r0, #1
 8016d26:	b002      	add	sp, #8
 8016d28:	4770      	bx	lr
 8016d2a:	4610      	mov	r0, r2
 8016d2c:	e7fb      	b.n	8016d26 <__ascii_mbtowc+0x16>
 8016d2e:	f06f 0001 	mvn.w	r0, #1
 8016d32:	e7f8      	b.n	8016d26 <__ascii_mbtowc+0x16>

08016d34 <memchr>:
 8016d34:	b510      	push	{r4, lr}
 8016d36:	b2c9      	uxtb	r1, r1
 8016d38:	4402      	add	r2, r0
 8016d3a:	4290      	cmp	r0, r2
 8016d3c:	4603      	mov	r3, r0
 8016d3e:	d101      	bne.n	8016d44 <memchr+0x10>
 8016d40:	2300      	movs	r3, #0
 8016d42:	e003      	b.n	8016d4c <memchr+0x18>
 8016d44:	781c      	ldrb	r4, [r3, #0]
 8016d46:	3001      	adds	r0, #1
 8016d48:	428c      	cmp	r4, r1
 8016d4a:	d1f6      	bne.n	8016d3a <memchr+0x6>
 8016d4c:	4618      	mov	r0, r3
 8016d4e:	bd10      	pop	{r4, pc}

08016d50 <__malloc_lock>:
 8016d50:	4770      	bx	lr

08016d52 <__malloc_unlock>:
 8016d52:	4770      	bx	lr

08016d54 <_Balloc>:
 8016d54:	b570      	push	{r4, r5, r6, lr}
 8016d56:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8016d58:	4604      	mov	r4, r0
 8016d5a:	460e      	mov	r6, r1
 8016d5c:	b93d      	cbnz	r5, 8016d6e <_Balloc+0x1a>
 8016d5e:	2010      	movs	r0, #16
 8016d60:	f7fe faa4 	bl	80152ac <malloc>
 8016d64:	6260      	str	r0, [r4, #36]	; 0x24
 8016d66:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8016d6a:	6005      	str	r5, [r0, #0]
 8016d6c:	60c5      	str	r5, [r0, #12]
 8016d6e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8016d70:	68eb      	ldr	r3, [r5, #12]
 8016d72:	b183      	cbz	r3, 8016d96 <_Balloc+0x42>
 8016d74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016d76:	68db      	ldr	r3, [r3, #12]
 8016d78:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8016d7c:	b9b8      	cbnz	r0, 8016dae <_Balloc+0x5a>
 8016d7e:	2101      	movs	r1, #1
 8016d80:	fa01 f506 	lsl.w	r5, r1, r6
 8016d84:	1d6a      	adds	r2, r5, #5
 8016d86:	0092      	lsls	r2, r2, #2
 8016d88:	4620      	mov	r0, r4
 8016d8a:	f000 fabe 	bl	801730a <_calloc_r>
 8016d8e:	b160      	cbz	r0, 8016daa <_Balloc+0x56>
 8016d90:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8016d94:	e00e      	b.n	8016db4 <_Balloc+0x60>
 8016d96:	2221      	movs	r2, #33	; 0x21
 8016d98:	2104      	movs	r1, #4
 8016d9a:	4620      	mov	r0, r4
 8016d9c:	f000 fab5 	bl	801730a <_calloc_r>
 8016da0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016da2:	60e8      	str	r0, [r5, #12]
 8016da4:	68db      	ldr	r3, [r3, #12]
 8016da6:	2b00      	cmp	r3, #0
 8016da8:	d1e4      	bne.n	8016d74 <_Balloc+0x20>
 8016daa:	2000      	movs	r0, #0
 8016dac:	bd70      	pop	{r4, r5, r6, pc}
 8016dae:	6802      	ldr	r2, [r0, #0]
 8016db0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8016db4:	2300      	movs	r3, #0
 8016db6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016dba:	e7f7      	b.n	8016dac <_Balloc+0x58>

08016dbc <_Bfree>:
 8016dbc:	b570      	push	{r4, r5, r6, lr}
 8016dbe:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8016dc0:	4606      	mov	r6, r0
 8016dc2:	460d      	mov	r5, r1
 8016dc4:	b93c      	cbnz	r4, 8016dd6 <_Bfree+0x1a>
 8016dc6:	2010      	movs	r0, #16
 8016dc8:	f7fe fa70 	bl	80152ac <malloc>
 8016dcc:	6270      	str	r0, [r6, #36]	; 0x24
 8016dce:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016dd2:	6004      	str	r4, [r0, #0]
 8016dd4:	60c4      	str	r4, [r0, #12]
 8016dd6:	b13d      	cbz	r5, 8016de8 <_Bfree+0x2c>
 8016dd8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8016dda:	686a      	ldr	r2, [r5, #4]
 8016ddc:	68db      	ldr	r3, [r3, #12]
 8016dde:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8016de2:	6029      	str	r1, [r5, #0]
 8016de4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8016de8:	bd70      	pop	{r4, r5, r6, pc}

08016dea <__multadd>:
 8016dea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016dee:	461f      	mov	r7, r3
 8016df0:	4606      	mov	r6, r0
 8016df2:	460c      	mov	r4, r1
 8016df4:	2300      	movs	r3, #0
 8016df6:	690d      	ldr	r5, [r1, #16]
 8016df8:	f101 0c14 	add.w	ip, r1, #20
 8016dfc:	f8dc 0000 	ldr.w	r0, [ip]
 8016e00:	3301      	adds	r3, #1
 8016e02:	b281      	uxth	r1, r0
 8016e04:	fb02 7101 	mla	r1, r2, r1, r7
 8016e08:	0c00      	lsrs	r0, r0, #16
 8016e0a:	0c0f      	lsrs	r7, r1, #16
 8016e0c:	fb02 7000 	mla	r0, r2, r0, r7
 8016e10:	b289      	uxth	r1, r1
 8016e12:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8016e16:	429d      	cmp	r5, r3
 8016e18:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8016e1c:	f84c 1b04 	str.w	r1, [ip], #4
 8016e20:	dcec      	bgt.n	8016dfc <__multadd+0x12>
 8016e22:	b1d7      	cbz	r7, 8016e5a <__multadd+0x70>
 8016e24:	68a3      	ldr	r3, [r4, #8]
 8016e26:	42ab      	cmp	r3, r5
 8016e28:	dc12      	bgt.n	8016e50 <__multadd+0x66>
 8016e2a:	6861      	ldr	r1, [r4, #4]
 8016e2c:	4630      	mov	r0, r6
 8016e2e:	3101      	adds	r1, #1
 8016e30:	f7ff ff90 	bl	8016d54 <_Balloc>
 8016e34:	4680      	mov	r8, r0
 8016e36:	6922      	ldr	r2, [r4, #16]
 8016e38:	f104 010c 	add.w	r1, r4, #12
 8016e3c:	3202      	adds	r2, #2
 8016e3e:	0092      	lsls	r2, r2, #2
 8016e40:	300c      	adds	r0, #12
 8016e42:	f7fe fa52 	bl	80152ea <memcpy>
 8016e46:	4621      	mov	r1, r4
 8016e48:	4630      	mov	r0, r6
 8016e4a:	f7ff ffb7 	bl	8016dbc <_Bfree>
 8016e4e:	4644      	mov	r4, r8
 8016e50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016e54:	3501      	adds	r5, #1
 8016e56:	615f      	str	r7, [r3, #20]
 8016e58:	6125      	str	r5, [r4, #16]
 8016e5a:	4620      	mov	r0, r4
 8016e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016e60 <__hi0bits>:
 8016e60:	0c02      	lsrs	r2, r0, #16
 8016e62:	0412      	lsls	r2, r2, #16
 8016e64:	4603      	mov	r3, r0
 8016e66:	b9b2      	cbnz	r2, 8016e96 <__hi0bits+0x36>
 8016e68:	0403      	lsls	r3, r0, #16
 8016e6a:	2010      	movs	r0, #16
 8016e6c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8016e70:	bf04      	itt	eq
 8016e72:	021b      	lsleq	r3, r3, #8
 8016e74:	3008      	addeq	r0, #8
 8016e76:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8016e7a:	bf04      	itt	eq
 8016e7c:	011b      	lsleq	r3, r3, #4
 8016e7e:	3004      	addeq	r0, #4
 8016e80:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8016e84:	bf04      	itt	eq
 8016e86:	009b      	lsleq	r3, r3, #2
 8016e88:	3002      	addeq	r0, #2
 8016e8a:	2b00      	cmp	r3, #0
 8016e8c:	db06      	blt.n	8016e9c <__hi0bits+0x3c>
 8016e8e:	005b      	lsls	r3, r3, #1
 8016e90:	d503      	bpl.n	8016e9a <__hi0bits+0x3a>
 8016e92:	3001      	adds	r0, #1
 8016e94:	4770      	bx	lr
 8016e96:	2000      	movs	r0, #0
 8016e98:	e7e8      	b.n	8016e6c <__hi0bits+0xc>
 8016e9a:	2020      	movs	r0, #32
 8016e9c:	4770      	bx	lr

08016e9e <__lo0bits>:
 8016e9e:	6803      	ldr	r3, [r0, #0]
 8016ea0:	4601      	mov	r1, r0
 8016ea2:	f013 0207 	ands.w	r2, r3, #7
 8016ea6:	d00b      	beq.n	8016ec0 <__lo0bits+0x22>
 8016ea8:	07da      	lsls	r2, r3, #31
 8016eaa:	d423      	bmi.n	8016ef4 <__lo0bits+0x56>
 8016eac:	0798      	lsls	r0, r3, #30
 8016eae:	bf49      	itett	mi
 8016eb0:	085b      	lsrmi	r3, r3, #1
 8016eb2:	089b      	lsrpl	r3, r3, #2
 8016eb4:	2001      	movmi	r0, #1
 8016eb6:	600b      	strmi	r3, [r1, #0]
 8016eb8:	bf5c      	itt	pl
 8016eba:	600b      	strpl	r3, [r1, #0]
 8016ebc:	2002      	movpl	r0, #2
 8016ebe:	4770      	bx	lr
 8016ec0:	b298      	uxth	r0, r3
 8016ec2:	b9a8      	cbnz	r0, 8016ef0 <__lo0bits+0x52>
 8016ec4:	2010      	movs	r0, #16
 8016ec6:	0c1b      	lsrs	r3, r3, #16
 8016ec8:	f013 0fff 	tst.w	r3, #255	; 0xff
 8016ecc:	bf04      	itt	eq
 8016ece:	0a1b      	lsreq	r3, r3, #8
 8016ed0:	3008      	addeq	r0, #8
 8016ed2:	071a      	lsls	r2, r3, #28
 8016ed4:	bf04      	itt	eq
 8016ed6:	091b      	lsreq	r3, r3, #4
 8016ed8:	3004      	addeq	r0, #4
 8016eda:	079a      	lsls	r2, r3, #30
 8016edc:	bf04      	itt	eq
 8016ede:	089b      	lsreq	r3, r3, #2
 8016ee0:	3002      	addeq	r0, #2
 8016ee2:	07da      	lsls	r2, r3, #31
 8016ee4:	d402      	bmi.n	8016eec <__lo0bits+0x4e>
 8016ee6:	085b      	lsrs	r3, r3, #1
 8016ee8:	d006      	beq.n	8016ef8 <__lo0bits+0x5a>
 8016eea:	3001      	adds	r0, #1
 8016eec:	600b      	str	r3, [r1, #0]
 8016eee:	4770      	bx	lr
 8016ef0:	4610      	mov	r0, r2
 8016ef2:	e7e9      	b.n	8016ec8 <__lo0bits+0x2a>
 8016ef4:	2000      	movs	r0, #0
 8016ef6:	4770      	bx	lr
 8016ef8:	2020      	movs	r0, #32
 8016efa:	4770      	bx	lr

08016efc <__i2b>:
 8016efc:	b510      	push	{r4, lr}
 8016efe:	460c      	mov	r4, r1
 8016f00:	2101      	movs	r1, #1
 8016f02:	f7ff ff27 	bl	8016d54 <_Balloc>
 8016f06:	2201      	movs	r2, #1
 8016f08:	6144      	str	r4, [r0, #20]
 8016f0a:	6102      	str	r2, [r0, #16]
 8016f0c:	bd10      	pop	{r4, pc}

08016f0e <__multiply>:
 8016f0e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f12:	4614      	mov	r4, r2
 8016f14:	690a      	ldr	r2, [r1, #16]
 8016f16:	6923      	ldr	r3, [r4, #16]
 8016f18:	4688      	mov	r8, r1
 8016f1a:	429a      	cmp	r2, r3
 8016f1c:	bfbe      	ittt	lt
 8016f1e:	460b      	movlt	r3, r1
 8016f20:	46a0      	movlt	r8, r4
 8016f22:	461c      	movlt	r4, r3
 8016f24:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8016f28:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8016f2c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016f30:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8016f34:	eb07 0609 	add.w	r6, r7, r9
 8016f38:	42b3      	cmp	r3, r6
 8016f3a:	bfb8      	it	lt
 8016f3c:	3101      	addlt	r1, #1
 8016f3e:	f7ff ff09 	bl	8016d54 <_Balloc>
 8016f42:	f100 0514 	add.w	r5, r0, #20
 8016f46:	462b      	mov	r3, r5
 8016f48:	2200      	movs	r2, #0
 8016f4a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8016f4e:	4573      	cmp	r3, lr
 8016f50:	d316      	bcc.n	8016f80 <__multiply+0x72>
 8016f52:	f104 0214 	add.w	r2, r4, #20
 8016f56:	f108 0114 	add.w	r1, r8, #20
 8016f5a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8016f5e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8016f62:	9300      	str	r3, [sp, #0]
 8016f64:	9b00      	ldr	r3, [sp, #0]
 8016f66:	9201      	str	r2, [sp, #4]
 8016f68:	4293      	cmp	r3, r2
 8016f6a:	d80c      	bhi.n	8016f86 <__multiply+0x78>
 8016f6c:	2e00      	cmp	r6, #0
 8016f6e:	dd03      	ble.n	8016f78 <__multiply+0x6a>
 8016f70:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8016f74:	2b00      	cmp	r3, #0
 8016f76:	d05d      	beq.n	8017034 <__multiply+0x126>
 8016f78:	6106      	str	r6, [r0, #16]
 8016f7a:	b003      	add	sp, #12
 8016f7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016f80:	f843 2b04 	str.w	r2, [r3], #4
 8016f84:	e7e3      	b.n	8016f4e <__multiply+0x40>
 8016f86:	f8b2 b000 	ldrh.w	fp, [r2]
 8016f8a:	f1bb 0f00 	cmp.w	fp, #0
 8016f8e:	d023      	beq.n	8016fd8 <__multiply+0xca>
 8016f90:	4689      	mov	r9, r1
 8016f92:	46ac      	mov	ip, r5
 8016f94:	f04f 0800 	mov.w	r8, #0
 8016f98:	f859 4b04 	ldr.w	r4, [r9], #4
 8016f9c:	f8dc a000 	ldr.w	sl, [ip]
 8016fa0:	b2a3      	uxth	r3, r4
 8016fa2:	fa1f fa8a 	uxth.w	sl, sl
 8016fa6:	fb0b a303 	mla	r3, fp, r3, sl
 8016faa:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8016fae:	f8dc 4000 	ldr.w	r4, [ip]
 8016fb2:	4443      	add	r3, r8
 8016fb4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8016fb8:	fb0b 840a 	mla	r4, fp, sl, r8
 8016fbc:	46e2      	mov	sl, ip
 8016fbe:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8016fc2:	b29b      	uxth	r3, r3
 8016fc4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8016fc8:	454f      	cmp	r7, r9
 8016fca:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8016fce:	f84a 3b04 	str.w	r3, [sl], #4
 8016fd2:	d82b      	bhi.n	801702c <__multiply+0x11e>
 8016fd4:	f8cc 8004 	str.w	r8, [ip, #4]
 8016fd8:	9b01      	ldr	r3, [sp, #4]
 8016fda:	3204      	adds	r2, #4
 8016fdc:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8016fe0:	f1ba 0f00 	cmp.w	sl, #0
 8016fe4:	d020      	beq.n	8017028 <__multiply+0x11a>
 8016fe6:	4689      	mov	r9, r1
 8016fe8:	46a8      	mov	r8, r5
 8016fea:	f04f 0b00 	mov.w	fp, #0
 8016fee:	682b      	ldr	r3, [r5, #0]
 8016ff0:	f8b9 c000 	ldrh.w	ip, [r9]
 8016ff4:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8016ff8:	b29b      	uxth	r3, r3
 8016ffa:	fb0a 440c 	mla	r4, sl, ip, r4
 8016ffe:	46c4      	mov	ip, r8
 8017000:	445c      	add	r4, fp
 8017002:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8017006:	f84c 3b04 	str.w	r3, [ip], #4
 801700a:	f859 3b04 	ldr.w	r3, [r9], #4
 801700e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8017012:	0c1b      	lsrs	r3, r3, #16
 8017014:	fb0a b303 	mla	r3, sl, r3, fp
 8017018:	454f      	cmp	r7, r9
 801701a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801701e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8017022:	d805      	bhi.n	8017030 <__multiply+0x122>
 8017024:	f8c8 3004 	str.w	r3, [r8, #4]
 8017028:	3504      	adds	r5, #4
 801702a:	e79b      	b.n	8016f64 <__multiply+0x56>
 801702c:	46d4      	mov	ip, sl
 801702e:	e7b3      	b.n	8016f98 <__multiply+0x8a>
 8017030:	46e0      	mov	r8, ip
 8017032:	e7dd      	b.n	8016ff0 <__multiply+0xe2>
 8017034:	3e01      	subs	r6, #1
 8017036:	e799      	b.n	8016f6c <__multiply+0x5e>

08017038 <__pow5mult>:
 8017038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801703c:	4615      	mov	r5, r2
 801703e:	f012 0203 	ands.w	r2, r2, #3
 8017042:	4606      	mov	r6, r0
 8017044:	460f      	mov	r7, r1
 8017046:	d007      	beq.n	8017058 <__pow5mult+0x20>
 8017048:	4c21      	ldr	r4, [pc, #132]	; (80170d0 <__pow5mult+0x98>)
 801704a:	3a01      	subs	r2, #1
 801704c:	2300      	movs	r3, #0
 801704e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8017052:	f7ff feca 	bl	8016dea <__multadd>
 8017056:	4607      	mov	r7, r0
 8017058:	10ad      	asrs	r5, r5, #2
 801705a:	d035      	beq.n	80170c8 <__pow5mult+0x90>
 801705c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801705e:	b93c      	cbnz	r4, 8017070 <__pow5mult+0x38>
 8017060:	2010      	movs	r0, #16
 8017062:	f7fe f923 	bl	80152ac <malloc>
 8017066:	6270      	str	r0, [r6, #36]	; 0x24
 8017068:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801706c:	6004      	str	r4, [r0, #0]
 801706e:	60c4      	str	r4, [r0, #12]
 8017070:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8017074:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8017078:	b94c      	cbnz	r4, 801708e <__pow5mult+0x56>
 801707a:	f240 2171 	movw	r1, #625	; 0x271
 801707e:	4630      	mov	r0, r6
 8017080:	f7ff ff3c 	bl	8016efc <__i2b>
 8017084:	2300      	movs	r3, #0
 8017086:	4604      	mov	r4, r0
 8017088:	f8c8 0008 	str.w	r0, [r8, #8]
 801708c:	6003      	str	r3, [r0, #0]
 801708e:	f04f 0800 	mov.w	r8, #0
 8017092:	07eb      	lsls	r3, r5, #31
 8017094:	d50a      	bpl.n	80170ac <__pow5mult+0x74>
 8017096:	4639      	mov	r1, r7
 8017098:	4622      	mov	r2, r4
 801709a:	4630      	mov	r0, r6
 801709c:	f7ff ff37 	bl	8016f0e <__multiply>
 80170a0:	4681      	mov	r9, r0
 80170a2:	4639      	mov	r1, r7
 80170a4:	4630      	mov	r0, r6
 80170a6:	f7ff fe89 	bl	8016dbc <_Bfree>
 80170aa:	464f      	mov	r7, r9
 80170ac:	106d      	asrs	r5, r5, #1
 80170ae:	d00b      	beq.n	80170c8 <__pow5mult+0x90>
 80170b0:	6820      	ldr	r0, [r4, #0]
 80170b2:	b938      	cbnz	r0, 80170c4 <__pow5mult+0x8c>
 80170b4:	4622      	mov	r2, r4
 80170b6:	4621      	mov	r1, r4
 80170b8:	4630      	mov	r0, r6
 80170ba:	f7ff ff28 	bl	8016f0e <__multiply>
 80170be:	6020      	str	r0, [r4, #0]
 80170c0:	f8c0 8000 	str.w	r8, [r0]
 80170c4:	4604      	mov	r4, r0
 80170c6:	e7e4      	b.n	8017092 <__pow5mult+0x5a>
 80170c8:	4638      	mov	r0, r7
 80170ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80170ce:	bf00      	nop
 80170d0:	08019388 	.word	0x08019388

080170d4 <__lshift>:
 80170d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80170d8:	460c      	mov	r4, r1
 80170da:	4607      	mov	r7, r0
 80170dc:	4616      	mov	r6, r2
 80170de:	6923      	ldr	r3, [r4, #16]
 80170e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80170e4:	eb0a 0903 	add.w	r9, sl, r3
 80170e8:	6849      	ldr	r1, [r1, #4]
 80170ea:	68a3      	ldr	r3, [r4, #8]
 80170ec:	f109 0501 	add.w	r5, r9, #1
 80170f0:	42ab      	cmp	r3, r5
 80170f2:	db32      	blt.n	801715a <__lshift+0x86>
 80170f4:	4638      	mov	r0, r7
 80170f6:	f7ff fe2d 	bl	8016d54 <_Balloc>
 80170fa:	2300      	movs	r3, #0
 80170fc:	4680      	mov	r8, r0
 80170fe:	461a      	mov	r2, r3
 8017100:	f100 0114 	add.w	r1, r0, #20
 8017104:	4553      	cmp	r3, sl
 8017106:	db2b      	blt.n	8017160 <__lshift+0x8c>
 8017108:	6920      	ldr	r0, [r4, #16]
 801710a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801710e:	f104 0314 	add.w	r3, r4, #20
 8017112:	f016 021f 	ands.w	r2, r6, #31
 8017116:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801711a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801711e:	d025      	beq.n	801716c <__lshift+0x98>
 8017120:	2000      	movs	r0, #0
 8017122:	f1c2 0e20 	rsb	lr, r2, #32
 8017126:	468a      	mov	sl, r1
 8017128:	681e      	ldr	r6, [r3, #0]
 801712a:	4096      	lsls	r6, r2
 801712c:	4330      	orrs	r0, r6
 801712e:	f84a 0b04 	str.w	r0, [sl], #4
 8017132:	f853 0b04 	ldr.w	r0, [r3], #4
 8017136:	459c      	cmp	ip, r3
 8017138:	fa20 f00e 	lsr.w	r0, r0, lr
 801713c:	d814      	bhi.n	8017168 <__lshift+0x94>
 801713e:	6048      	str	r0, [r1, #4]
 8017140:	b108      	cbz	r0, 8017146 <__lshift+0x72>
 8017142:	f109 0502 	add.w	r5, r9, #2
 8017146:	3d01      	subs	r5, #1
 8017148:	4638      	mov	r0, r7
 801714a:	f8c8 5010 	str.w	r5, [r8, #16]
 801714e:	4621      	mov	r1, r4
 8017150:	f7ff fe34 	bl	8016dbc <_Bfree>
 8017154:	4640      	mov	r0, r8
 8017156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801715a:	3101      	adds	r1, #1
 801715c:	005b      	lsls	r3, r3, #1
 801715e:	e7c7      	b.n	80170f0 <__lshift+0x1c>
 8017160:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8017164:	3301      	adds	r3, #1
 8017166:	e7cd      	b.n	8017104 <__lshift+0x30>
 8017168:	4651      	mov	r1, sl
 801716a:	e7dc      	b.n	8017126 <__lshift+0x52>
 801716c:	3904      	subs	r1, #4
 801716e:	f853 2b04 	ldr.w	r2, [r3], #4
 8017172:	459c      	cmp	ip, r3
 8017174:	f841 2f04 	str.w	r2, [r1, #4]!
 8017178:	d8f9      	bhi.n	801716e <__lshift+0x9a>
 801717a:	e7e4      	b.n	8017146 <__lshift+0x72>

0801717c <__mcmp>:
 801717c:	6903      	ldr	r3, [r0, #16]
 801717e:	690a      	ldr	r2, [r1, #16]
 8017180:	b530      	push	{r4, r5, lr}
 8017182:	1a9b      	subs	r3, r3, r2
 8017184:	d10c      	bne.n	80171a0 <__mcmp+0x24>
 8017186:	0092      	lsls	r2, r2, #2
 8017188:	3014      	adds	r0, #20
 801718a:	3114      	adds	r1, #20
 801718c:	1884      	adds	r4, r0, r2
 801718e:	4411      	add	r1, r2
 8017190:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8017194:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8017198:	4295      	cmp	r5, r2
 801719a:	d003      	beq.n	80171a4 <__mcmp+0x28>
 801719c:	d305      	bcc.n	80171aa <__mcmp+0x2e>
 801719e:	2301      	movs	r3, #1
 80171a0:	4618      	mov	r0, r3
 80171a2:	bd30      	pop	{r4, r5, pc}
 80171a4:	42a0      	cmp	r0, r4
 80171a6:	d3f3      	bcc.n	8017190 <__mcmp+0x14>
 80171a8:	e7fa      	b.n	80171a0 <__mcmp+0x24>
 80171aa:	f04f 33ff 	mov.w	r3, #4294967295
 80171ae:	e7f7      	b.n	80171a0 <__mcmp+0x24>

080171b0 <__mdiff>:
 80171b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80171b4:	460d      	mov	r5, r1
 80171b6:	4607      	mov	r7, r0
 80171b8:	4611      	mov	r1, r2
 80171ba:	4628      	mov	r0, r5
 80171bc:	4614      	mov	r4, r2
 80171be:	f7ff ffdd 	bl	801717c <__mcmp>
 80171c2:	1e06      	subs	r6, r0, #0
 80171c4:	d108      	bne.n	80171d8 <__mdiff+0x28>
 80171c6:	4631      	mov	r1, r6
 80171c8:	4638      	mov	r0, r7
 80171ca:	f7ff fdc3 	bl	8016d54 <_Balloc>
 80171ce:	2301      	movs	r3, #1
 80171d0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80171d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80171d8:	bfa4      	itt	ge
 80171da:	4623      	movge	r3, r4
 80171dc:	462c      	movge	r4, r5
 80171de:	4638      	mov	r0, r7
 80171e0:	6861      	ldr	r1, [r4, #4]
 80171e2:	bfa6      	itte	ge
 80171e4:	461d      	movge	r5, r3
 80171e6:	2600      	movge	r6, #0
 80171e8:	2601      	movlt	r6, #1
 80171ea:	f7ff fdb3 	bl	8016d54 <_Balloc>
 80171ee:	f04f 0e00 	mov.w	lr, #0
 80171f2:	60c6      	str	r6, [r0, #12]
 80171f4:	692b      	ldr	r3, [r5, #16]
 80171f6:	6926      	ldr	r6, [r4, #16]
 80171f8:	f104 0214 	add.w	r2, r4, #20
 80171fc:	f105 0914 	add.w	r9, r5, #20
 8017200:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8017204:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8017208:	f100 0114 	add.w	r1, r0, #20
 801720c:	f852 ab04 	ldr.w	sl, [r2], #4
 8017210:	f859 5b04 	ldr.w	r5, [r9], #4
 8017214:	fa1f f38a 	uxth.w	r3, sl
 8017218:	4473      	add	r3, lr
 801721a:	b2ac      	uxth	r4, r5
 801721c:	1b1b      	subs	r3, r3, r4
 801721e:	0c2c      	lsrs	r4, r5, #16
 8017220:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8017224:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8017228:	b29b      	uxth	r3, r3
 801722a:	ea4f 4e24 	mov.w	lr, r4, asr #16
 801722e:	45c8      	cmp	r8, r9
 8017230:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8017234:	4694      	mov	ip, r2
 8017236:	f841 4b04 	str.w	r4, [r1], #4
 801723a:	d8e7      	bhi.n	801720c <__mdiff+0x5c>
 801723c:	45bc      	cmp	ip, r7
 801723e:	d304      	bcc.n	801724a <__mdiff+0x9a>
 8017240:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8017244:	b183      	cbz	r3, 8017268 <__mdiff+0xb8>
 8017246:	6106      	str	r6, [r0, #16]
 8017248:	e7c4      	b.n	80171d4 <__mdiff+0x24>
 801724a:	f85c 4b04 	ldr.w	r4, [ip], #4
 801724e:	b2a2      	uxth	r2, r4
 8017250:	4472      	add	r2, lr
 8017252:	1413      	asrs	r3, r2, #16
 8017254:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8017258:	b292      	uxth	r2, r2
 801725a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801725e:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8017262:	f841 2b04 	str.w	r2, [r1], #4
 8017266:	e7e9      	b.n	801723c <__mdiff+0x8c>
 8017268:	3e01      	subs	r6, #1
 801726a:	e7e9      	b.n	8017240 <__mdiff+0x90>

0801726c <__d2b>:
 801726c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8017270:	461c      	mov	r4, r3
 8017272:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8017276:	2101      	movs	r1, #1
 8017278:	4690      	mov	r8, r2
 801727a:	f7ff fd6b 	bl	8016d54 <_Balloc>
 801727e:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8017282:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8017286:	4607      	mov	r7, r0
 8017288:	bb34      	cbnz	r4, 80172d8 <__d2b+0x6c>
 801728a:	9201      	str	r2, [sp, #4]
 801728c:	f1b8 0200 	subs.w	r2, r8, #0
 8017290:	d027      	beq.n	80172e2 <__d2b+0x76>
 8017292:	a802      	add	r0, sp, #8
 8017294:	f840 2d08 	str.w	r2, [r0, #-8]!
 8017298:	f7ff fe01 	bl	8016e9e <__lo0bits>
 801729c:	9900      	ldr	r1, [sp, #0]
 801729e:	b1f0      	cbz	r0, 80172de <__d2b+0x72>
 80172a0:	9a01      	ldr	r2, [sp, #4]
 80172a2:	f1c0 0320 	rsb	r3, r0, #32
 80172a6:	fa02 f303 	lsl.w	r3, r2, r3
 80172aa:	430b      	orrs	r3, r1
 80172ac:	40c2      	lsrs	r2, r0
 80172ae:	617b      	str	r3, [r7, #20]
 80172b0:	9201      	str	r2, [sp, #4]
 80172b2:	9b01      	ldr	r3, [sp, #4]
 80172b4:	2b00      	cmp	r3, #0
 80172b6:	bf14      	ite	ne
 80172b8:	2102      	movne	r1, #2
 80172ba:	2101      	moveq	r1, #1
 80172bc:	61bb      	str	r3, [r7, #24]
 80172be:	6139      	str	r1, [r7, #16]
 80172c0:	b1c4      	cbz	r4, 80172f4 <__d2b+0x88>
 80172c2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80172c6:	4404      	add	r4, r0
 80172c8:	6034      	str	r4, [r6, #0]
 80172ca:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80172ce:	6028      	str	r0, [r5, #0]
 80172d0:	4638      	mov	r0, r7
 80172d2:	b002      	add	sp, #8
 80172d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80172d8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80172dc:	e7d5      	b.n	801728a <__d2b+0x1e>
 80172de:	6179      	str	r1, [r7, #20]
 80172e0:	e7e7      	b.n	80172b2 <__d2b+0x46>
 80172e2:	a801      	add	r0, sp, #4
 80172e4:	f7ff fddb 	bl	8016e9e <__lo0bits>
 80172e8:	2101      	movs	r1, #1
 80172ea:	9b01      	ldr	r3, [sp, #4]
 80172ec:	6139      	str	r1, [r7, #16]
 80172ee:	617b      	str	r3, [r7, #20]
 80172f0:	3020      	adds	r0, #32
 80172f2:	e7e5      	b.n	80172c0 <__d2b+0x54>
 80172f4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80172f8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80172fc:	6030      	str	r0, [r6, #0]
 80172fe:	6918      	ldr	r0, [r3, #16]
 8017300:	f7ff fdae 	bl	8016e60 <__hi0bits>
 8017304:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8017308:	e7e1      	b.n	80172ce <__d2b+0x62>

0801730a <_calloc_r>:
 801730a:	b538      	push	{r3, r4, r5, lr}
 801730c:	fb02 f401 	mul.w	r4, r2, r1
 8017310:	4621      	mov	r1, r4
 8017312:	f7fe f849 	bl	80153a8 <_malloc_r>
 8017316:	4605      	mov	r5, r0
 8017318:	b118      	cbz	r0, 8017322 <_calloc_r+0x18>
 801731a:	4622      	mov	r2, r4
 801731c:	2100      	movs	r1, #0
 801731e:	f7fd ffef 	bl	8015300 <memset>
 8017322:	4628      	mov	r0, r5
 8017324:	bd38      	pop	{r3, r4, r5, pc}

08017326 <__ssputs_r>:
 8017326:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801732a:	688e      	ldr	r6, [r1, #8]
 801732c:	4682      	mov	sl, r0
 801732e:	429e      	cmp	r6, r3
 8017330:	460c      	mov	r4, r1
 8017332:	4690      	mov	r8, r2
 8017334:	4699      	mov	r9, r3
 8017336:	d837      	bhi.n	80173a8 <__ssputs_r+0x82>
 8017338:	898a      	ldrh	r2, [r1, #12]
 801733a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801733e:	d031      	beq.n	80173a4 <__ssputs_r+0x7e>
 8017340:	2302      	movs	r3, #2
 8017342:	6825      	ldr	r5, [r4, #0]
 8017344:	6909      	ldr	r1, [r1, #16]
 8017346:	1a6f      	subs	r7, r5, r1
 8017348:	6965      	ldr	r5, [r4, #20]
 801734a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801734e:	fb95 f5f3 	sdiv	r5, r5, r3
 8017352:	f109 0301 	add.w	r3, r9, #1
 8017356:	443b      	add	r3, r7
 8017358:	429d      	cmp	r5, r3
 801735a:	bf38      	it	cc
 801735c:	461d      	movcc	r5, r3
 801735e:	0553      	lsls	r3, r2, #21
 8017360:	d530      	bpl.n	80173c4 <__ssputs_r+0x9e>
 8017362:	4629      	mov	r1, r5
 8017364:	f7fe f820 	bl	80153a8 <_malloc_r>
 8017368:	4606      	mov	r6, r0
 801736a:	b950      	cbnz	r0, 8017382 <__ssputs_r+0x5c>
 801736c:	230c      	movs	r3, #12
 801736e:	f04f 30ff 	mov.w	r0, #4294967295
 8017372:	f8ca 3000 	str.w	r3, [sl]
 8017376:	89a3      	ldrh	r3, [r4, #12]
 8017378:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801737c:	81a3      	strh	r3, [r4, #12]
 801737e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017382:	463a      	mov	r2, r7
 8017384:	6921      	ldr	r1, [r4, #16]
 8017386:	f7fd ffb0 	bl	80152ea <memcpy>
 801738a:	89a3      	ldrh	r3, [r4, #12]
 801738c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8017390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017394:	81a3      	strh	r3, [r4, #12]
 8017396:	6126      	str	r6, [r4, #16]
 8017398:	443e      	add	r6, r7
 801739a:	6026      	str	r6, [r4, #0]
 801739c:	464e      	mov	r6, r9
 801739e:	6165      	str	r5, [r4, #20]
 80173a0:	1bed      	subs	r5, r5, r7
 80173a2:	60a5      	str	r5, [r4, #8]
 80173a4:	454e      	cmp	r6, r9
 80173a6:	d900      	bls.n	80173aa <__ssputs_r+0x84>
 80173a8:	464e      	mov	r6, r9
 80173aa:	4632      	mov	r2, r6
 80173ac:	4641      	mov	r1, r8
 80173ae:	6820      	ldr	r0, [r4, #0]
 80173b0:	f000 fca4 	bl	8017cfc <memmove>
 80173b4:	68a3      	ldr	r3, [r4, #8]
 80173b6:	2000      	movs	r0, #0
 80173b8:	1b9b      	subs	r3, r3, r6
 80173ba:	60a3      	str	r3, [r4, #8]
 80173bc:	6823      	ldr	r3, [r4, #0]
 80173be:	441e      	add	r6, r3
 80173c0:	6026      	str	r6, [r4, #0]
 80173c2:	e7dc      	b.n	801737e <__ssputs_r+0x58>
 80173c4:	462a      	mov	r2, r5
 80173c6:	f000 fcb2 	bl	8017d2e <_realloc_r>
 80173ca:	4606      	mov	r6, r0
 80173cc:	2800      	cmp	r0, #0
 80173ce:	d1e2      	bne.n	8017396 <__ssputs_r+0x70>
 80173d0:	6921      	ldr	r1, [r4, #16]
 80173d2:	4650      	mov	r0, sl
 80173d4:	f7fd ff9c 	bl	8015310 <_free_r>
 80173d8:	e7c8      	b.n	801736c <__ssputs_r+0x46>
	...

080173dc <_svfiprintf_r>:
 80173dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80173e0:	461d      	mov	r5, r3
 80173e2:	898b      	ldrh	r3, [r1, #12]
 80173e4:	b09d      	sub	sp, #116	; 0x74
 80173e6:	061f      	lsls	r7, r3, #24
 80173e8:	4680      	mov	r8, r0
 80173ea:	460c      	mov	r4, r1
 80173ec:	4616      	mov	r6, r2
 80173ee:	d50f      	bpl.n	8017410 <_svfiprintf_r+0x34>
 80173f0:	690b      	ldr	r3, [r1, #16]
 80173f2:	b96b      	cbnz	r3, 8017410 <_svfiprintf_r+0x34>
 80173f4:	2140      	movs	r1, #64	; 0x40
 80173f6:	f7fd ffd7 	bl	80153a8 <_malloc_r>
 80173fa:	6020      	str	r0, [r4, #0]
 80173fc:	6120      	str	r0, [r4, #16]
 80173fe:	b928      	cbnz	r0, 801740c <_svfiprintf_r+0x30>
 8017400:	230c      	movs	r3, #12
 8017402:	f8c8 3000 	str.w	r3, [r8]
 8017406:	f04f 30ff 	mov.w	r0, #4294967295
 801740a:	e0c8      	b.n	801759e <_svfiprintf_r+0x1c2>
 801740c:	2340      	movs	r3, #64	; 0x40
 801740e:	6163      	str	r3, [r4, #20]
 8017410:	2300      	movs	r3, #0
 8017412:	9309      	str	r3, [sp, #36]	; 0x24
 8017414:	2320      	movs	r3, #32
 8017416:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801741a:	2330      	movs	r3, #48	; 0x30
 801741c:	f04f 0b01 	mov.w	fp, #1
 8017420:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017424:	9503      	str	r5, [sp, #12]
 8017426:	4637      	mov	r7, r6
 8017428:	463d      	mov	r5, r7
 801742a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801742e:	b10b      	cbz	r3, 8017434 <_svfiprintf_r+0x58>
 8017430:	2b25      	cmp	r3, #37	; 0x25
 8017432:	d13e      	bne.n	80174b2 <_svfiprintf_r+0xd6>
 8017434:	ebb7 0a06 	subs.w	sl, r7, r6
 8017438:	d00b      	beq.n	8017452 <_svfiprintf_r+0x76>
 801743a:	4653      	mov	r3, sl
 801743c:	4632      	mov	r2, r6
 801743e:	4621      	mov	r1, r4
 8017440:	4640      	mov	r0, r8
 8017442:	f7ff ff70 	bl	8017326 <__ssputs_r>
 8017446:	3001      	adds	r0, #1
 8017448:	f000 80a4 	beq.w	8017594 <_svfiprintf_r+0x1b8>
 801744c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801744e:	4453      	add	r3, sl
 8017450:	9309      	str	r3, [sp, #36]	; 0x24
 8017452:	783b      	ldrb	r3, [r7, #0]
 8017454:	2b00      	cmp	r3, #0
 8017456:	f000 809d 	beq.w	8017594 <_svfiprintf_r+0x1b8>
 801745a:	2300      	movs	r3, #0
 801745c:	f04f 32ff 	mov.w	r2, #4294967295
 8017460:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017464:	9304      	str	r3, [sp, #16]
 8017466:	9307      	str	r3, [sp, #28]
 8017468:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801746c:	931a      	str	r3, [sp, #104]	; 0x68
 801746e:	462f      	mov	r7, r5
 8017470:	2205      	movs	r2, #5
 8017472:	f817 1b01 	ldrb.w	r1, [r7], #1
 8017476:	4850      	ldr	r0, [pc, #320]	; (80175b8 <_svfiprintf_r+0x1dc>)
 8017478:	f7ff fc5c 	bl	8016d34 <memchr>
 801747c:	9b04      	ldr	r3, [sp, #16]
 801747e:	b9d0      	cbnz	r0, 80174b6 <_svfiprintf_r+0xda>
 8017480:	06d9      	lsls	r1, r3, #27
 8017482:	bf44      	itt	mi
 8017484:	2220      	movmi	r2, #32
 8017486:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801748a:	071a      	lsls	r2, r3, #28
 801748c:	bf44      	itt	mi
 801748e:	222b      	movmi	r2, #43	; 0x2b
 8017490:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017494:	782a      	ldrb	r2, [r5, #0]
 8017496:	2a2a      	cmp	r2, #42	; 0x2a
 8017498:	d015      	beq.n	80174c6 <_svfiprintf_r+0xea>
 801749a:	462f      	mov	r7, r5
 801749c:	2000      	movs	r0, #0
 801749e:	250a      	movs	r5, #10
 80174a0:	9a07      	ldr	r2, [sp, #28]
 80174a2:	4639      	mov	r1, r7
 80174a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80174a8:	3b30      	subs	r3, #48	; 0x30
 80174aa:	2b09      	cmp	r3, #9
 80174ac:	d94d      	bls.n	801754a <_svfiprintf_r+0x16e>
 80174ae:	b1b8      	cbz	r0, 80174e0 <_svfiprintf_r+0x104>
 80174b0:	e00f      	b.n	80174d2 <_svfiprintf_r+0xf6>
 80174b2:	462f      	mov	r7, r5
 80174b4:	e7b8      	b.n	8017428 <_svfiprintf_r+0x4c>
 80174b6:	4a40      	ldr	r2, [pc, #256]	; (80175b8 <_svfiprintf_r+0x1dc>)
 80174b8:	463d      	mov	r5, r7
 80174ba:	1a80      	subs	r0, r0, r2
 80174bc:	fa0b f000 	lsl.w	r0, fp, r0
 80174c0:	4318      	orrs	r0, r3
 80174c2:	9004      	str	r0, [sp, #16]
 80174c4:	e7d3      	b.n	801746e <_svfiprintf_r+0x92>
 80174c6:	9a03      	ldr	r2, [sp, #12]
 80174c8:	1d11      	adds	r1, r2, #4
 80174ca:	6812      	ldr	r2, [r2, #0]
 80174cc:	9103      	str	r1, [sp, #12]
 80174ce:	2a00      	cmp	r2, #0
 80174d0:	db01      	blt.n	80174d6 <_svfiprintf_r+0xfa>
 80174d2:	9207      	str	r2, [sp, #28]
 80174d4:	e004      	b.n	80174e0 <_svfiprintf_r+0x104>
 80174d6:	4252      	negs	r2, r2
 80174d8:	f043 0302 	orr.w	r3, r3, #2
 80174dc:	9207      	str	r2, [sp, #28]
 80174de:	9304      	str	r3, [sp, #16]
 80174e0:	783b      	ldrb	r3, [r7, #0]
 80174e2:	2b2e      	cmp	r3, #46	; 0x2e
 80174e4:	d10c      	bne.n	8017500 <_svfiprintf_r+0x124>
 80174e6:	787b      	ldrb	r3, [r7, #1]
 80174e8:	2b2a      	cmp	r3, #42	; 0x2a
 80174ea:	d133      	bne.n	8017554 <_svfiprintf_r+0x178>
 80174ec:	9b03      	ldr	r3, [sp, #12]
 80174ee:	3702      	adds	r7, #2
 80174f0:	1d1a      	adds	r2, r3, #4
 80174f2:	681b      	ldr	r3, [r3, #0]
 80174f4:	9203      	str	r2, [sp, #12]
 80174f6:	2b00      	cmp	r3, #0
 80174f8:	bfb8      	it	lt
 80174fa:	f04f 33ff 	movlt.w	r3, #4294967295
 80174fe:	9305      	str	r3, [sp, #20]
 8017500:	4d2e      	ldr	r5, [pc, #184]	; (80175bc <_svfiprintf_r+0x1e0>)
 8017502:	2203      	movs	r2, #3
 8017504:	7839      	ldrb	r1, [r7, #0]
 8017506:	4628      	mov	r0, r5
 8017508:	f7ff fc14 	bl	8016d34 <memchr>
 801750c:	b138      	cbz	r0, 801751e <_svfiprintf_r+0x142>
 801750e:	2340      	movs	r3, #64	; 0x40
 8017510:	1b40      	subs	r0, r0, r5
 8017512:	fa03 f000 	lsl.w	r0, r3, r0
 8017516:	9b04      	ldr	r3, [sp, #16]
 8017518:	3701      	adds	r7, #1
 801751a:	4303      	orrs	r3, r0
 801751c:	9304      	str	r3, [sp, #16]
 801751e:	7839      	ldrb	r1, [r7, #0]
 8017520:	2206      	movs	r2, #6
 8017522:	4827      	ldr	r0, [pc, #156]	; (80175c0 <_svfiprintf_r+0x1e4>)
 8017524:	1c7e      	adds	r6, r7, #1
 8017526:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801752a:	f7ff fc03 	bl	8016d34 <memchr>
 801752e:	2800      	cmp	r0, #0
 8017530:	d038      	beq.n	80175a4 <_svfiprintf_r+0x1c8>
 8017532:	4b24      	ldr	r3, [pc, #144]	; (80175c4 <_svfiprintf_r+0x1e8>)
 8017534:	bb13      	cbnz	r3, 801757c <_svfiprintf_r+0x1a0>
 8017536:	9b03      	ldr	r3, [sp, #12]
 8017538:	3307      	adds	r3, #7
 801753a:	f023 0307 	bic.w	r3, r3, #7
 801753e:	3308      	adds	r3, #8
 8017540:	9303      	str	r3, [sp, #12]
 8017542:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017544:	444b      	add	r3, r9
 8017546:	9309      	str	r3, [sp, #36]	; 0x24
 8017548:	e76d      	b.n	8017426 <_svfiprintf_r+0x4a>
 801754a:	fb05 3202 	mla	r2, r5, r2, r3
 801754e:	2001      	movs	r0, #1
 8017550:	460f      	mov	r7, r1
 8017552:	e7a6      	b.n	80174a2 <_svfiprintf_r+0xc6>
 8017554:	2300      	movs	r3, #0
 8017556:	250a      	movs	r5, #10
 8017558:	4619      	mov	r1, r3
 801755a:	3701      	adds	r7, #1
 801755c:	9305      	str	r3, [sp, #20]
 801755e:	4638      	mov	r0, r7
 8017560:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017564:	3a30      	subs	r2, #48	; 0x30
 8017566:	2a09      	cmp	r2, #9
 8017568:	d903      	bls.n	8017572 <_svfiprintf_r+0x196>
 801756a:	2b00      	cmp	r3, #0
 801756c:	d0c8      	beq.n	8017500 <_svfiprintf_r+0x124>
 801756e:	9105      	str	r1, [sp, #20]
 8017570:	e7c6      	b.n	8017500 <_svfiprintf_r+0x124>
 8017572:	fb05 2101 	mla	r1, r5, r1, r2
 8017576:	2301      	movs	r3, #1
 8017578:	4607      	mov	r7, r0
 801757a:	e7f0      	b.n	801755e <_svfiprintf_r+0x182>
 801757c:	ab03      	add	r3, sp, #12
 801757e:	9300      	str	r3, [sp, #0]
 8017580:	4622      	mov	r2, r4
 8017582:	4b11      	ldr	r3, [pc, #68]	; (80175c8 <_svfiprintf_r+0x1ec>)
 8017584:	a904      	add	r1, sp, #16
 8017586:	4640      	mov	r0, r8
 8017588:	f7fd fffa 	bl	8015580 <_printf_float>
 801758c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8017590:	4681      	mov	r9, r0
 8017592:	d1d6      	bne.n	8017542 <_svfiprintf_r+0x166>
 8017594:	89a3      	ldrh	r3, [r4, #12]
 8017596:	065b      	lsls	r3, r3, #25
 8017598:	f53f af35 	bmi.w	8017406 <_svfiprintf_r+0x2a>
 801759c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801759e:	b01d      	add	sp, #116	; 0x74
 80175a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80175a4:	ab03      	add	r3, sp, #12
 80175a6:	9300      	str	r3, [sp, #0]
 80175a8:	4622      	mov	r2, r4
 80175aa:	4b07      	ldr	r3, [pc, #28]	; (80175c8 <_svfiprintf_r+0x1ec>)
 80175ac:	a904      	add	r1, sp, #16
 80175ae:	4640      	mov	r0, r8
 80175b0:	f7fe fa92 	bl	8015ad8 <_printf_i>
 80175b4:	e7ea      	b.n	801758c <_svfiprintf_r+0x1b0>
 80175b6:	bf00      	nop
 80175b8:	08019394 	.word	0x08019394
 80175bc:	0801939a 	.word	0x0801939a
 80175c0:	0801939e 	.word	0x0801939e
 80175c4:	08015581 	.word	0x08015581
 80175c8:	08017327 	.word	0x08017327

080175cc <__sfputc_r>:
 80175cc:	6893      	ldr	r3, [r2, #8]
 80175ce:	b410      	push	{r4}
 80175d0:	3b01      	subs	r3, #1
 80175d2:	2b00      	cmp	r3, #0
 80175d4:	6093      	str	r3, [r2, #8]
 80175d6:	da07      	bge.n	80175e8 <__sfputc_r+0x1c>
 80175d8:	6994      	ldr	r4, [r2, #24]
 80175da:	42a3      	cmp	r3, r4
 80175dc:	db01      	blt.n	80175e2 <__sfputc_r+0x16>
 80175de:	290a      	cmp	r1, #10
 80175e0:	d102      	bne.n	80175e8 <__sfputc_r+0x1c>
 80175e2:	bc10      	pop	{r4}
 80175e4:	f000 b974 	b.w	80178d0 <__swbuf_r>
 80175e8:	6813      	ldr	r3, [r2, #0]
 80175ea:	1c58      	adds	r0, r3, #1
 80175ec:	6010      	str	r0, [r2, #0]
 80175ee:	7019      	strb	r1, [r3, #0]
 80175f0:	4608      	mov	r0, r1
 80175f2:	bc10      	pop	{r4}
 80175f4:	4770      	bx	lr

080175f6 <__sfputs_r>:
 80175f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80175f8:	4606      	mov	r6, r0
 80175fa:	460f      	mov	r7, r1
 80175fc:	4614      	mov	r4, r2
 80175fe:	18d5      	adds	r5, r2, r3
 8017600:	42ac      	cmp	r4, r5
 8017602:	d101      	bne.n	8017608 <__sfputs_r+0x12>
 8017604:	2000      	movs	r0, #0
 8017606:	e007      	b.n	8017618 <__sfputs_r+0x22>
 8017608:	463a      	mov	r2, r7
 801760a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801760e:	4630      	mov	r0, r6
 8017610:	f7ff ffdc 	bl	80175cc <__sfputc_r>
 8017614:	1c43      	adds	r3, r0, #1
 8017616:	d1f3      	bne.n	8017600 <__sfputs_r+0xa>
 8017618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801761c <_vfiprintf_r>:
 801761c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017620:	460c      	mov	r4, r1
 8017622:	b09d      	sub	sp, #116	; 0x74
 8017624:	4617      	mov	r7, r2
 8017626:	461d      	mov	r5, r3
 8017628:	4606      	mov	r6, r0
 801762a:	b118      	cbz	r0, 8017634 <_vfiprintf_r+0x18>
 801762c:	6983      	ldr	r3, [r0, #24]
 801762e:	b90b      	cbnz	r3, 8017634 <_vfiprintf_r+0x18>
 8017630:	f7ff fad2 	bl	8016bd8 <__sinit>
 8017634:	4b7c      	ldr	r3, [pc, #496]	; (8017828 <_vfiprintf_r+0x20c>)
 8017636:	429c      	cmp	r4, r3
 8017638:	d158      	bne.n	80176ec <_vfiprintf_r+0xd0>
 801763a:	6874      	ldr	r4, [r6, #4]
 801763c:	89a3      	ldrh	r3, [r4, #12]
 801763e:	0718      	lsls	r0, r3, #28
 8017640:	d55e      	bpl.n	8017700 <_vfiprintf_r+0xe4>
 8017642:	6923      	ldr	r3, [r4, #16]
 8017644:	2b00      	cmp	r3, #0
 8017646:	d05b      	beq.n	8017700 <_vfiprintf_r+0xe4>
 8017648:	2300      	movs	r3, #0
 801764a:	9309      	str	r3, [sp, #36]	; 0x24
 801764c:	2320      	movs	r3, #32
 801764e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8017652:	2330      	movs	r3, #48	; 0x30
 8017654:	f04f 0b01 	mov.w	fp, #1
 8017658:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801765c:	9503      	str	r5, [sp, #12]
 801765e:	46b8      	mov	r8, r7
 8017660:	4645      	mov	r5, r8
 8017662:	f815 3b01 	ldrb.w	r3, [r5], #1
 8017666:	b10b      	cbz	r3, 801766c <_vfiprintf_r+0x50>
 8017668:	2b25      	cmp	r3, #37	; 0x25
 801766a:	d154      	bne.n	8017716 <_vfiprintf_r+0xfa>
 801766c:	ebb8 0a07 	subs.w	sl, r8, r7
 8017670:	d00b      	beq.n	801768a <_vfiprintf_r+0x6e>
 8017672:	4653      	mov	r3, sl
 8017674:	463a      	mov	r2, r7
 8017676:	4621      	mov	r1, r4
 8017678:	4630      	mov	r0, r6
 801767a:	f7ff ffbc 	bl	80175f6 <__sfputs_r>
 801767e:	3001      	adds	r0, #1
 8017680:	f000 80c2 	beq.w	8017808 <_vfiprintf_r+0x1ec>
 8017684:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017686:	4453      	add	r3, sl
 8017688:	9309      	str	r3, [sp, #36]	; 0x24
 801768a:	f898 3000 	ldrb.w	r3, [r8]
 801768e:	2b00      	cmp	r3, #0
 8017690:	f000 80ba 	beq.w	8017808 <_vfiprintf_r+0x1ec>
 8017694:	2300      	movs	r3, #0
 8017696:	f04f 32ff 	mov.w	r2, #4294967295
 801769a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801769e:	9304      	str	r3, [sp, #16]
 80176a0:	9307      	str	r3, [sp, #28]
 80176a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80176a6:	931a      	str	r3, [sp, #104]	; 0x68
 80176a8:	46a8      	mov	r8, r5
 80176aa:	2205      	movs	r2, #5
 80176ac:	f818 1b01 	ldrb.w	r1, [r8], #1
 80176b0:	485e      	ldr	r0, [pc, #376]	; (801782c <_vfiprintf_r+0x210>)
 80176b2:	f7ff fb3f 	bl	8016d34 <memchr>
 80176b6:	9b04      	ldr	r3, [sp, #16]
 80176b8:	bb78      	cbnz	r0, 801771a <_vfiprintf_r+0xfe>
 80176ba:	06d9      	lsls	r1, r3, #27
 80176bc:	bf44      	itt	mi
 80176be:	2220      	movmi	r2, #32
 80176c0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80176c4:	071a      	lsls	r2, r3, #28
 80176c6:	bf44      	itt	mi
 80176c8:	222b      	movmi	r2, #43	; 0x2b
 80176ca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80176ce:	782a      	ldrb	r2, [r5, #0]
 80176d0:	2a2a      	cmp	r2, #42	; 0x2a
 80176d2:	d02a      	beq.n	801772a <_vfiprintf_r+0x10e>
 80176d4:	46a8      	mov	r8, r5
 80176d6:	2000      	movs	r0, #0
 80176d8:	250a      	movs	r5, #10
 80176da:	9a07      	ldr	r2, [sp, #28]
 80176dc:	4641      	mov	r1, r8
 80176de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80176e2:	3b30      	subs	r3, #48	; 0x30
 80176e4:	2b09      	cmp	r3, #9
 80176e6:	d969      	bls.n	80177bc <_vfiprintf_r+0x1a0>
 80176e8:	b360      	cbz	r0, 8017744 <_vfiprintf_r+0x128>
 80176ea:	e024      	b.n	8017736 <_vfiprintf_r+0x11a>
 80176ec:	4b50      	ldr	r3, [pc, #320]	; (8017830 <_vfiprintf_r+0x214>)
 80176ee:	429c      	cmp	r4, r3
 80176f0:	d101      	bne.n	80176f6 <_vfiprintf_r+0xda>
 80176f2:	68b4      	ldr	r4, [r6, #8]
 80176f4:	e7a2      	b.n	801763c <_vfiprintf_r+0x20>
 80176f6:	4b4f      	ldr	r3, [pc, #316]	; (8017834 <_vfiprintf_r+0x218>)
 80176f8:	429c      	cmp	r4, r3
 80176fa:	bf08      	it	eq
 80176fc:	68f4      	ldreq	r4, [r6, #12]
 80176fe:	e79d      	b.n	801763c <_vfiprintf_r+0x20>
 8017700:	4621      	mov	r1, r4
 8017702:	4630      	mov	r0, r6
 8017704:	f000 f956 	bl	80179b4 <__swsetup_r>
 8017708:	2800      	cmp	r0, #0
 801770a:	d09d      	beq.n	8017648 <_vfiprintf_r+0x2c>
 801770c:	f04f 30ff 	mov.w	r0, #4294967295
 8017710:	b01d      	add	sp, #116	; 0x74
 8017712:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017716:	46a8      	mov	r8, r5
 8017718:	e7a2      	b.n	8017660 <_vfiprintf_r+0x44>
 801771a:	4a44      	ldr	r2, [pc, #272]	; (801782c <_vfiprintf_r+0x210>)
 801771c:	4645      	mov	r5, r8
 801771e:	1a80      	subs	r0, r0, r2
 8017720:	fa0b f000 	lsl.w	r0, fp, r0
 8017724:	4318      	orrs	r0, r3
 8017726:	9004      	str	r0, [sp, #16]
 8017728:	e7be      	b.n	80176a8 <_vfiprintf_r+0x8c>
 801772a:	9a03      	ldr	r2, [sp, #12]
 801772c:	1d11      	adds	r1, r2, #4
 801772e:	6812      	ldr	r2, [r2, #0]
 8017730:	9103      	str	r1, [sp, #12]
 8017732:	2a00      	cmp	r2, #0
 8017734:	db01      	blt.n	801773a <_vfiprintf_r+0x11e>
 8017736:	9207      	str	r2, [sp, #28]
 8017738:	e004      	b.n	8017744 <_vfiprintf_r+0x128>
 801773a:	4252      	negs	r2, r2
 801773c:	f043 0302 	orr.w	r3, r3, #2
 8017740:	9207      	str	r2, [sp, #28]
 8017742:	9304      	str	r3, [sp, #16]
 8017744:	f898 3000 	ldrb.w	r3, [r8]
 8017748:	2b2e      	cmp	r3, #46	; 0x2e
 801774a:	d10e      	bne.n	801776a <_vfiprintf_r+0x14e>
 801774c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8017750:	2b2a      	cmp	r3, #42	; 0x2a
 8017752:	d138      	bne.n	80177c6 <_vfiprintf_r+0x1aa>
 8017754:	9b03      	ldr	r3, [sp, #12]
 8017756:	f108 0802 	add.w	r8, r8, #2
 801775a:	1d1a      	adds	r2, r3, #4
 801775c:	681b      	ldr	r3, [r3, #0]
 801775e:	9203      	str	r2, [sp, #12]
 8017760:	2b00      	cmp	r3, #0
 8017762:	bfb8      	it	lt
 8017764:	f04f 33ff 	movlt.w	r3, #4294967295
 8017768:	9305      	str	r3, [sp, #20]
 801776a:	4d33      	ldr	r5, [pc, #204]	; (8017838 <_vfiprintf_r+0x21c>)
 801776c:	2203      	movs	r2, #3
 801776e:	f898 1000 	ldrb.w	r1, [r8]
 8017772:	4628      	mov	r0, r5
 8017774:	f7ff fade 	bl	8016d34 <memchr>
 8017778:	b140      	cbz	r0, 801778c <_vfiprintf_r+0x170>
 801777a:	2340      	movs	r3, #64	; 0x40
 801777c:	1b40      	subs	r0, r0, r5
 801777e:	fa03 f000 	lsl.w	r0, r3, r0
 8017782:	9b04      	ldr	r3, [sp, #16]
 8017784:	f108 0801 	add.w	r8, r8, #1
 8017788:	4303      	orrs	r3, r0
 801778a:	9304      	str	r3, [sp, #16]
 801778c:	f898 1000 	ldrb.w	r1, [r8]
 8017790:	2206      	movs	r2, #6
 8017792:	482a      	ldr	r0, [pc, #168]	; (801783c <_vfiprintf_r+0x220>)
 8017794:	f108 0701 	add.w	r7, r8, #1
 8017798:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801779c:	f7ff faca 	bl	8016d34 <memchr>
 80177a0:	2800      	cmp	r0, #0
 80177a2:	d037      	beq.n	8017814 <_vfiprintf_r+0x1f8>
 80177a4:	4b26      	ldr	r3, [pc, #152]	; (8017840 <_vfiprintf_r+0x224>)
 80177a6:	bb1b      	cbnz	r3, 80177f0 <_vfiprintf_r+0x1d4>
 80177a8:	9b03      	ldr	r3, [sp, #12]
 80177aa:	3307      	adds	r3, #7
 80177ac:	f023 0307 	bic.w	r3, r3, #7
 80177b0:	3308      	adds	r3, #8
 80177b2:	9303      	str	r3, [sp, #12]
 80177b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80177b6:	444b      	add	r3, r9
 80177b8:	9309      	str	r3, [sp, #36]	; 0x24
 80177ba:	e750      	b.n	801765e <_vfiprintf_r+0x42>
 80177bc:	fb05 3202 	mla	r2, r5, r2, r3
 80177c0:	2001      	movs	r0, #1
 80177c2:	4688      	mov	r8, r1
 80177c4:	e78a      	b.n	80176dc <_vfiprintf_r+0xc0>
 80177c6:	2300      	movs	r3, #0
 80177c8:	250a      	movs	r5, #10
 80177ca:	4619      	mov	r1, r3
 80177cc:	f108 0801 	add.w	r8, r8, #1
 80177d0:	9305      	str	r3, [sp, #20]
 80177d2:	4640      	mov	r0, r8
 80177d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80177d8:	3a30      	subs	r2, #48	; 0x30
 80177da:	2a09      	cmp	r2, #9
 80177dc:	d903      	bls.n	80177e6 <_vfiprintf_r+0x1ca>
 80177de:	2b00      	cmp	r3, #0
 80177e0:	d0c3      	beq.n	801776a <_vfiprintf_r+0x14e>
 80177e2:	9105      	str	r1, [sp, #20]
 80177e4:	e7c1      	b.n	801776a <_vfiprintf_r+0x14e>
 80177e6:	fb05 2101 	mla	r1, r5, r1, r2
 80177ea:	2301      	movs	r3, #1
 80177ec:	4680      	mov	r8, r0
 80177ee:	e7f0      	b.n	80177d2 <_vfiprintf_r+0x1b6>
 80177f0:	ab03      	add	r3, sp, #12
 80177f2:	9300      	str	r3, [sp, #0]
 80177f4:	4622      	mov	r2, r4
 80177f6:	4b13      	ldr	r3, [pc, #76]	; (8017844 <_vfiprintf_r+0x228>)
 80177f8:	a904      	add	r1, sp, #16
 80177fa:	4630      	mov	r0, r6
 80177fc:	f7fd fec0 	bl	8015580 <_printf_float>
 8017800:	f1b0 3fff 	cmp.w	r0, #4294967295
 8017804:	4681      	mov	r9, r0
 8017806:	d1d5      	bne.n	80177b4 <_vfiprintf_r+0x198>
 8017808:	89a3      	ldrh	r3, [r4, #12]
 801780a:	065b      	lsls	r3, r3, #25
 801780c:	f53f af7e 	bmi.w	801770c <_vfiprintf_r+0xf0>
 8017810:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017812:	e77d      	b.n	8017710 <_vfiprintf_r+0xf4>
 8017814:	ab03      	add	r3, sp, #12
 8017816:	9300      	str	r3, [sp, #0]
 8017818:	4622      	mov	r2, r4
 801781a:	4b0a      	ldr	r3, [pc, #40]	; (8017844 <_vfiprintf_r+0x228>)
 801781c:	a904      	add	r1, sp, #16
 801781e:	4630      	mov	r0, r6
 8017820:	f7fe f95a 	bl	8015ad8 <_printf_i>
 8017824:	e7ec      	b.n	8017800 <_vfiprintf_r+0x1e4>
 8017826:	bf00      	nop
 8017828:	08019248 	.word	0x08019248
 801782c:	08019394 	.word	0x08019394
 8017830:	08019268 	.word	0x08019268
 8017834:	08019228 	.word	0x08019228
 8017838:	0801939a 	.word	0x0801939a
 801783c:	0801939e 	.word	0x0801939e
 8017840:	08015581 	.word	0x08015581
 8017844:	080175f7 	.word	0x080175f7

08017848 <__sread>:
 8017848:	b510      	push	{r4, lr}
 801784a:	460c      	mov	r4, r1
 801784c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017850:	f000 fa94 	bl	8017d7c <_read_r>
 8017854:	2800      	cmp	r0, #0
 8017856:	bfab      	itete	ge
 8017858:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801785a:	89a3      	ldrhlt	r3, [r4, #12]
 801785c:	181b      	addge	r3, r3, r0
 801785e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8017862:	bfac      	ite	ge
 8017864:	6563      	strge	r3, [r4, #84]	; 0x54
 8017866:	81a3      	strhlt	r3, [r4, #12]
 8017868:	bd10      	pop	{r4, pc}

0801786a <__swrite>:
 801786a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801786e:	461f      	mov	r7, r3
 8017870:	898b      	ldrh	r3, [r1, #12]
 8017872:	4605      	mov	r5, r0
 8017874:	05db      	lsls	r3, r3, #23
 8017876:	460c      	mov	r4, r1
 8017878:	4616      	mov	r6, r2
 801787a:	d505      	bpl.n	8017888 <__swrite+0x1e>
 801787c:	2302      	movs	r3, #2
 801787e:	2200      	movs	r2, #0
 8017880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017884:	f000 f9c4 	bl	8017c10 <_lseek_r>
 8017888:	89a3      	ldrh	r3, [r4, #12]
 801788a:	4632      	mov	r2, r6
 801788c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8017890:	81a3      	strh	r3, [r4, #12]
 8017892:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017896:	463b      	mov	r3, r7
 8017898:	4628      	mov	r0, r5
 801789a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801789e:	f000 b877 	b.w	8017990 <_write_r>

080178a2 <__sseek>:
 80178a2:	b510      	push	{r4, lr}
 80178a4:	460c      	mov	r4, r1
 80178a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80178aa:	f000 f9b1 	bl	8017c10 <_lseek_r>
 80178ae:	1c43      	adds	r3, r0, #1
 80178b0:	89a3      	ldrh	r3, [r4, #12]
 80178b2:	bf15      	itete	ne
 80178b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80178b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80178ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80178be:	81a3      	strheq	r3, [r4, #12]
 80178c0:	bf18      	it	ne
 80178c2:	81a3      	strhne	r3, [r4, #12]
 80178c4:	bd10      	pop	{r4, pc}

080178c6 <__sclose>:
 80178c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80178ca:	f000 b8e1 	b.w	8017a90 <_close_r>
	...

080178d0 <__swbuf_r>:
 80178d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80178d2:	460e      	mov	r6, r1
 80178d4:	4614      	mov	r4, r2
 80178d6:	4605      	mov	r5, r0
 80178d8:	b118      	cbz	r0, 80178e2 <__swbuf_r+0x12>
 80178da:	6983      	ldr	r3, [r0, #24]
 80178dc:	b90b      	cbnz	r3, 80178e2 <__swbuf_r+0x12>
 80178de:	f7ff f97b 	bl	8016bd8 <__sinit>
 80178e2:	4b21      	ldr	r3, [pc, #132]	; (8017968 <__swbuf_r+0x98>)
 80178e4:	429c      	cmp	r4, r3
 80178e6:	d12a      	bne.n	801793e <__swbuf_r+0x6e>
 80178e8:	686c      	ldr	r4, [r5, #4]
 80178ea:	69a3      	ldr	r3, [r4, #24]
 80178ec:	60a3      	str	r3, [r4, #8]
 80178ee:	89a3      	ldrh	r3, [r4, #12]
 80178f0:	071a      	lsls	r2, r3, #28
 80178f2:	d52e      	bpl.n	8017952 <__swbuf_r+0x82>
 80178f4:	6923      	ldr	r3, [r4, #16]
 80178f6:	b363      	cbz	r3, 8017952 <__swbuf_r+0x82>
 80178f8:	6923      	ldr	r3, [r4, #16]
 80178fa:	6820      	ldr	r0, [r4, #0]
 80178fc:	b2f6      	uxtb	r6, r6
 80178fe:	1ac0      	subs	r0, r0, r3
 8017900:	6963      	ldr	r3, [r4, #20]
 8017902:	4637      	mov	r7, r6
 8017904:	4283      	cmp	r3, r0
 8017906:	dc04      	bgt.n	8017912 <__swbuf_r+0x42>
 8017908:	4621      	mov	r1, r4
 801790a:	4628      	mov	r0, r5
 801790c:	f000 f956 	bl	8017bbc <_fflush_r>
 8017910:	bb28      	cbnz	r0, 801795e <__swbuf_r+0x8e>
 8017912:	68a3      	ldr	r3, [r4, #8]
 8017914:	3001      	adds	r0, #1
 8017916:	3b01      	subs	r3, #1
 8017918:	60a3      	str	r3, [r4, #8]
 801791a:	6823      	ldr	r3, [r4, #0]
 801791c:	1c5a      	adds	r2, r3, #1
 801791e:	6022      	str	r2, [r4, #0]
 8017920:	701e      	strb	r6, [r3, #0]
 8017922:	6963      	ldr	r3, [r4, #20]
 8017924:	4283      	cmp	r3, r0
 8017926:	d004      	beq.n	8017932 <__swbuf_r+0x62>
 8017928:	89a3      	ldrh	r3, [r4, #12]
 801792a:	07db      	lsls	r3, r3, #31
 801792c:	d519      	bpl.n	8017962 <__swbuf_r+0x92>
 801792e:	2e0a      	cmp	r6, #10
 8017930:	d117      	bne.n	8017962 <__swbuf_r+0x92>
 8017932:	4621      	mov	r1, r4
 8017934:	4628      	mov	r0, r5
 8017936:	f000 f941 	bl	8017bbc <_fflush_r>
 801793a:	b190      	cbz	r0, 8017962 <__swbuf_r+0x92>
 801793c:	e00f      	b.n	801795e <__swbuf_r+0x8e>
 801793e:	4b0b      	ldr	r3, [pc, #44]	; (801796c <__swbuf_r+0x9c>)
 8017940:	429c      	cmp	r4, r3
 8017942:	d101      	bne.n	8017948 <__swbuf_r+0x78>
 8017944:	68ac      	ldr	r4, [r5, #8]
 8017946:	e7d0      	b.n	80178ea <__swbuf_r+0x1a>
 8017948:	4b09      	ldr	r3, [pc, #36]	; (8017970 <__swbuf_r+0xa0>)
 801794a:	429c      	cmp	r4, r3
 801794c:	bf08      	it	eq
 801794e:	68ec      	ldreq	r4, [r5, #12]
 8017950:	e7cb      	b.n	80178ea <__swbuf_r+0x1a>
 8017952:	4621      	mov	r1, r4
 8017954:	4628      	mov	r0, r5
 8017956:	f000 f82d 	bl	80179b4 <__swsetup_r>
 801795a:	2800      	cmp	r0, #0
 801795c:	d0cc      	beq.n	80178f8 <__swbuf_r+0x28>
 801795e:	f04f 37ff 	mov.w	r7, #4294967295
 8017962:	4638      	mov	r0, r7
 8017964:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017966:	bf00      	nop
 8017968:	08019248 	.word	0x08019248
 801796c:	08019268 	.word	0x08019268
 8017970:	08019228 	.word	0x08019228

08017974 <__ascii_wctomb>:
 8017974:	b149      	cbz	r1, 801798a <__ascii_wctomb+0x16>
 8017976:	2aff      	cmp	r2, #255	; 0xff
 8017978:	bf8b      	itete	hi
 801797a:	238a      	movhi	r3, #138	; 0x8a
 801797c:	700a      	strbls	r2, [r1, #0]
 801797e:	6003      	strhi	r3, [r0, #0]
 8017980:	2001      	movls	r0, #1
 8017982:	bf88      	it	hi
 8017984:	f04f 30ff 	movhi.w	r0, #4294967295
 8017988:	4770      	bx	lr
 801798a:	4608      	mov	r0, r1
 801798c:	4770      	bx	lr
	...

08017990 <_write_r>:
 8017990:	b538      	push	{r3, r4, r5, lr}
 8017992:	4605      	mov	r5, r0
 8017994:	4608      	mov	r0, r1
 8017996:	4611      	mov	r1, r2
 8017998:	2200      	movs	r2, #0
 801799a:	4c05      	ldr	r4, [pc, #20]	; (80179b0 <_write_r+0x20>)
 801799c:	6022      	str	r2, [r4, #0]
 801799e:	461a      	mov	r2, r3
 80179a0:	f7eb fb41 	bl	8003026 <_write>
 80179a4:	1c43      	adds	r3, r0, #1
 80179a6:	d102      	bne.n	80179ae <_write_r+0x1e>
 80179a8:	6823      	ldr	r3, [r4, #0]
 80179aa:	b103      	cbz	r3, 80179ae <_write_r+0x1e>
 80179ac:	602b      	str	r3, [r5, #0]
 80179ae:	bd38      	pop	{r3, r4, r5, pc}
 80179b0:	20008310 	.word	0x20008310

080179b4 <__swsetup_r>:
 80179b4:	4b32      	ldr	r3, [pc, #200]	; (8017a80 <__swsetup_r+0xcc>)
 80179b6:	b570      	push	{r4, r5, r6, lr}
 80179b8:	681d      	ldr	r5, [r3, #0]
 80179ba:	4606      	mov	r6, r0
 80179bc:	460c      	mov	r4, r1
 80179be:	b125      	cbz	r5, 80179ca <__swsetup_r+0x16>
 80179c0:	69ab      	ldr	r3, [r5, #24]
 80179c2:	b913      	cbnz	r3, 80179ca <__swsetup_r+0x16>
 80179c4:	4628      	mov	r0, r5
 80179c6:	f7ff f907 	bl	8016bd8 <__sinit>
 80179ca:	4b2e      	ldr	r3, [pc, #184]	; (8017a84 <__swsetup_r+0xd0>)
 80179cc:	429c      	cmp	r4, r3
 80179ce:	d10f      	bne.n	80179f0 <__swsetup_r+0x3c>
 80179d0:	686c      	ldr	r4, [r5, #4]
 80179d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80179d6:	b29a      	uxth	r2, r3
 80179d8:	0715      	lsls	r5, r2, #28
 80179da:	d42c      	bmi.n	8017a36 <__swsetup_r+0x82>
 80179dc:	06d0      	lsls	r0, r2, #27
 80179de:	d411      	bmi.n	8017a04 <__swsetup_r+0x50>
 80179e0:	2209      	movs	r2, #9
 80179e2:	6032      	str	r2, [r6, #0]
 80179e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80179e8:	81a3      	strh	r3, [r4, #12]
 80179ea:	f04f 30ff 	mov.w	r0, #4294967295
 80179ee:	e03e      	b.n	8017a6e <__swsetup_r+0xba>
 80179f0:	4b25      	ldr	r3, [pc, #148]	; (8017a88 <__swsetup_r+0xd4>)
 80179f2:	429c      	cmp	r4, r3
 80179f4:	d101      	bne.n	80179fa <__swsetup_r+0x46>
 80179f6:	68ac      	ldr	r4, [r5, #8]
 80179f8:	e7eb      	b.n	80179d2 <__swsetup_r+0x1e>
 80179fa:	4b24      	ldr	r3, [pc, #144]	; (8017a8c <__swsetup_r+0xd8>)
 80179fc:	429c      	cmp	r4, r3
 80179fe:	bf08      	it	eq
 8017a00:	68ec      	ldreq	r4, [r5, #12]
 8017a02:	e7e6      	b.n	80179d2 <__swsetup_r+0x1e>
 8017a04:	0751      	lsls	r1, r2, #29
 8017a06:	d512      	bpl.n	8017a2e <__swsetup_r+0x7a>
 8017a08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017a0a:	b141      	cbz	r1, 8017a1e <__swsetup_r+0x6a>
 8017a0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017a10:	4299      	cmp	r1, r3
 8017a12:	d002      	beq.n	8017a1a <__swsetup_r+0x66>
 8017a14:	4630      	mov	r0, r6
 8017a16:	f7fd fc7b 	bl	8015310 <_free_r>
 8017a1a:	2300      	movs	r3, #0
 8017a1c:	6363      	str	r3, [r4, #52]	; 0x34
 8017a1e:	89a3      	ldrh	r3, [r4, #12]
 8017a20:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8017a24:	81a3      	strh	r3, [r4, #12]
 8017a26:	2300      	movs	r3, #0
 8017a28:	6063      	str	r3, [r4, #4]
 8017a2a:	6923      	ldr	r3, [r4, #16]
 8017a2c:	6023      	str	r3, [r4, #0]
 8017a2e:	89a3      	ldrh	r3, [r4, #12]
 8017a30:	f043 0308 	orr.w	r3, r3, #8
 8017a34:	81a3      	strh	r3, [r4, #12]
 8017a36:	6923      	ldr	r3, [r4, #16]
 8017a38:	b94b      	cbnz	r3, 8017a4e <__swsetup_r+0x9a>
 8017a3a:	89a3      	ldrh	r3, [r4, #12]
 8017a3c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8017a40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017a44:	d003      	beq.n	8017a4e <__swsetup_r+0x9a>
 8017a46:	4621      	mov	r1, r4
 8017a48:	4630      	mov	r0, r6
 8017a4a:	f000 f917 	bl	8017c7c <__smakebuf_r>
 8017a4e:	89a2      	ldrh	r2, [r4, #12]
 8017a50:	f012 0301 	ands.w	r3, r2, #1
 8017a54:	d00c      	beq.n	8017a70 <__swsetup_r+0xbc>
 8017a56:	2300      	movs	r3, #0
 8017a58:	60a3      	str	r3, [r4, #8]
 8017a5a:	6963      	ldr	r3, [r4, #20]
 8017a5c:	425b      	negs	r3, r3
 8017a5e:	61a3      	str	r3, [r4, #24]
 8017a60:	6923      	ldr	r3, [r4, #16]
 8017a62:	b953      	cbnz	r3, 8017a7a <__swsetup_r+0xc6>
 8017a64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017a68:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8017a6c:	d1ba      	bne.n	80179e4 <__swsetup_r+0x30>
 8017a6e:	bd70      	pop	{r4, r5, r6, pc}
 8017a70:	0792      	lsls	r2, r2, #30
 8017a72:	bf58      	it	pl
 8017a74:	6963      	ldrpl	r3, [r4, #20]
 8017a76:	60a3      	str	r3, [r4, #8]
 8017a78:	e7f2      	b.n	8017a60 <__swsetup_r+0xac>
 8017a7a:	2000      	movs	r0, #0
 8017a7c:	e7f7      	b.n	8017a6e <__swsetup_r+0xba>
 8017a7e:	bf00      	nop
 8017a80:	2000029c 	.word	0x2000029c
 8017a84:	08019248 	.word	0x08019248
 8017a88:	08019268 	.word	0x08019268
 8017a8c:	08019228 	.word	0x08019228

08017a90 <_close_r>:
 8017a90:	b538      	push	{r3, r4, r5, lr}
 8017a92:	2300      	movs	r3, #0
 8017a94:	4c05      	ldr	r4, [pc, #20]	; (8017aac <_close_r+0x1c>)
 8017a96:	4605      	mov	r5, r0
 8017a98:	4608      	mov	r0, r1
 8017a9a:	6023      	str	r3, [r4, #0]
 8017a9c:	f7eb fadf 	bl	800305e <_close>
 8017aa0:	1c43      	adds	r3, r0, #1
 8017aa2:	d102      	bne.n	8017aaa <_close_r+0x1a>
 8017aa4:	6823      	ldr	r3, [r4, #0]
 8017aa6:	b103      	cbz	r3, 8017aaa <_close_r+0x1a>
 8017aa8:	602b      	str	r3, [r5, #0]
 8017aaa:	bd38      	pop	{r3, r4, r5, pc}
 8017aac:	20008310 	.word	0x20008310

08017ab0 <__sflush_r>:
 8017ab0:	898a      	ldrh	r2, [r1, #12]
 8017ab2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017ab6:	4605      	mov	r5, r0
 8017ab8:	0710      	lsls	r0, r2, #28
 8017aba:	460c      	mov	r4, r1
 8017abc:	d458      	bmi.n	8017b70 <__sflush_r+0xc0>
 8017abe:	684b      	ldr	r3, [r1, #4]
 8017ac0:	2b00      	cmp	r3, #0
 8017ac2:	dc05      	bgt.n	8017ad0 <__sflush_r+0x20>
 8017ac4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8017ac6:	2b00      	cmp	r3, #0
 8017ac8:	dc02      	bgt.n	8017ad0 <__sflush_r+0x20>
 8017aca:	2000      	movs	r0, #0
 8017acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017ad0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8017ad2:	2e00      	cmp	r6, #0
 8017ad4:	d0f9      	beq.n	8017aca <__sflush_r+0x1a>
 8017ad6:	2300      	movs	r3, #0
 8017ad8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8017adc:	682f      	ldr	r7, [r5, #0]
 8017ade:	6a21      	ldr	r1, [r4, #32]
 8017ae0:	602b      	str	r3, [r5, #0]
 8017ae2:	d032      	beq.n	8017b4a <__sflush_r+0x9a>
 8017ae4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8017ae6:	89a3      	ldrh	r3, [r4, #12]
 8017ae8:	075a      	lsls	r2, r3, #29
 8017aea:	d505      	bpl.n	8017af8 <__sflush_r+0x48>
 8017aec:	6863      	ldr	r3, [r4, #4]
 8017aee:	1ac0      	subs	r0, r0, r3
 8017af0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8017af2:	b10b      	cbz	r3, 8017af8 <__sflush_r+0x48>
 8017af4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8017af6:	1ac0      	subs	r0, r0, r3
 8017af8:	2300      	movs	r3, #0
 8017afa:	4602      	mov	r2, r0
 8017afc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8017afe:	6a21      	ldr	r1, [r4, #32]
 8017b00:	4628      	mov	r0, r5
 8017b02:	47b0      	blx	r6
 8017b04:	1c43      	adds	r3, r0, #1
 8017b06:	89a3      	ldrh	r3, [r4, #12]
 8017b08:	d106      	bne.n	8017b18 <__sflush_r+0x68>
 8017b0a:	6829      	ldr	r1, [r5, #0]
 8017b0c:	291d      	cmp	r1, #29
 8017b0e:	d848      	bhi.n	8017ba2 <__sflush_r+0xf2>
 8017b10:	4a29      	ldr	r2, [pc, #164]	; (8017bb8 <__sflush_r+0x108>)
 8017b12:	40ca      	lsrs	r2, r1
 8017b14:	07d6      	lsls	r6, r2, #31
 8017b16:	d544      	bpl.n	8017ba2 <__sflush_r+0xf2>
 8017b18:	2200      	movs	r2, #0
 8017b1a:	6062      	str	r2, [r4, #4]
 8017b1c:	6922      	ldr	r2, [r4, #16]
 8017b1e:	04d9      	lsls	r1, r3, #19
 8017b20:	6022      	str	r2, [r4, #0]
 8017b22:	d504      	bpl.n	8017b2e <__sflush_r+0x7e>
 8017b24:	1c42      	adds	r2, r0, #1
 8017b26:	d101      	bne.n	8017b2c <__sflush_r+0x7c>
 8017b28:	682b      	ldr	r3, [r5, #0]
 8017b2a:	b903      	cbnz	r3, 8017b2e <__sflush_r+0x7e>
 8017b2c:	6560      	str	r0, [r4, #84]	; 0x54
 8017b2e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017b30:	602f      	str	r7, [r5, #0]
 8017b32:	2900      	cmp	r1, #0
 8017b34:	d0c9      	beq.n	8017aca <__sflush_r+0x1a>
 8017b36:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017b3a:	4299      	cmp	r1, r3
 8017b3c:	d002      	beq.n	8017b44 <__sflush_r+0x94>
 8017b3e:	4628      	mov	r0, r5
 8017b40:	f7fd fbe6 	bl	8015310 <_free_r>
 8017b44:	2000      	movs	r0, #0
 8017b46:	6360      	str	r0, [r4, #52]	; 0x34
 8017b48:	e7c0      	b.n	8017acc <__sflush_r+0x1c>
 8017b4a:	2301      	movs	r3, #1
 8017b4c:	4628      	mov	r0, r5
 8017b4e:	47b0      	blx	r6
 8017b50:	1c41      	adds	r1, r0, #1
 8017b52:	d1c8      	bne.n	8017ae6 <__sflush_r+0x36>
 8017b54:	682b      	ldr	r3, [r5, #0]
 8017b56:	2b00      	cmp	r3, #0
 8017b58:	d0c5      	beq.n	8017ae6 <__sflush_r+0x36>
 8017b5a:	2b1d      	cmp	r3, #29
 8017b5c:	d001      	beq.n	8017b62 <__sflush_r+0xb2>
 8017b5e:	2b16      	cmp	r3, #22
 8017b60:	d101      	bne.n	8017b66 <__sflush_r+0xb6>
 8017b62:	602f      	str	r7, [r5, #0]
 8017b64:	e7b1      	b.n	8017aca <__sflush_r+0x1a>
 8017b66:	89a3      	ldrh	r3, [r4, #12]
 8017b68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017b6c:	81a3      	strh	r3, [r4, #12]
 8017b6e:	e7ad      	b.n	8017acc <__sflush_r+0x1c>
 8017b70:	690f      	ldr	r7, [r1, #16]
 8017b72:	2f00      	cmp	r7, #0
 8017b74:	d0a9      	beq.n	8017aca <__sflush_r+0x1a>
 8017b76:	0793      	lsls	r3, r2, #30
 8017b78:	bf18      	it	ne
 8017b7a:	2300      	movne	r3, #0
 8017b7c:	680e      	ldr	r6, [r1, #0]
 8017b7e:	bf08      	it	eq
 8017b80:	694b      	ldreq	r3, [r1, #20]
 8017b82:	eba6 0807 	sub.w	r8, r6, r7
 8017b86:	600f      	str	r7, [r1, #0]
 8017b88:	608b      	str	r3, [r1, #8]
 8017b8a:	f1b8 0f00 	cmp.w	r8, #0
 8017b8e:	dd9c      	ble.n	8017aca <__sflush_r+0x1a>
 8017b90:	4643      	mov	r3, r8
 8017b92:	463a      	mov	r2, r7
 8017b94:	6a21      	ldr	r1, [r4, #32]
 8017b96:	4628      	mov	r0, r5
 8017b98:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8017b9a:	47b0      	blx	r6
 8017b9c:	2800      	cmp	r0, #0
 8017b9e:	dc06      	bgt.n	8017bae <__sflush_r+0xfe>
 8017ba0:	89a3      	ldrh	r3, [r4, #12]
 8017ba2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017ba6:	81a3      	strh	r3, [r4, #12]
 8017ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8017bac:	e78e      	b.n	8017acc <__sflush_r+0x1c>
 8017bae:	4407      	add	r7, r0
 8017bb0:	eba8 0800 	sub.w	r8, r8, r0
 8017bb4:	e7e9      	b.n	8017b8a <__sflush_r+0xda>
 8017bb6:	bf00      	nop
 8017bb8:	20400001 	.word	0x20400001

08017bbc <_fflush_r>:
 8017bbc:	b538      	push	{r3, r4, r5, lr}
 8017bbe:	690b      	ldr	r3, [r1, #16]
 8017bc0:	4605      	mov	r5, r0
 8017bc2:	460c      	mov	r4, r1
 8017bc4:	b1db      	cbz	r3, 8017bfe <_fflush_r+0x42>
 8017bc6:	b118      	cbz	r0, 8017bd0 <_fflush_r+0x14>
 8017bc8:	6983      	ldr	r3, [r0, #24]
 8017bca:	b90b      	cbnz	r3, 8017bd0 <_fflush_r+0x14>
 8017bcc:	f7ff f804 	bl	8016bd8 <__sinit>
 8017bd0:	4b0c      	ldr	r3, [pc, #48]	; (8017c04 <_fflush_r+0x48>)
 8017bd2:	429c      	cmp	r4, r3
 8017bd4:	d109      	bne.n	8017bea <_fflush_r+0x2e>
 8017bd6:	686c      	ldr	r4, [r5, #4]
 8017bd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017bdc:	b17b      	cbz	r3, 8017bfe <_fflush_r+0x42>
 8017bde:	4621      	mov	r1, r4
 8017be0:	4628      	mov	r0, r5
 8017be2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017be6:	f7ff bf63 	b.w	8017ab0 <__sflush_r>
 8017bea:	4b07      	ldr	r3, [pc, #28]	; (8017c08 <_fflush_r+0x4c>)
 8017bec:	429c      	cmp	r4, r3
 8017bee:	d101      	bne.n	8017bf4 <_fflush_r+0x38>
 8017bf0:	68ac      	ldr	r4, [r5, #8]
 8017bf2:	e7f1      	b.n	8017bd8 <_fflush_r+0x1c>
 8017bf4:	4b05      	ldr	r3, [pc, #20]	; (8017c0c <_fflush_r+0x50>)
 8017bf6:	429c      	cmp	r4, r3
 8017bf8:	bf08      	it	eq
 8017bfa:	68ec      	ldreq	r4, [r5, #12]
 8017bfc:	e7ec      	b.n	8017bd8 <_fflush_r+0x1c>
 8017bfe:	2000      	movs	r0, #0
 8017c00:	bd38      	pop	{r3, r4, r5, pc}
 8017c02:	bf00      	nop
 8017c04:	08019248 	.word	0x08019248
 8017c08:	08019268 	.word	0x08019268
 8017c0c:	08019228 	.word	0x08019228

08017c10 <_lseek_r>:
 8017c10:	b538      	push	{r3, r4, r5, lr}
 8017c12:	4605      	mov	r5, r0
 8017c14:	4608      	mov	r0, r1
 8017c16:	4611      	mov	r1, r2
 8017c18:	2200      	movs	r2, #0
 8017c1a:	4c05      	ldr	r4, [pc, #20]	; (8017c30 <_lseek_r+0x20>)
 8017c1c:	6022      	str	r2, [r4, #0]
 8017c1e:	461a      	mov	r2, r3
 8017c20:	f7eb fa41 	bl	80030a6 <_lseek>
 8017c24:	1c43      	adds	r3, r0, #1
 8017c26:	d102      	bne.n	8017c2e <_lseek_r+0x1e>
 8017c28:	6823      	ldr	r3, [r4, #0]
 8017c2a:	b103      	cbz	r3, 8017c2e <_lseek_r+0x1e>
 8017c2c:	602b      	str	r3, [r5, #0]
 8017c2e:	bd38      	pop	{r3, r4, r5, pc}
 8017c30:	20008310 	.word	0x20008310

08017c34 <__swhatbuf_r>:
 8017c34:	b570      	push	{r4, r5, r6, lr}
 8017c36:	460e      	mov	r6, r1
 8017c38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017c3c:	b096      	sub	sp, #88	; 0x58
 8017c3e:	2900      	cmp	r1, #0
 8017c40:	4614      	mov	r4, r2
 8017c42:	461d      	mov	r5, r3
 8017c44:	da07      	bge.n	8017c56 <__swhatbuf_r+0x22>
 8017c46:	2300      	movs	r3, #0
 8017c48:	602b      	str	r3, [r5, #0]
 8017c4a:	89b3      	ldrh	r3, [r6, #12]
 8017c4c:	061a      	lsls	r2, r3, #24
 8017c4e:	d410      	bmi.n	8017c72 <__swhatbuf_r+0x3e>
 8017c50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017c54:	e00e      	b.n	8017c74 <__swhatbuf_r+0x40>
 8017c56:	466a      	mov	r2, sp
 8017c58:	f000 f8a2 	bl	8017da0 <_fstat_r>
 8017c5c:	2800      	cmp	r0, #0
 8017c5e:	dbf2      	blt.n	8017c46 <__swhatbuf_r+0x12>
 8017c60:	9a01      	ldr	r2, [sp, #4]
 8017c62:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8017c66:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8017c6a:	425a      	negs	r2, r3
 8017c6c:	415a      	adcs	r2, r3
 8017c6e:	602a      	str	r2, [r5, #0]
 8017c70:	e7ee      	b.n	8017c50 <__swhatbuf_r+0x1c>
 8017c72:	2340      	movs	r3, #64	; 0x40
 8017c74:	2000      	movs	r0, #0
 8017c76:	6023      	str	r3, [r4, #0]
 8017c78:	b016      	add	sp, #88	; 0x58
 8017c7a:	bd70      	pop	{r4, r5, r6, pc}

08017c7c <__smakebuf_r>:
 8017c7c:	898b      	ldrh	r3, [r1, #12]
 8017c7e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8017c80:	079d      	lsls	r5, r3, #30
 8017c82:	4606      	mov	r6, r0
 8017c84:	460c      	mov	r4, r1
 8017c86:	d507      	bpl.n	8017c98 <__smakebuf_r+0x1c>
 8017c88:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8017c8c:	6023      	str	r3, [r4, #0]
 8017c8e:	6123      	str	r3, [r4, #16]
 8017c90:	2301      	movs	r3, #1
 8017c92:	6163      	str	r3, [r4, #20]
 8017c94:	b002      	add	sp, #8
 8017c96:	bd70      	pop	{r4, r5, r6, pc}
 8017c98:	ab01      	add	r3, sp, #4
 8017c9a:	466a      	mov	r2, sp
 8017c9c:	f7ff ffca 	bl	8017c34 <__swhatbuf_r>
 8017ca0:	9900      	ldr	r1, [sp, #0]
 8017ca2:	4605      	mov	r5, r0
 8017ca4:	4630      	mov	r0, r6
 8017ca6:	f7fd fb7f 	bl	80153a8 <_malloc_r>
 8017caa:	b948      	cbnz	r0, 8017cc0 <__smakebuf_r+0x44>
 8017cac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017cb0:	059a      	lsls	r2, r3, #22
 8017cb2:	d4ef      	bmi.n	8017c94 <__smakebuf_r+0x18>
 8017cb4:	f023 0303 	bic.w	r3, r3, #3
 8017cb8:	f043 0302 	orr.w	r3, r3, #2
 8017cbc:	81a3      	strh	r3, [r4, #12]
 8017cbe:	e7e3      	b.n	8017c88 <__smakebuf_r+0xc>
 8017cc0:	4b0d      	ldr	r3, [pc, #52]	; (8017cf8 <__smakebuf_r+0x7c>)
 8017cc2:	62b3      	str	r3, [r6, #40]	; 0x28
 8017cc4:	89a3      	ldrh	r3, [r4, #12]
 8017cc6:	6020      	str	r0, [r4, #0]
 8017cc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017ccc:	81a3      	strh	r3, [r4, #12]
 8017cce:	9b00      	ldr	r3, [sp, #0]
 8017cd0:	6120      	str	r0, [r4, #16]
 8017cd2:	6163      	str	r3, [r4, #20]
 8017cd4:	9b01      	ldr	r3, [sp, #4]
 8017cd6:	b15b      	cbz	r3, 8017cf0 <__smakebuf_r+0x74>
 8017cd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017cdc:	4630      	mov	r0, r6
 8017cde:	f000 f871 	bl	8017dc4 <_isatty_r>
 8017ce2:	b128      	cbz	r0, 8017cf0 <__smakebuf_r+0x74>
 8017ce4:	89a3      	ldrh	r3, [r4, #12]
 8017ce6:	f023 0303 	bic.w	r3, r3, #3
 8017cea:	f043 0301 	orr.w	r3, r3, #1
 8017cee:	81a3      	strh	r3, [r4, #12]
 8017cf0:	89a3      	ldrh	r3, [r4, #12]
 8017cf2:	431d      	orrs	r5, r3
 8017cf4:	81a5      	strh	r5, [r4, #12]
 8017cf6:	e7cd      	b.n	8017c94 <__smakebuf_r+0x18>
 8017cf8:	08016ba1 	.word	0x08016ba1

08017cfc <memmove>:
 8017cfc:	4288      	cmp	r0, r1
 8017cfe:	b510      	push	{r4, lr}
 8017d00:	eb01 0302 	add.w	r3, r1, r2
 8017d04:	d807      	bhi.n	8017d16 <memmove+0x1a>
 8017d06:	1e42      	subs	r2, r0, #1
 8017d08:	4299      	cmp	r1, r3
 8017d0a:	d00a      	beq.n	8017d22 <memmove+0x26>
 8017d0c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017d10:	f802 4f01 	strb.w	r4, [r2, #1]!
 8017d14:	e7f8      	b.n	8017d08 <memmove+0xc>
 8017d16:	4283      	cmp	r3, r0
 8017d18:	d9f5      	bls.n	8017d06 <memmove+0xa>
 8017d1a:	1881      	adds	r1, r0, r2
 8017d1c:	1ad2      	subs	r2, r2, r3
 8017d1e:	42d3      	cmn	r3, r2
 8017d20:	d100      	bne.n	8017d24 <memmove+0x28>
 8017d22:	bd10      	pop	{r4, pc}
 8017d24:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017d28:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8017d2c:	e7f7      	b.n	8017d1e <memmove+0x22>

08017d2e <_realloc_r>:
 8017d2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017d30:	4607      	mov	r7, r0
 8017d32:	4614      	mov	r4, r2
 8017d34:	460e      	mov	r6, r1
 8017d36:	b921      	cbnz	r1, 8017d42 <_realloc_r+0x14>
 8017d38:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8017d3c:	4611      	mov	r1, r2
 8017d3e:	f7fd bb33 	b.w	80153a8 <_malloc_r>
 8017d42:	b922      	cbnz	r2, 8017d4e <_realloc_r+0x20>
 8017d44:	f7fd fae4 	bl	8015310 <_free_r>
 8017d48:	4625      	mov	r5, r4
 8017d4a:	4628      	mov	r0, r5
 8017d4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017d4e:	f000 f849 	bl	8017de4 <_malloc_usable_size_r>
 8017d52:	42a0      	cmp	r0, r4
 8017d54:	d20f      	bcs.n	8017d76 <_realloc_r+0x48>
 8017d56:	4621      	mov	r1, r4
 8017d58:	4638      	mov	r0, r7
 8017d5a:	f7fd fb25 	bl	80153a8 <_malloc_r>
 8017d5e:	4605      	mov	r5, r0
 8017d60:	2800      	cmp	r0, #0
 8017d62:	d0f2      	beq.n	8017d4a <_realloc_r+0x1c>
 8017d64:	4631      	mov	r1, r6
 8017d66:	4622      	mov	r2, r4
 8017d68:	f7fd fabf 	bl	80152ea <memcpy>
 8017d6c:	4631      	mov	r1, r6
 8017d6e:	4638      	mov	r0, r7
 8017d70:	f7fd face 	bl	8015310 <_free_r>
 8017d74:	e7e9      	b.n	8017d4a <_realloc_r+0x1c>
 8017d76:	4635      	mov	r5, r6
 8017d78:	e7e7      	b.n	8017d4a <_realloc_r+0x1c>
	...

08017d7c <_read_r>:
 8017d7c:	b538      	push	{r3, r4, r5, lr}
 8017d7e:	4605      	mov	r5, r0
 8017d80:	4608      	mov	r0, r1
 8017d82:	4611      	mov	r1, r2
 8017d84:	2200      	movs	r2, #0
 8017d86:	4c05      	ldr	r4, [pc, #20]	; (8017d9c <_read_r+0x20>)
 8017d88:	6022      	str	r2, [r4, #0]
 8017d8a:	461a      	mov	r2, r3
 8017d8c:	f7eb f92e 	bl	8002fec <_read>
 8017d90:	1c43      	adds	r3, r0, #1
 8017d92:	d102      	bne.n	8017d9a <_read_r+0x1e>
 8017d94:	6823      	ldr	r3, [r4, #0]
 8017d96:	b103      	cbz	r3, 8017d9a <_read_r+0x1e>
 8017d98:	602b      	str	r3, [r5, #0]
 8017d9a:	bd38      	pop	{r3, r4, r5, pc}
 8017d9c:	20008310 	.word	0x20008310

08017da0 <_fstat_r>:
 8017da0:	b538      	push	{r3, r4, r5, lr}
 8017da2:	2300      	movs	r3, #0
 8017da4:	4c06      	ldr	r4, [pc, #24]	; (8017dc0 <_fstat_r+0x20>)
 8017da6:	4605      	mov	r5, r0
 8017da8:	4608      	mov	r0, r1
 8017daa:	4611      	mov	r1, r2
 8017dac:	6023      	str	r3, [r4, #0]
 8017dae:	f7eb f961 	bl	8003074 <_fstat>
 8017db2:	1c43      	adds	r3, r0, #1
 8017db4:	d102      	bne.n	8017dbc <_fstat_r+0x1c>
 8017db6:	6823      	ldr	r3, [r4, #0]
 8017db8:	b103      	cbz	r3, 8017dbc <_fstat_r+0x1c>
 8017dba:	602b      	str	r3, [r5, #0]
 8017dbc:	bd38      	pop	{r3, r4, r5, pc}
 8017dbe:	bf00      	nop
 8017dc0:	20008310 	.word	0x20008310

08017dc4 <_isatty_r>:
 8017dc4:	b538      	push	{r3, r4, r5, lr}
 8017dc6:	2300      	movs	r3, #0
 8017dc8:	4c05      	ldr	r4, [pc, #20]	; (8017de0 <_isatty_r+0x1c>)
 8017dca:	4605      	mov	r5, r0
 8017dcc:	4608      	mov	r0, r1
 8017dce:	6023      	str	r3, [r4, #0]
 8017dd0:	f7eb f95f 	bl	8003092 <_isatty>
 8017dd4:	1c43      	adds	r3, r0, #1
 8017dd6:	d102      	bne.n	8017dde <_isatty_r+0x1a>
 8017dd8:	6823      	ldr	r3, [r4, #0]
 8017dda:	b103      	cbz	r3, 8017dde <_isatty_r+0x1a>
 8017ddc:	602b      	str	r3, [r5, #0]
 8017dde:	bd38      	pop	{r3, r4, r5, pc}
 8017de0:	20008310 	.word	0x20008310

08017de4 <_malloc_usable_size_r>:
 8017de4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017de8:	1f18      	subs	r0, r3, #4
 8017dea:	2b00      	cmp	r3, #0
 8017dec:	bfbc      	itt	lt
 8017dee:	580b      	ldrlt	r3, [r1, r0]
 8017df0:	18c0      	addlt	r0, r0, r3
 8017df2:	4770      	bx	lr

08017df4 <_init>:
 8017df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017df6:	bf00      	nop
 8017df8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017dfa:	bc08      	pop	{r3}
 8017dfc:	469e      	mov	lr, r3
 8017dfe:	4770      	bx	lr

08017e00 <_fini>:
 8017e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017e02:	bf00      	nop
 8017e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017e06:	bc08      	pop	{r3}
 8017e08:	469e      	mov	lr, r3
 8017e0a:	4770      	bx	lr
