@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:40:24:45|Signal status is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:48:24:53|Signal option is undriven. Either assign the signal a value or remove the signal declaration.
@W: CG296 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":107:16:107:22|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":119:12:119:17|Referenced variable addr_i is not in sensitivity list.
@W: CG290 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":134:12:134:17|Referenced variable data_i is not in sensitivity list.
@W: CD434 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":153:42:153:47|Signal addr_i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":153:49:153:54|Signal data_i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CL117 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":110:2:110:5|Latch generated from process for signal nState(0 to 5); possible missing assignment in an if or case statement.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":96:2:96:3|All reachable assignments to status(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":96:2:96:3|All reachable assignments to status(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":96:2:96:3|All reachable assignments to status(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":96:2:96:3|All reachable assignments to status(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":96:2:96:3|All reachable assignments to status(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL240 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":16:2:16:7|Signal data_o is floating; a simulation mismatch is possible.
@W: CL117 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":155:2:155:5|Latch generated from process for signal nState(0 to 12); possible missing assignment in an if or case statement.
@W: CL271 :"D:\WorkingDir\Fpga\pico_dev_test\HeartBeat.vhd":30:1:30:2|Pruning unused bits 32 to 21 of iCounter(32 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:16:24:25|All reachable assignments to main.i2c_data_i(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:16:24:25|All reachable assignments to main.i2c_data_i(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:16:24:25|All reachable assignments to main.i2c_data_i(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|All reachable assignments to main.addr_i(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|All reachable assignments to main.addr_i(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL177 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Sharing sequential element addr_i. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Sharing sequential element addr_i. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL251 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|All reachable assignments to main.addr_i(0) assign 1, register removed by optimization
@W: CL251 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:16:24:25|All reachable assignments to main.i2c_data_i(7 downto 4) assign 1, register removed by optimization
@W: CL251 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:16:24:25|All reachable assignments to main.i2c_data_i(2) assign 1, register removed by optimization
@W: CL246 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":16:3:16:8|Input port bits 7 to 3 of option(7 downto 0) are unused. Assign logic for all port bits or change the input port size.

