{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541086022345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541086022352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 01 12:27:02 2018 " "Processing started: Thu Nov 01 12:27:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541086022352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086022352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROCESSADOR -c PROCESSADOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROCESSADOR -c PROCESSADOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086022352 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541086022987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541086022987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-CONTROL16_BH " "Found design unit 1: CONTROL-CONTROL16_BH" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038413 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXTENSOR16-implements " "Found design unit 1: EXTENSOR16-implements" {  } { { "EXTENSOR16.vhd" "" { Text "C:/Users/Victor/Documents/Processador/EXTENSOR16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038416 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXTENSOR16 " "Found entity 1: EXTENSOR16" {  } { { "EXTENSOR16.vhd" "" { Text "C:/Users/Victor/Documents/Processador/EXTENSOR16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM16-RAM_BH " "Found design unit 1: RAM16-RAM_BH" {  } { { "RAM16.vhd" "" { Text "C:/Users/Victor/Documents/Processador/RAM16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038418 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM16 " "Found entity 1: RAM16" {  } { { "RAM16.vhd" "" { Text "C:/Users/Victor/Documents/Processador/RAM16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbank16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGBANK16-REGBANK16_BH " "Found design unit 1: REGBANK16-REGBANK16_BH" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Processador/REGBANK16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038421 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGBANK16 " "Found entity 1: REGBANK16" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Processador/REGBANK16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM16-ROM_BH " "Found design unit 1: ROM16-ROM_BH" {  } { { "ROM16.vhd" "" { Text "C:/Users/Victor/Documents/Processador/ROM16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038423 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM16 " "Found entity 1: ROM16" {  } { { "ROM16.vhd" "" { Text "C:/Users/Victor/Documents/Processador/ROM16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMA4-SOMA4_BH " "Found design unit 1: SOMA4-SOMA4_BH" {  } { { "SOMA4.vhd" "" { Text "C:/Users/Victor/Documents/Processador/SOMA4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038425 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOMA4 " "Found entity 1: SOMA4" {  } { { "SOMA4.vhd" "" { Text "C:/Users/Victor/Documents/Processador/SOMA4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMA16BITS-adder_bh " "Found design unit 1: SOMA16BITS-adder_bh" {  } { { "SOMA16BITS.vhd" "" { Text "C:/Users/Victor/Documents/Processador/SOMA16BITS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038428 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOMA16BITS " "Found entity 1: SOMA16BITS" {  } { { "SOMA16BITS.vhd" "" { Text "C:/Users/Victor/Documents/Processador/SOMA16BITS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qand-implements " "Found design unit 1: Qand-implements" {  } { { "Qand.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Qand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038430 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qand " "Found entity 1: Qand" {  } { { "Qand.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Qand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qor-implements " "Found design unit 1: Qor-implements" {  } { { "Qor.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Qor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038432 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qor " "Found entity 1: Qor" {  } { { "Qor.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Qor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qxor-implements " "Found design unit 1: Qxor-implements" {  } { { "Qxor.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Qxor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038434 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qxor " "Found entity 1: Qxor" {  } { { "Qxor.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Qxor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_2bits-implements " "Found design unit 1: Shift_2bits-implements" {  } { { "Shift_2bits.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Shift_2bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038437 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_2bits " "Found entity 1: Shift_2bits" {  } { { "Shift_2bits.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Shift_2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula-implements " "Found design unit 1: Ula-implements" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038439 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ula " "Found entity 1: Ula" {  } { { "Ula.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_4op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer_4op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_4op-implements " "Found design unit 1: multiplexer_4op-implements" {  } { { "multiplexer_4op.vhd" "" { Text "C:/Users/Victor/Documents/Processador/multiplexer_4op.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038441 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_4op " "Found entity 1: multiplexer_4op" {  } { { "multiplexer_4op.vhd" "" { Text "C:/Users/Victor/Documents/Processador/multiplexer_4op.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_5pos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer_5pos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer_5pos-implements " "Found design unit 1: Multiplexer_5pos-implements" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038444 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_5pos " "Found entity 1: Multiplexer_5pos" {  } { { "Multiplexer_5pos.vhd" "" { Text "C:/Users/Victor/Documents/Processador/Multiplexer_5pos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541086038444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038444 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONTROL " "Elaborating entity \"CONTROL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541086038518 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regDst CONTROL.vhd(24) " "VHDL Process Statement warning at CONTROL.vhd(24): inferring latch(es) for signal or variable \"regDst\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541086038520 "|CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ulaFont CONTROL.vhd(24) " "VHDL Process Statement warning at CONTROL.vhd(24): inferring latch(es) for signal or variable \"ulaFont\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541086038520 "|CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memParaReg CONTROL.vhd(24) " "VHDL Process Statement warning at CONTROL.vhd(24): inferring latch(es) for signal or variable \"memParaReg\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541086038520 "|CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escReg CONTROL.vhd(24) " "VHDL Process Statement warning at CONTROL.vhd(24): inferring latch(es) for signal or variable \"escReg\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541086038521 "|CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lerMem CONTROL.vhd(24) " "VHDL Process Statement warning at CONTROL.vhd(24): inferring latch(es) for signal or variable \"lerMem\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541086038521 "|CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escMem CONTROL.vhd(24) " "VHDL Process Statement warning at CONTROL.vhd(24): inferring latch(es) for signal or variable \"escMem\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541086038521 "|CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "desvio CONTROL.vhd(24) " "VHDL Process Statement warning at CONTROL.vhd(24): inferring latch(es) for signal or variable \"desvio\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541086038521 "|CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ulaOP CONTROL.vhd(24) " "VHDL Process Statement warning at CONTROL.vhd(24): inferring latch(es) for signal or variable \"ulaOP\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541086038521 "|CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[0\] CONTROL.vhd(24) " "Inferred latch for \"ulaOP\[0\]\" at CONTROL.vhd(24)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038522 "|CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[1\] CONTROL.vhd(24) " "Inferred latch for \"ulaOP\[1\]\" at CONTROL.vhd(24)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038523 "|CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[2\] CONTROL.vhd(24) " "Inferred latch for \"ulaOP\[2\]\" at CONTROL.vhd(24)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038523 "|CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[3\] CONTROL.vhd(24) " "Inferred latch for \"ulaOP\[3\]\" at CONTROL.vhd(24)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038523 "|CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[4\] CONTROL.vhd(24) " "Inferred latch for \"ulaOP\[4\]\" at CONTROL.vhd(24)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038523 "|CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[5\] CONTROL.vhd(24) " "Inferred latch for \"ulaOP\[5\]\" at CONTROL.vhd(24)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038523 "|CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[6\] CONTROL.vhd(24) " "Inferred latch for \"ulaOP\[6\]\" at CONTROL.vhd(24)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038523 "|CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[7\] CONTROL.vhd(24) " "Inferred latch for \"ulaOP\[7\]\" at CONTROL.vhd(24)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038524 "|CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desvio CONTROL.vhd(24) " "Inferred latch for \"desvio\" at CONTROL.vhd(24)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038524 "|CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escMem CONTROL.vhd(24) " "Inferred latch for \"escMem\" at CONTROL.vhd(24)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038524 "|CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem CONTROL.vhd(24) " "Inferred latch for \"lerMem\" at CONTROL.vhd(24)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038524 "|CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escReg CONTROL.vhd(24) " "Inferred latch for \"escReg\" at CONTROL.vhd(24)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038524 "|CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memParaReg CONTROL.vhd(24) " "Inferred latch for \"memParaReg\" at CONTROL.vhd(24)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038524 "|CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaFont CONTROL.vhd(24) " "Inferred latch for \"ulaFont\" at CONTROL.vhd(24)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038525 "|CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst CONTROL.vhd(24) " "Inferred latch for \"regDst\" at CONTROL.vhd(24)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/Victor/Documents/Processador/CONTROL.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086038525 "|CONTROL"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541086039513 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541086039940 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541086039940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541086040082 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541086040082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541086040082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541086040082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541086040132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 01 12:27:20 2018 " "Processing ended: Thu Nov 01 12:27:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541086040132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541086040132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541086040132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541086040132 ""}
