// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module denoise_top_spectral_subtract (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        stream4_dout,
        stream4_empty_n,
        stream4_read,
        stream5_din,
        stream5_full_n,
        stream5_write,
        stream5_num_data_valid,
        stream5_fifo_cap,
        alpha,
        beta,
        bypass,
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_address0,
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_ce0,
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_q0,
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_address0,
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_ce0,
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_q0,
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_address0,
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_ce0,
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_q0,
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_address0,
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_ce0,
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] stream4_dout;
input   stream4_empty_n;
output   stream4_read;
output  [23:0] stream5_din;
input   stream5_full_n;
output   stream5_write;
input  [31:0] stream5_num_data_valid;
input  [31:0] stream5_fifo_cap;
input  [23:0] alpha;
input  [23:0] beta;
input  [0:0] bypass;
output  [7:0] denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_address0;
output   denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_ce0;
input  [23:0] denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_q0;
output  [7:0] denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_address0;
output   denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_ce0;
input  [23:0] denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_q0;
output  [7:0] denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_address0;
output   denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_ce0;
input  [23:0] denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_q0;
output  [7:0] denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_address0;
output   denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_ce0;
input  [23:0] denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_q0;

reg ap_idle;
reg stream4_read;
reg stream5_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln113_fu_211_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    stream4_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    stream5_blk_n;
wire   [0:0] bypass_read_reg_335;
reg    ap_block_pp0_stage0_11001_grp1;
wire   [43:0] zext_ln124_fu_195_p1;
reg   [43:0] zext_ln124_reg_340;
wire   [43:0] zext_ln125_fu_199_p1;
reg   [43:0] zext_ln125_reg_345;
reg    ap_block_pp0_stage0_11001;
wire   [1:0] trunc_ln113_fu_223_p1;
reg   [1:0] trunc_ln113_reg_354;
wire   [23:0] noise_val_fu_250_p11;
reg   [23:0] noise_val_reg_379;
reg   [23:0] noisy_mag_reg_384;
wire   [43:0] mul_ln124_fu_187_p2;
reg   [43:0] mul_ln124_reg_390;
reg   [23:0] floor_val_reg_395;
wire   [23:0] clean_mag_1_fu_322_p3;
reg   [23:0] clean_mag_1_reg_401;
wire   [63:0] zext_ln113_fu_237_p1;
wire    ap_block_pp0_stage0;
reg   [10:0] i_fu_100;
wire   [10:0] add_ln113_fu_217_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_i_1;
reg    ap_block_pp0_stage0_01001_grp1;
reg    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_ce0_local;
reg    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_ce0_local;
reg    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_ce0_local;
reg    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_ce0_local;
wire   [23:0] mul_ln124_fu_187_p0;
wire   [43:0] zext_ln124_1_fu_273_p1;
wire   [23:0] mul_ln124_fu_187_p1;
wire   [23:0] mul_ln125_fu_191_p0;
wire   [23:0] mul_ln125_fu_191_p1;
wire   [7:0] lshr_ln_fu_227_p4;
wire   [23:0] noise_val_fu_250_p9;
wire   [43:0] mul_ln125_fu_191_p2;
wire   [43:0] shl_ln_fu_288_p3;
wire   [43:0] sub_ln124_fu_295_p2;
wire   [23:0] subtracted_fu_300_p4;
wire   [0:0] icmp_ln128_fu_310_p2;
wire   [23:0] clean_mag_fu_315_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [1:0] noise_val_fu_250_p1;
wire   [1:0] noise_val_fu_250_p3;
wire  signed [1:0] noise_val_fu_250_p5;
wire  signed [1:0] noise_val_fu_250_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 zext_ln124_reg_340 = 44'd0;
#0 zext_ln125_reg_345 = 44'd0;
#0 trunc_ln113_reg_354 = 2'd0;
#0 noise_val_reg_379 = 24'd0;
#0 noisy_mag_reg_384 = 24'd0;
#0 mul_ln124_reg_390 = 44'd0;
#0 floor_val_reg_395 = 24'd0;
#0 clean_mag_1_reg_401 = 24'd0;
#0 i_fu_100 = 11'd0;
#0 ap_done_reg = 1'b0;
#0 ap_loop_exit_ready_pp0_iter1_reg = 1'b0;
#0 ap_loop_exit_ready_pp0_iter2_reg = 1'b0;
#0 ap_loop_exit_ready_pp0_iter3_reg = 1'b0;
end

denoise_top_mul_24ns_24ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 44 ))
mul_24ns_24ns_44_1_1_U40(
    .din0(mul_ln124_fu_187_p0),
    .din1(mul_ln124_fu_187_p1),
    .dout(mul_ln124_fu_187_p2)
);

denoise_top_mul_24ns_24ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 44 ))
mul_24ns_24ns_44_1_1_U41(
    .din0(mul_ln125_fu_191_p0),
    .din1(mul_ln125_fu_191_p1),
    .dout(mul_ln125_fu_191_p2)
);

(* dissolve_hierarchy = "yes" *) denoise_top_sparsemux_9_2_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 24 ))
sparsemux_9_2_24_1_1_U42(
    .din0(denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_q0),
    .din1(denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_q0),
    .din2(denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_q0),
    .din3(denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_q0),
    .def(noise_val_fu_250_p9),
    .sel(trunc_ln113_reg_354),
    .dout(noise_val_fu_250_p11)
);

denoise_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        clean_mag_1_reg_401 <= 24'd0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
            clean_mag_1_reg_401 <= clean_mag_1_fu_322_p3;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        floor_val_reg_395 <= 24'd0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
            floor_val_reg_395 <= {{mul_ln125_fu_191_p2[43:20]}};
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        i_fu_100 <= 11'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            if (((icmp_ln113_fu_211_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                i_fu_100 <= add_ln113_fu_217_p2;
            end else if ((ap_loop_init == 1'b1)) begin
                i_fu_100 <= 11'd0;
            end
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        mul_ln124_reg_390 <= 44'd0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
            mul_ln124_reg_390 <= mul_ln124_fu_187_p2;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        noise_val_reg_379 <= 24'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            noise_val_reg_379 <= noise_val_fu_250_p11;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        noisy_mag_reg_384 <= 24'd0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
            noisy_mag_reg_384 <= stream4_dout;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        trunc_ln113_reg_354 <= 2'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            trunc_ln113_reg_354 <= trunc_ln113_fu_223_p1;
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                zext_ln124_reg_340[0] <= 1'b0;
        zext_ln124_reg_340[1] <= 1'b0;
        zext_ln124_reg_340[2] <= 1'b0;
        zext_ln124_reg_340[3] <= 1'b0;
        zext_ln124_reg_340[4] <= 1'b0;
        zext_ln124_reg_340[5] <= 1'b0;
        zext_ln124_reg_340[6] <= 1'b0;
        zext_ln124_reg_340[7] <= 1'b0;
        zext_ln124_reg_340[8] <= 1'b0;
        zext_ln124_reg_340[9] <= 1'b0;
        zext_ln124_reg_340[10] <= 1'b0;
        zext_ln124_reg_340[11] <= 1'b0;
        zext_ln124_reg_340[12] <= 1'b0;
        zext_ln124_reg_340[13] <= 1'b0;
        zext_ln124_reg_340[14] <= 1'b0;
        zext_ln124_reg_340[15] <= 1'b0;
        zext_ln124_reg_340[16] <= 1'b0;
        zext_ln124_reg_340[17] <= 1'b0;
        zext_ln124_reg_340[18] <= 1'b0;
        zext_ln124_reg_340[19] <= 1'b0;
        zext_ln124_reg_340[20] <= 1'b0;
        zext_ln124_reg_340[21] <= 1'b0;
        zext_ln124_reg_340[22] <= 1'b0;
        zext_ln124_reg_340[23] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                        zext_ln124_reg_340[23 : 0] <= zext_ln124_fu_195_p1[23 : 0];
        end
    end
end

always @ (posedge ap_rst or posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                zext_ln125_reg_345[0] <= 1'b0;
        zext_ln125_reg_345[1] <= 1'b0;
        zext_ln125_reg_345[2] <= 1'b0;
        zext_ln125_reg_345[3] <= 1'b0;
        zext_ln125_reg_345[4] <= 1'b0;
        zext_ln125_reg_345[5] <= 1'b0;
        zext_ln125_reg_345[6] <= 1'b0;
        zext_ln125_reg_345[7] <= 1'b0;
        zext_ln125_reg_345[8] <= 1'b0;
        zext_ln125_reg_345[9] <= 1'b0;
        zext_ln125_reg_345[10] <= 1'b0;
        zext_ln125_reg_345[11] <= 1'b0;
        zext_ln125_reg_345[12] <= 1'b0;
        zext_ln125_reg_345[13] <= 1'b0;
        zext_ln125_reg_345[14] <= 1'b0;
        zext_ln125_reg_345[15] <= 1'b0;
        zext_ln125_reg_345[16] <= 1'b0;
        zext_ln125_reg_345[17] <= 1'b0;
        zext_ln125_reg_345[18] <= 1'b0;
        zext_ln125_reg_345[19] <= 1'b0;
        zext_ln125_reg_345[20] <= 1'b0;
        zext_ln125_reg_345[21] <= 1'b0;
        zext_ln125_reg_345[22] <= 1'b0;
        zext_ln125_reg_345[23] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                        zext_ln125_reg_345[23 : 0] <= zext_ln125_fu_199_p1[23 : 0];
        end
    end
end

always @ (*) begin
    if (((icmp_ln113_fu_211_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 11'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_100;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_ce0_local = 1'b1;
    end else begin
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_ce0_local = 1'b1;
    end else begin
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_ce0_local = 1'b1;
    end else begin
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_ce0_local = 1'b1;
    end else begin
        denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        stream4_blk_n = stream4_empty_n;
    end else begin
        stream4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        stream4_read = 1'b1;
    end else begin
        stream4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        stream5_blk_n = stream5_full_n;
    end else begin
        stream5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        stream5_write = 1'b1;
    end else begin
        stream5_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln113_fu_217_p2 = (ap_sig_allocacmp_i_1 + 11'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = (((stream5_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((stream4_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((stream5_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((stream4_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = (((stream5_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((stream4_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((stream5_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((stream4_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bypass_read_reg_335 = bypass;

assign clean_mag_1_fu_322_p3 = ((bypass[0:0] == 1'b1) ? noisy_mag_reg_384 : clean_mag_fu_315_p3);

assign clean_mag_fu_315_p3 = ((icmp_ln128_fu_310_p2[0:0] == 1'b1) ? subtracted_fu_300_p4 : floor_val_reg_395);

assign denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_address0 = zext_ln113_fu_237_p1;

assign denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_ce0 = denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_ce0_local;

assign denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_address0 = zext_ln113_fu_237_p1;

assign denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_ce0 = denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_ce0_local;

assign denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_address0 = zext_ln113_fu_237_p1;

assign denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_ce0 = denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_ce0_local;

assign denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_address0 = zext_ln113_fu_237_p1;

assign denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_ce0 = denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_ce0_local;

assign icmp_ln113_fu_211_p2 = ((ap_sig_allocacmp_i_1 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln128_fu_310_p2 = ((subtracted_fu_300_p4 > floor_val_reg_395) ? 1'b1 : 1'b0);

assign lshr_ln_fu_227_p4 = {{ap_sig_allocacmp_i_1[9:2]}};

assign mul_ln124_fu_187_p0 = zext_ln124_1_fu_273_p1;

assign mul_ln124_fu_187_p1 = zext_ln124_reg_340;

assign mul_ln125_fu_191_p0 = zext_ln124_1_fu_273_p1;

assign mul_ln125_fu_191_p1 = zext_ln125_reg_345;

assign noise_val_fu_250_p9 = 'bx;

assign shl_ln_fu_288_p3 = {{noisy_mag_reg_384}, {20'd0}};

assign stream5_din = clean_mag_1_reg_401;

assign sub_ln124_fu_295_p2 = (shl_ln_fu_288_p3 - mul_ln124_reg_390);

assign subtracted_fu_300_p4 = {{sub_ln124_fu_295_p2[43:20]}};

assign trunc_ln113_fu_223_p1 = ap_sig_allocacmp_i_1[1:0];

assign zext_ln113_fu_237_p1 = lshr_ln_fu_227_p4;

assign zext_ln124_1_fu_273_p1 = noise_val_reg_379;

assign zext_ln124_fu_195_p1 = alpha;

assign zext_ln125_fu_199_p1 = beta;

always @ (posedge ap_clk) begin
    zext_ln124_reg_340[43:24] <= 20'b00000000000000000000;
    zext_ln125_reg_345[43:24] <= 20'b00000000000000000000;
end

endmodule //denoise_top_spectral_subtract
