$date
	Sun Oct 23 02:04:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#727307
b1011 !
1"
#727310
b1011 &
b1011 %
1$
#727311
0"
#727314
b100010 &
b100010 %
#727318
b10001 &
b10001 %
#727322
b110100 &
b110100 %
#727326
b11010 &
b11010 %
#727330
b1101 &
b1101 %
#727334
b101000 &
b101000 %
#727338
b10100 &
b10100 %
#727342
b1010 &
b1010 %
#727346
b101 &
b101 %
#727350
b10000 &
b10000 %
#727354
b1000 &
b1000 %
#727358
b100 &
b100 %
#727362
b10 &
b10 %
#727366
b1 &
1#
b1 %
#727370
b0 &
b0 %
0#
0$
#1778770
b1100 &
b1100 %
1$
b1100 !
1"
#1778771
0"
#1778774
b110 &
b110 %
#1778778
b11 &
b11 %
#1778782
b1010 &
b1010 %
#1778786
b101 &
b101 %
#1778790
b10000 &
b10000 %
#1778794
b1000 &
b1000 %
#1778798
b100 &
b100 %
#1778802
b10 &
b10 %
#1778806
b1 &
1#
b1 %
#1778810
b0 &
b0 %
0#
0$
#2751635
b110 !
1"
#2751638
b110 &
b110 %
1$
#2751639
0"
#2751642
b11 &
b11 %
#2751646
b1010 &
b1010 %
#2751650
b101 &
b101 %
#2751654
b10000 &
b10000 %
#2751658
b1000 &
b1000 %
#2751662
b100 &
b100 %
#2751666
b10 &
b10 %
#2751670
b1 &
1#
b1 %
#2751674
b0 &
b0 %
0#
0$
#4500012
