# Parameterized-Clock-Divider
This module is a parameterized clock divider implemented in Verilog. It takes an input reference clock and divides it by a user-defined ratio, outputting a clock signal with a lower frequency.
