{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474458334611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474458334617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 19:45:34 2016 " "Processing started: Wed Sep 21 19:45:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474458334617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474458334617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Key_Interface_Demo -c Key_Interface_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Key_Interface_Demo -c Key_Interface_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474458334617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1474458334872 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 Detect_module.v(24) " "Verilog HDL Expression warning at Detect_module.v(24): truncated literal to match 11 bits" {  } { { "../src/Detect_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Key_Module/src/Detect_module.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1474458347744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace1/newdocument/quartus/module/key_module/src/detect_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace1/newdocument/quartus/module/key_module/src/detect_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Detect_module " "Found entity 1: Detect_module" {  } { { "../src/Detect_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Key_Module/src/Detect_module.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474458347746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474458347746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace1/newdocument/quartus/module/key_module/src/delay_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace1/newdocument/quartus/module/key_module/src/delay_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay_module " "Found entity 1: Delay_module" {  } { { "../src/Delay_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Key_Module/src/Delay_module.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474458347747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474458347747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace1/newdocument/quartus/module/key_module/src/debounce_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace1/newdocument/quartus/module/key_module/src/debounce_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce_module " "Found entity 1: Debounce_module" {  } { { "../src/Debounce_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Key_Module/src/Debounce_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474458347749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474458347749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace1/newdocument/quartus/module/key_module/key_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace1/newdocument/quartus/module/key_module/key_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_interface " "Found entity 1: key_interface" {  } { { "../key_interface.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Key_Module/key_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474458347750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474458347750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_interface_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file key_interface_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Key_Interface_Demo " "Found entity 1: Key_Interface_Demo" {  } { { "Key_Interface_Demo.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Key_Module/demo/Key_Interface_Demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474458347752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474458347752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "optional_pwm_module.v 1 1 " "Found 1 design units, including 1 entities, in source file optional_pwm_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 optional_pwm_module " "Found entity 1: optional_pwm_module" {  } { { "optional_pwm_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Key_Module/demo/optional_pwm_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474458347753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474458347753 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Key_Interface_Demo " "Elaborating entity \"Key_Interface_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474458347775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_interface key_interface:U1 " "Elaborating entity \"key_interface\" for hierarchy \"key_interface:U1\"" {  } { { "Key_Interface_Demo.v" "U1" { Text "D:/workspace1/NewDocument/Quartus/module/Key_Module/demo/Key_Interface_Demo.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474458347776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce_module key_interface:U1\|Debounce_module:U1_Up " "Elaborating entity \"Debounce_module\" for hierarchy \"key_interface:U1\|Debounce_module:U1_Up\"" {  } { { "../key_interface.v" "U1_Up" { Text "D:/workspace1/NewDocument/Quartus/module/Key_Module/key_interface.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474458347777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Detect_module key_interface:U1\|Debounce_module:U1_Up\|Detect_module:U1 " "Elaborating entity \"Detect_module\" for hierarchy \"key_interface:U1\|Debounce_module:U1_Up\|Detect_module:U1\"" {  } { { "../src/Debounce_module.v" "U1" { Text "D:/workspace1/NewDocument/Quartus/module/Key_Module/src/Debounce_module.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474458347778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay_module key_interface:U1\|Debounce_module:U1_Up\|Delay_module:U2 " "Elaborating entity \"Delay_module\" for hierarchy \"key_interface:U1\|Debounce_module:U1_Up\|Delay_module:U2\"" {  } { { "../src/Debounce_module.v" "U2" { Text "D:/workspace1/NewDocument/Quartus/module/Key_Module/src/Debounce_module.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474458347780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "optional_pwm_module optional_pwm_module:U2 " "Elaborating entity \"optional_pwm_module\" for hierarchy \"optional_pwm_module:U2\"" {  } { { "Key_Interface_Demo.v" "U2" { Text "D:/workspace1/NewDocument/Quartus/module/Key_Module/demo/Key_Interface_Demo.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474458347785 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/Detect_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Key_Module/src/Detect_module.v" 43 -1 0 } } { "../src/Detect_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Key_Module/src/Detect_module.v" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1474458348387 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1474458348388 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1474458348571 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1474458349063 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1474458349183 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474458349183 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "279 " "Implemented 279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1474458349230 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1474458349230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "272 " "Implemented 272 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1474458349230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1474458349230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474458349243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 19:45:49 2016 " "Processing ended: Wed Sep 21 19:45:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474458349243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474458349243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474458349243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474458349243 ""}
