#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan 11 17:21:44 2021
# Process ID: 51120
# Current directory: D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/USER/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
0 Beta devices matching pattern found, 0 enabled.
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 523.164 ; gain = 193.770
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 55592 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 618.621 ; gain = 95.457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (1#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 61 given [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:412]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_1' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_axi_dma_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_1' (2#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_axi_dma_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_1' of module 'design_1_axi_dma_0_1' requires 64 connections, but only 61 given [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:474]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_1_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_axi_dma_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_1_0' (3#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_axi_dma_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_2' of module 'design_1_axi_dma_1_0' requires 64 connections, but only 61 given [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:536]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_2_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_axi_dma_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_2_0' (4#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_axi_dma_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_3' of module 'design_1_axi_dma_2_0' requires 64 connections, but only 61 given [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:598]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (5#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (6#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'link7_imp_6D7VH2' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1199]
INFO: [Synth 8-6157] synthesizing module 'design_1_Counter_4bit_0_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_Counter_4bit_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Counter_4bit_0_0' (7#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_Counter_4bit_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'Counter_4bit_0' of module 'design_1_Counter_4bit_0_0' requires 10 connections, but only 7 given [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1250]
INFO: [Synth 8-6157] synthesizing module 'design_1_D_flip_flops_4_0_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_D_flip_flops_4_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_D_flip_flops_4_0_0' (8#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_D_flip_flops_4_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'D_flip_flops_4_0' of module 'design_1_D_flip_flops_4_0_0' requires 14 connections, but only 11 given [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1258]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (9#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 3 connections, but only 2 given [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1270]
INFO: [Synth 8-6157] synthesizing module 'design_1_div16_0_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_div16_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_div16_0_0' (10#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_div16_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_1' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_1' (11#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_16M' of module 'design_1_proc_sys_reset_0_1' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1277]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_2' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_2' (12#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1M' of module 'design_1_proc_sys_reset_0_2' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1284]
INFO: [Synth 8-6157] synthesizing module 'design_1_s2p_0_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_s2p_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s2p_0_0' (13#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_s2p_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_serial_shift_0_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_serial_shift_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_serial_shift_0_0' (14#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_serial_shift_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'serial_shift_0' of module 'design_1_serial_shift_0_0' requires 11 connections, but only 5 given [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1301]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_0' (15#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_1_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_1_0' (16#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_2_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_2_0' (17#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_2_1' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_2_1' (18#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_util_vector_logic_2_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_1' [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 3 - type: integer 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (19#1) [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_1' (20#1) [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'link7_imp_6D7VH2' (21#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1199]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_8_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_axi_gpio_8_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_8_0' (22#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_axi_gpio_8_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (23#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' requires 10 connections, but only 6 given [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:869]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (24#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 114 connections, but only 103 given [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:878]
INFO: [Synth 8-6157] synthesizing module 'design_1_smartconnect_0_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_smartconnect_0_0' (25#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_smartconnect_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'smartconnect_0' of module 'design_1_smartconnect_0_0' requires 135 connections, but only 121 given [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:982]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1104]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_0_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_0_0' (26#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_total_link_ctrl_0_0' [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_total_link_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_total_link_ctrl_0_0' (27#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/.Xil/Vivado-51120-DESKTOP-CUAMMK2/realtime/design_1_total_link_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (28#1) [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (29#1) [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_dma_0'. This will prevent further optimization [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:412]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'total_link_ctrl_0'. This will prevent further optimization [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1147]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:1104]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_data_fifo_0'. This will prevent further optimization [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:828]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_dma_1'. This will prevent further optimization [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:474]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_dma_2'. This will prevent further optimization [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:536]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_dma_3'. This will prevent further optimization [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:598]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (30#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (31#1) [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 674.594 ; gain = 151.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 674.594 ; gain = 151.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 674.594 ; gain = 151.430
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0/design_1_smartconnect_0_0_in_context.xdc] for cell 'design_1_i/smartconnect_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0/design_1_smartconnect_0_0_in_context.xdc] for cell 'design_1_i/smartconnect_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/link7/clk_wiz_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/link7/clk_wiz_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_0/design_1_Counter_4bit_0_0/design_1_Counter_4bit_0_0_in_context.xdc] for cell 'design_1_i/link7/Counter_4bit_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_Counter_4bit_0_0/design_1_Counter_4bit_0_0/design_1_Counter_4bit_0_0_in_context.xdc] for cell 'design_1_i/link7/Counter_4bit_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_0/design_1_D_flip_flops_4_0_0/design_1_D_flip_flops_4_0_0_in_context.xdc] for cell 'design_1_i/link7/D_flip_flops_4_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_D_flip_flops_4_0_0/design_1_D_flip_flops_4_0_0/design_1_D_flip_flops_4_0_0_in_context.xdc] for cell 'design_1_i/link7/D_flip_flops_4_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_0/design_1_div16_0_0/design_1_div16_0_0_in_context.xdc] for cell 'design_1_i/link7/div16_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_div16_0_0/design_1_div16_0_0/design_1_div16_0_0_in_context.xdc] for cell 'design_1_i/link7/div16_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_0/design_1_serial_shift_0_0/design_1_serial_shift_0_0_in_context.xdc] for cell 'design_1_i/link7/serial_shift_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_serial_shift_0_0/design_1_serial_shift_0_0/design_1_serial_shift_0_0_in_context.xdc] for cell 'design_1_i/link7/serial_shift_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link7/util_vector_logic_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/link7/util_vector_logic_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link7/util_vector_logic_1'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0_in_context.xdc] for cell 'design_1_i/link7/util_vector_logic_1'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link7/util_vector_logic_2'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link7/util_vector_logic_2'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_1/design_1_util_vector_logic_2_1/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link7/util_vector_logic_3'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_1/design_1_util_vector_logic_2_1/design_1_util_vector_logic_2_1_in_context.xdc] for cell 'design_1_i/link7/util_vector_logic_3'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_0/design_1_s2p_0_0/design_1_s2p_0_0_in_context.xdc] for cell 'design_1_i/link7/s2p_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_s2p_0_0/design_1_s2p_0_0/design_1_s2p_0_0_in_context.xdc] for cell 'design_1_i/link7/s2p_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link7/proc_sys_reset_16M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/link7/proc_sys_reset_16M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link7/proc_sys_reset_1M'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/link7/proc_sys_reset_1M'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_total_link_ctrl_0_0/design_1_total_link_ctrl_0_0/design_1_total_link_ctrl_0_0_in_context.xdc] for cell 'design_1_i/total_link_ctrl_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_total_link_ctrl_0_0/design_1_total_link_ctrl_0_0/design_1_total_link_ctrl_0_0_in_context.xdc] for cell 'design_1_i/total_link_ctrl_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0_in_context.xdc] for cell 'design_1_i/link_err'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0_in_context.xdc] for cell 'design_1_i/link_err'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_1_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_1_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1/design_1_axi_dma_1_0_in_context.xdc] for cell 'design_1_i/axi_dma_1'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1/design_1_axi_dma_1_0_in_context.xdc] for cell 'design_1_i/axi_dma_1'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0/design_1_axi_dma_1_0_in_context.xdc] for cell 'design_1_i/axi_dma_2'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0/design_1_axi_dma_1_0_in_context.xdc] for cell 'design_1_i/axi_dma_2'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_2_0/design_1_axi_dma_2_0/design_1_axi_dma_1_0_in_context.xdc] for cell 'design_1_i/axi_dma_3'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_2_0/design_1_axi_dma_2_0/design_1_axi_dma_1_0_in_context.xdc] for cell 'design_1_i/axi_dma_3'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Finished Parsing XDC File [d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Parsing XDC File [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/constrs_1/imports/new/top.xdc]
Finished Parsing XDC File [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/constrs_1/imports/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/constrs_1/imports/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 997.926 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 997.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 997.934 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 997.934 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 997.934 ; gain = 474.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 997.934 ; gain = 474.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/Counter_4bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/D_flip_flops_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/div16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/serial_shift_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/s2p_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/proc_sys_reset_16M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link7/proc_sys_reset_1M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/total_link_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/link_err. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 997.934 ; gain = 474.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 997.934 ; gain = 474.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 997.934 ; gain = 474.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK0' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/link7/clk_wiz_0/clk_in1' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/link7/clk_wiz_0/clk_out1' to pin 'design_1_i/link7/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/link7/clk_wiz_0/clk_in1' to 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1012.840 ; gain = 489.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1013.285 ; gain = 490.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1024.406 ; gain = 501.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1024.406 ; gain = 501.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1024.406 ; gain = 501.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1024.406 ; gain = 501.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1024.406 ; gain = 501.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1024.406 ; gain = 501.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1024.406 ; gain = 501.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_axi_dma_0_0            |         1|
|2     |design_1_axi_dma_0_1            |         1|
|3     |design_1_axi_dma_1_0            |         1|
|4     |design_1_axi_dma_2_0            |         1|
|5     |design_1_axi_smc_0              |         1|
|6     |design_1_axis_data_fifo_0_0     |         1|
|7     |design_1_axi_gpio_8_0           |         1|
|8     |design_1_proc_sys_reset_0_0     |         1|
|9     |design_1_processing_system7_0_0 |         1|
|10    |design_1_smartconnect_0_0       |         1|
|11    |design_1_system_ila_0_0         |         1|
|12    |design_1_total_link_ctrl_0_0    |         1|
|13    |design_1_Counter_4bit_0_0       |         1|
|14    |design_1_D_flip_flops_4_0_0     |         1|
|15    |design_1_clk_wiz_0_0            |         1|
|16    |design_1_div16_0_0              |         1|
|17    |design_1_proc_sys_reset_0_1     |         1|
|18    |design_1_proc_sys_reset_0_2     |         1|
|19    |design_1_s2p_0_0                |         1|
|20    |design_1_serial_shift_0_0       |         1|
|21    |design_1_util_vector_logic_0_0  |         1|
|22    |design_1_util_vector_logic_1_0  |         1|
|23    |design_1_util_vector_logic_2_0  |         1|
|24    |design_1_util_vector_logic_2_1  |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_Counter_4bit_0_0       |     1|
|2     |design_1_D_flip_flops_4_0_0     |     1|
|3     |design_1_axi_dma_0_0            |     1|
|4     |design_1_axi_dma_0_1            |     1|
|5     |design_1_axi_dma_1_0            |     1|
|6     |design_1_axi_dma_2_0            |     1|
|7     |design_1_axi_gpio_8_0           |     1|
|8     |design_1_axi_smc_0              |     1|
|9     |design_1_axis_data_fifo_0_0     |     1|
|10    |design_1_clk_wiz_0_0            |     1|
|11    |design_1_div16_0_0              |     1|
|12    |design_1_proc_sys_reset_0_0     |     1|
|13    |design_1_proc_sys_reset_0_1     |     1|
|14    |design_1_proc_sys_reset_0_2     |     1|
|15    |design_1_processing_system7_0_0 |     1|
|16    |design_1_s2p_0_0                |     1|
|17    |design_1_serial_shift_0_0       |     1|
|18    |design_1_smartconnect_0_0       |     1|
|19    |design_1_system_ila_0_0         |     1|
|20    |design_1_total_link_ctrl_0_0    |     1|
|21    |design_1_util_vector_logic_0_0  |     1|
|22    |design_1_util_vector_logic_1_0  |     1|
|23    |design_1_util_vector_logic_2_0  |     1|
|24    |design_1_util_vector_logic_2_1  |     1|
|25    |IBUF                            |     1|
|26    |OBUF                            |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-------------------+------------------------+------+
|      |Instance           |Module                  |Cells |
+------+-------------------+------------------------+------+
|1     |top                |                        |  2488|
|2     |  design_1_i       |design_1                |  2486|
|3     |    xlconcat_0     |design_1_xlconcat_0_0   |     0|
|4     |    link7          |link7_imp_6D7VH2        |   139|
|5     |      xlconstant_0 |design_1_xlconstant_0_1 |     0|
+------+-------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1024.406 ; gain = 501.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1024.406 ; gain = 177.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1024.406 ; gain = 501.242
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1038.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1038.355 ; gain = 515.191
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1038.355 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/project/zedboard_16adc/zedboard_16adc_1229_FixValue/zedboard_16adc/zedboard_16adc.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 11 17:22:44 2021...
