

================================================================
== Vitis HLS Report for 'bidirectional_array_ap_fixed_ap_fixed_config2_Pipeline_VITIS_LOOP_111_1'
================================================================
* Date:           Thu May 16 18:02:22 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.643 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.300 us|  0.300 us|   75|   75|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_111_1  |       73|       73|         2|          1|          1|    73|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_69, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_68, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_67, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_66, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_65, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_64, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%i_7 = load i7 %i" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:111]   --->   Operation 78 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.59ns)   --->   "%icmp_ln111 = icmp_eq  i7 %i_7, i7 73" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:111]   --->   Operation 79 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 73, i64 73, i64 73"   --->   Operation 80 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.70ns)   --->   "%add_ln111 = add i7 %i_7, i7 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:111]   --->   Operation 81 'add' 'add_ln111' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %for.inc.split, void %for.end37.exitStub" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:111]   --->   Operation 82 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln111 = store i7 %add_ln111, i7 %i" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:111]   --->   Operation 83 'store' 'store_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.38>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 440 'ret' 'ret_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i7 %i_7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:111]   --->   Operation 84 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:112]   --->   Operation 85 'specpipeline' 'specpipeline_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:111]   --->   Operation 86 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.70ns)   --->   "%empty_2194 = sub i7 72, i7 %i_7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:111]   --->   Operation 87 'sub' 'empty_2194' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i7 %empty_2194" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 88 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.05ns)   --->   "%in_stream1_0_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_0" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 89 'read' 'in_stream1_0_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%temp_normal_V_addr = getelementptr i16 %temp_normal_V, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 90 'getelementptr' 'temp_normal_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_0_read, i7 %temp_normal_V_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 91 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%temp_reverse_V_addr = getelementptr i16 %temp_reverse_V, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 92 'getelementptr' 'temp_reverse_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_0_read, i7 %temp_reverse_V_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 93 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 94 [1/1] (1.05ns)   --->   "%in_stream1_1_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 94 'read' 'in_stream1_1_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%temp_normal_V_1_addr = getelementptr i16 %temp_normal_V_1, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 95 'getelementptr' 'temp_normal_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_1_read, i7 %temp_normal_V_1_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 96 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%temp_reverse_V_1_addr = getelementptr i16 %temp_reverse_V_1, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 97 'getelementptr' 'temp_reverse_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_1_read, i7 %temp_reverse_V_1_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 98 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 99 [1/1] (1.05ns)   --->   "%in_stream1_2_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 99 'read' 'in_stream1_2_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%temp_normal_V_2_addr = getelementptr i16 %temp_normal_V_2, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 100 'getelementptr' 'temp_normal_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_2_read, i7 %temp_normal_V_2_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 101 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%temp_reverse_V_2_addr = getelementptr i16 %temp_reverse_V_2, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 102 'getelementptr' 'temp_reverse_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_2_read, i7 %temp_reverse_V_2_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 103 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 104 [1/1] (1.05ns)   --->   "%in_stream1_3_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 104 'read' 'in_stream1_3_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%temp_normal_V_3_addr = getelementptr i16 %temp_normal_V_3, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 105 'getelementptr' 'temp_normal_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_3_read, i7 %temp_normal_V_3_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 106 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%temp_reverse_V_3_addr = getelementptr i16 %temp_reverse_V_3, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 107 'getelementptr' 'temp_reverse_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_3_read, i7 %temp_reverse_V_3_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 108 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 109 [1/1] (1.05ns)   --->   "%in_stream1_4_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 109 'read' 'in_stream1_4_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%temp_normal_V_4_addr = getelementptr i16 %temp_normal_V_4, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 110 'getelementptr' 'temp_normal_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_4_read, i7 %temp_normal_V_4_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 111 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%temp_reverse_V_4_addr = getelementptr i16 %temp_reverse_V_4, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 112 'getelementptr' 'temp_reverse_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_4_read, i7 %temp_reverse_V_4_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 113 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 114 [1/1] (1.05ns)   --->   "%in_stream1_5_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 114 'read' 'in_stream1_5_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%temp_normal_V_5_addr = getelementptr i16 %temp_normal_V_5, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 115 'getelementptr' 'temp_normal_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_5_read, i7 %temp_normal_V_5_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 116 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%temp_reverse_V_5_addr = getelementptr i16 %temp_reverse_V_5, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 117 'getelementptr' 'temp_reverse_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_5_read, i7 %temp_reverse_V_5_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 118 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 119 [1/1] (1.05ns)   --->   "%in_stream1_6_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 119 'read' 'in_stream1_6_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%temp_normal_V_6_addr = getelementptr i16 %temp_normal_V_6, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 120 'getelementptr' 'temp_normal_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_6_read, i7 %temp_normal_V_6_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 121 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%temp_reverse_V_6_addr = getelementptr i16 %temp_reverse_V_6, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 122 'getelementptr' 'temp_reverse_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_6_read, i7 %temp_reverse_V_6_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 123 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 124 [1/1] (1.05ns)   --->   "%in_stream1_7_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 124 'read' 'in_stream1_7_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%temp_normal_V_7_addr = getelementptr i16 %temp_normal_V_7, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 125 'getelementptr' 'temp_normal_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_7_read, i7 %temp_normal_V_7_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 126 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%temp_reverse_V_7_addr = getelementptr i16 %temp_reverse_V_7, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 127 'getelementptr' 'temp_reverse_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_7_read, i7 %temp_reverse_V_7_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 128 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 129 [1/1] (1.05ns)   --->   "%in_stream1_8_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_8" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 129 'read' 'in_stream1_8_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%temp_normal_V_8_addr = getelementptr i16 %temp_normal_V_8, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 130 'getelementptr' 'temp_normal_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_8_read, i7 %temp_normal_V_8_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 131 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%temp_reverse_V_8_addr = getelementptr i16 %temp_reverse_V_8, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 132 'getelementptr' 'temp_reverse_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_8_read, i7 %temp_reverse_V_8_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 133 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 134 [1/1] (1.05ns)   --->   "%in_stream1_9_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_9" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 134 'read' 'in_stream1_9_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%temp_normal_V_9_addr = getelementptr i16 %temp_normal_V_9, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 135 'getelementptr' 'temp_normal_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_9_read, i7 %temp_normal_V_9_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 136 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%temp_reverse_V_9_addr = getelementptr i16 %temp_reverse_V_9, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 137 'getelementptr' 'temp_reverse_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_9_read, i7 %temp_reverse_V_9_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 138 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 139 [1/1] (1.05ns)   --->   "%in_stream1_10_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_10" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 139 'read' 'in_stream1_10_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%temp_normal_V_10_addr = getelementptr i16 %temp_normal_V_10, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 140 'getelementptr' 'temp_normal_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_10_read, i7 %temp_normal_V_10_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 141 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%temp_reverse_V_10_addr = getelementptr i16 %temp_reverse_V_10, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 142 'getelementptr' 'temp_reverse_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_10_read, i7 %temp_reverse_V_10_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 143 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 144 [1/1] (1.05ns)   --->   "%in_stream1_11_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_11" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 144 'read' 'in_stream1_11_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%temp_normal_V_11_addr = getelementptr i16 %temp_normal_V_11, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 145 'getelementptr' 'temp_normal_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_11_read, i7 %temp_normal_V_11_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 146 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%temp_reverse_V_11_addr = getelementptr i16 %temp_reverse_V_11, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 147 'getelementptr' 'temp_reverse_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_11_read, i7 %temp_reverse_V_11_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 148 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 149 [1/1] (1.05ns)   --->   "%in_stream1_12_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_12" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 149 'read' 'in_stream1_12_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%temp_normal_V_12_addr = getelementptr i16 %temp_normal_V_12, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 150 'getelementptr' 'temp_normal_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_12_read, i7 %temp_normal_V_12_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 151 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%temp_reverse_V_12_addr = getelementptr i16 %temp_reverse_V_12, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 152 'getelementptr' 'temp_reverse_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_12_read, i7 %temp_reverse_V_12_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 153 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 154 [1/1] (1.05ns)   --->   "%in_stream1_13_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_13" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 154 'read' 'in_stream1_13_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%temp_normal_V_13_addr = getelementptr i16 %temp_normal_V_13, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 155 'getelementptr' 'temp_normal_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_13_read, i7 %temp_normal_V_13_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 156 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%temp_reverse_V_13_addr = getelementptr i16 %temp_reverse_V_13, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 157 'getelementptr' 'temp_reverse_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_13_read, i7 %temp_reverse_V_13_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 158 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 159 [1/1] (1.05ns)   --->   "%in_stream1_14_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 159 'read' 'in_stream1_14_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%temp_normal_V_14_addr = getelementptr i16 %temp_normal_V_14, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 160 'getelementptr' 'temp_normal_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_14_read, i7 %temp_normal_V_14_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 161 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%temp_reverse_V_14_addr = getelementptr i16 %temp_reverse_V_14, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 162 'getelementptr' 'temp_reverse_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_14_read, i7 %temp_reverse_V_14_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 163 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 164 [1/1] (1.05ns)   --->   "%in_stream1_15_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_15" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 164 'read' 'in_stream1_15_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%temp_normal_V_15_addr = getelementptr i16 %temp_normal_V_15, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 165 'getelementptr' 'temp_normal_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_15_read, i7 %temp_normal_V_15_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 166 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%temp_reverse_V_15_addr = getelementptr i16 %temp_reverse_V_15, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 167 'getelementptr' 'temp_reverse_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_15_read, i7 %temp_reverse_V_15_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 168 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 169 [1/1] (1.05ns)   --->   "%in_stream1_16_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 169 'read' 'in_stream1_16_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%temp_normal_V_16_addr = getelementptr i16 %temp_normal_V_16, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 170 'getelementptr' 'temp_normal_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_16_read, i7 %temp_normal_V_16_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 171 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%temp_reverse_V_16_addr = getelementptr i16 %temp_reverse_V_16, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 172 'getelementptr' 'temp_reverse_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_16_read, i7 %temp_reverse_V_16_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 173 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 174 [1/1] (1.05ns)   --->   "%in_stream1_17_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_17" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 174 'read' 'in_stream1_17_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%temp_normal_V_17_addr = getelementptr i16 %temp_normal_V_17, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 175 'getelementptr' 'temp_normal_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_17_read, i7 %temp_normal_V_17_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 176 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%temp_reverse_V_17_addr = getelementptr i16 %temp_reverse_V_17, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 177 'getelementptr' 'temp_reverse_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_17_read, i7 %temp_reverse_V_17_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 178 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 179 [1/1] (1.05ns)   --->   "%in_stream1_18_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_18" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 179 'read' 'in_stream1_18_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%temp_normal_V_18_addr = getelementptr i16 %temp_normal_V_18, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 180 'getelementptr' 'temp_normal_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_18_read, i7 %temp_normal_V_18_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 181 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%temp_reverse_V_18_addr = getelementptr i16 %temp_reverse_V_18, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 182 'getelementptr' 'temp_reverse_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_18_read, i7 %temp_reverse_V_18_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 183 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 184 [1/1] (1.05ns)   --->   "%in_stream1_19_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 184 'read' 'in_stream1_19_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%temp_normal_V_19_addr = getelementptr i16 %temp_normal_V_19, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 185 'getelementptr' 'temp_normal_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_19_read, i7 %temp_normal_V_19_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 186 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%temp_reverse_V_19_addr = getelementptr i16 %temp_reverse_V_19, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 187 'getelementptr' 'temp_reverse_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_19_read, i7 %temp_reverse_V_19_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 188 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 189 [1/1] (1.05ns)   --->   "%in_stream1_20_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_20" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 189 'read' 'in_stream1_20_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%temp_normal_V_20_addr = getelementptr i16 %temp_normal_V_20, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 190 'getelementptr' 'temp_normal_V_20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_20_read, i7 %temp_normal_V_20_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 191 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%temp_reverse_V_20_addr = getelementptr i16 %temp_reverse_V_20, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 192 'getelementptr' 'temp_reverse_V_20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_20_read, i7 %temp_reverse_V_20_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 193 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 194 [1/1] (1.05ns)   --->   "%in_stream1_21_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_21" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 194 'read' 'in_stream1_21_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%temp_normal_V_21_addr = getelementptr i16 %temp_normal_V_21, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 195 'getelementptr' 'temp_normal_V_21_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_21_read, i7 %temp_normal_V_21_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 196 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%temp_reverse_V_21_addr = getelementptr i16 %temp_reverse_V_21, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 197 'getelementptr' 'temp_reverse_V_21_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_21_read, i7 %temp_reverse_V_21_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 198 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 199 [1/1] (1.05ns)   --->   "%in_stream1_22_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_22" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 199 'read' 'in_stream1_22_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%temp_normal_V_22_addr = getelementptr i16 %temp_normal_V_22, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 200 'getelementptr' 'temp_normal_V_22_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_22_read, i7 %temp_normal_V_22_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 201 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%temp_reverse_V_22_addr = getelementptr i16 %temp_reverse_V_22, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 202 'getelementptr' 'temp_reverse_V_22_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_22_read, i7 %temp_reverse_V_22_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 203 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 204 [1/1] (1.05ns)   --->   "%in_stream1_23_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_23" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 204 'read' 'in_stream1_23_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%temp_normal_V_23_addr = getelementptr i16 %temp_normal_V_23, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 205 'getelementptr' 'temp_normal_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_23_read, i7 %temp_normal_V_23_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 206 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%temp_reverse_V_23_addr = getelementptr i16 %temp_reverse_V_23, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 207 'getelementptr' 'temp_reverse_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_23_read, i7 %temp_reverse_V_23_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 208 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 209 [1/1] (1.05ns)   --->   "%in_stream1_24_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_24" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 209 'read' 'in_stream1_24_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%temp_normal_V_24_addr = getelementptr i16 %temp_normal_V_24, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 210 'getelementptr' 'temp_normal_V_24_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_24_read, i7 %temp_normal_V_24_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 211 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%temp_reverse_V_24_addr = getelementptr i16 %temp_reverse_V_24, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 212 'getelementptr' 'temp_reverse_V_24_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_24_read, i7 %temp_reverse_V_24_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 213 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 214 [1/1] (1.05ns)   --->   "%in_stream1_25_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_25" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 214 'read' 'in_stream1_25_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%temp_normal_V_25_addr = getelementptr i16 %temp_normal_V_25, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 215 'getelementptr' 'temp_normal_V_25_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_25_read, i7 %temp_normal_V_25_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 216 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%temp_reverse_V_25_addr = getelementptr i16 %temp_reverse_V_25, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 217 'getelementptr' 'temp_reverse_V_25_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_25_read, i7 %temp_reverse_V_25_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 218 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 219 [1/1] (1.05ns)   --->   "%in_stream1_26_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_26" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 219 'read' 'in_stream1_26_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%temp_normal_V_26_addr = getelementptr i16 %temp_normal_V_26, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 220 'getelementptr' 'temp_normal_V_26_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_26_read, i7 %temp_normal_V_26_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 221 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%temp_reverse_V_26_addr = getelementptr i16 %temp_reverse_V_26, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 222 'getelementptr' 'temp_reverse_V_26_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_26_read, i7 %temp_reverse_V_26_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 223 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 224 [1/1] (1.05ns)   --->   "%in_stream1_27_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_27" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 224 'read' 'in_stream1_27_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%temp_normal_V_27_addr = getelementptr i16 %temp_normal_V_27, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 225 'getelementptr' 'temp_normal_V_27_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_27_read, i7 %temp_normal_V_27_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 226 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%temp_reverse_V_27_addr = getelementptr i16 %temp_reverse_V_27, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 227 'getelementptr' 'temp_reverse_V_27_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_27_read, i7 %temp_reverse_V_27_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 228 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 229 [1/1] (1.05ns)   --->   "%in_stream1_28_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_28" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 229 'read' 'in_stream1_28_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%temp_normal_V_28_addr = getelementptr i16 %temp_normal_V_28, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 230 'getelementptr' 'temp_normal_V_28_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_28_read, i7 %temp_normal_V_28_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 231 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%temp_reverse_V_28_addr = getelementptr i16 %temp_reverse_V_28, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 232 'getelementptr' 'temp_reverse_V_28_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_28_read, i7 %temp_reverse_V_28_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 233 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 234 [1/1] (1.05ns)   --->   "%in_stream1_29_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_29" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 234 'read' 'in_stream1_29_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%temp_normal_V_29_addr = getelementptr i16 %temp_normal_V_29, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 235 'getelementptr' 'temp_normal_V_29_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_29_read, i7 %temp_normal_V_29_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 236 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%temp_reverse_V_29_addr = getelementptr i16 %temp_reverse_V_29, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 237 'getelementptr' 'temp_reverse_V_29_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_29_read, i7 %temp_reverse_V_29_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 238 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 239 [1/1] (1.05ns)   --->   "%in_stream1_30_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_30" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 239 'read' 'in_stream1_30_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%temp_normal_V_30_addr = getelementptr i16 %temp_normal_V_30, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 240 'getelementptr' 'temp_normal_V_30_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_30_read, i7 %temp_normal_V_30_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 241 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%temp_reverse_V_30_addr = getelementptr i16 %temp_reverse_V_30, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 242 'getelementptr' 'temp_reverse_V_30_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_30_read, i7 %temp_reverse_V_30_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 243 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 244 [1/1] (1.05ns)   --->   "%in_stream1_31_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_31" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 244 'read' 'in_stream1_31_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%temp_normal_V_31_addr = getelementptr i16 %temp_normal_V_31, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 245 'getelementptr' 'temp_normal_V_31_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_31_read, i7 %temp_normal_V_31_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 246 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%temp_reverse_V_31_addr = getelementptr i16 %temp_reverse_V_31, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 247 'getelementptr' 'temp_reverse_V_31_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_31_read, i7 %temp_reverse_V_31_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 248 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 249 [1/1] (1.05ns)   --->   "%in_stream1_32_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_32" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 249 'read' 'in_stream1_32_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%temp_normal_V_32_addr = getelementptr i16 %temp_normal_V_32, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 250 'getelementptr' 'temp_normal_V_32_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_32_read, i7 %temp_normal_V_32_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 251 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%temp_reverse_V_32_addr = getelementptr i16 %temp_reverse_V_32, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 252 'getelementptr' 'temp_reverse_V_32_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_32_read, i7 %temp_reverse_V_32_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 253 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 254 [1/1] (1.05ns)   --->   "%in_stream1_33_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_33" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 254 'read' 'in_stream1_33_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%temp_normal_V_33_addr = getelementptr i16 %temp_normal_V_33, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 255 'getelementptr' 'temp_normal_V_33_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_33_read, i7 %temp_normal_V_33_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 256 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%temp_reverse_V_33_addr = getelementptr i16 %temp_reverse_V_33, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 257 'getelementptr' 'temp_reverse_V_33_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_33_read, i7 %temp_reverse_V_33_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 258 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 259 [1/1] (1.05ns)   --->   "%in_stream1_34_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_34" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 259 'read' 'in_stream1_34_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%temp_normal_V_34_addr = getelementptr i16 %temp_normal_V_34, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 260 'getelementptr' 'temp_normal_V_34_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_34_read, i7 %temp_normal_V_34_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 261 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%temp_reverse_V_34_addr = getelementptr i16 %temp_reverse_V_34, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 262 'getelementptr' 'temp_reverse_V_34_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_34_read, i7 %temp_reverse_V_34_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 263 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 264 [1/1] (1.05ns)   --->   "%in_stream1_35_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_35" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 264 'read' 'in_stream1_35_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%temp_normal_V_35_addr = getelementptr i16 %temp_normal_V_35, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 265 'getelementptr' 'temp_normal_V_35_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_35_read, i7 %temp_normal_V_35_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 266 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%temp_reverse_V_35_addr = getelementptr i16 %temp_reverse_V_35, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 267 'getelementptr' 'temp_reverse_V_35_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_35_read, i7 %temp_reverse_V_35_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 268 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 269 [1/1] (1.05ns)   --->   "%in_stream1_36_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_36" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 269 'read' 'in_stream1_36_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%temp_normal_V_36_addr = getelementptr i16 %temp_normal_V_36, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 270 'getelementptr' 'temp_normal_V_36_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_36_read, i7 %temp_normal_V_36_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 271 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%temp_reverse_V_36_addr = getelementptr i16 %temp_reverse_V_36, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 272 'getelementptr' 'temp_reverse_V_36_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_36_read, i7 %temp_reverse_V_36_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 273 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 274 [1/1] (1.05ns)   --->   "%in_stream1_37_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_37" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 274 'read' 'in_stream1_37_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%temp_normal_V_37_addr = getelementptr i16 %temp_normal_V_37, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 275 'getelementptr' 'temp_normal_V_37_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_37_read, i7 %temp_normal_V_37_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 276 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%temp_reverse_V_37_addr = getelementptr i16 %temp_reverse_V_37, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 277 'getelementptr' 'temp_reverse_V_37_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_37_read, i7 %temp_reverse_V_37_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 278 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 279 [1/1] (1.05ns)   --->   "%in_stream1_38_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_38" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 279 'read' 'in_stream1_38_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%temp_normal_V_38_addr = getelementptr i16 %temp_normal_V_38, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 280 'getelementptr' 'temp_normal_V_38_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_38_read, i7 %temp_normal_V_38_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 281 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%temp_reverse_V_38_addr = getelementptr i16 %temp_reverse_V_38, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 282 'getelementptr' 'temp_reverse_V_38_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_38_read, i7 %temp_reverse_V_38_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 283 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 284 [1/1] (1.05ns)   --->   "%in_stream1_39_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_39" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 284 'read' 'in_stream1_39_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%temp_normal_V_39_addr = getelementptr i16 %temp_normal_V_39, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 285 'getelementptr' 'temp_normal_V_39_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_39_read, i7 %temp_normal_V_39_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 286 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%temp_reverse_V_39_addr = getelementptr i16 %temp_reverse_V_39, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 287 'getelementptr' 'temp_reverse_V_39_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_39_read, i7 %temp_reverse_V_39_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 288 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 289 [1/1] (1.05ns)   --->   "%in_stream1_40_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_40" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 289 'read' 'in_stream1_40_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%temp_normal_V_40_addr = getelementptr i16 %temp_normal_V_40, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 290 'getelementptr' 'temp_normal_V_40_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_40_read, i7 %temp_normal_V_40_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 291 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%temp_reverse_V_40_addr = getelementptr i16 %temp_reverse_V_40, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 292 'getelementptr' 'temp_reverse_V_40_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_40_read, i7 %temp_reverse_V_40_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 293 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 294 [1/1] (1.05ns)   --->   "%in_stream1_41_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_41" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 294 'read' 'in_stream1_41_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%temp_normal_V_41_addr = getelementptr i16 %temp_normal_V_41, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 295 'getelementptr' 'temp_normal_V_41_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_41_read, i7 %temp_normal_V_41_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 296 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%temp_reverse_V_41_addr = getelementptr i16 %temp_reverse_V_41, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 297 'getelementptr' 'temp_reverse_V_41_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_41_read, i7 %temp_reverse_V_41_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 298 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 299 [1/1] (1.05ns)   --->   "%in_stream1_42_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_42" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 299 'read' 'in_stream1_42_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%temp_normal_V_42_addr = getelementptr i16 %temp_normal_V_42, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 300 'getelementptr' 'temp_normal_V_42_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_42_read, i7 %temp_normal_V_42_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 301 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%temp_reverse_V_42_addr = getelementptr i16 %temp_reverse_V_42, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 302 'getelementptr' 'temp_reverse_V_42_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_42_read, i7 %temp_reverse_V_42_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 303 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 304 [1/1] (1.05ns)   --->   "%in_stream1_43_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_43" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 304 'read' 'in_stream1_43_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%temp_normal_V_43_addr = getelementptr i16 %temp_normal_V_43, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 305 'getelementptr' 'temp_normal_V_43_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_43_read, i7 %temp_normal_V_43_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 306 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%temp_reverse_V_43_addr = getelementptr i16 %temp_reverse_V_43, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 307 'getelementptr' 'temp_reverse_V_43_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_43_read, i7 %temp_reverse_V_43_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 308 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 309 [1/1] (1.05ns)   --->   "%in_stream1_44_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_44" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 309 'read' 'in_stream1_44_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%temp_normal_V_44_addr = getelementptr i16 %temp_normal_V_44, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 310 'getelementptr' 'temp_normal_V_44_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_44_read, i7 %temp_normal_V_44_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 311 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%temp_reverse_V_44_addr = getelementptr i16 %temp_reverse_V_44, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 312 'getelementptr' 'temp_reverse_V_44_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_44_read, i7 %temp_reverse_V_44_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 313 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 314 [1/1] (1.05ns)   --->   "%in_stream1_45_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_45" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 314 'read' 'in_stream1_45_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%temp_normal_V_45_addr = getelementptr i16 %temp_normal_V_45, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 315 'getelementptr' 'temp_normal_V_45_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_45_read, i7 %temp_normal_V_45_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 316 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%temp_reverse_V_45_addr = getelementptr i16 %temp_reverse_V_45, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 317 'getelementptr' 'temp_reverse_V_45_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_45_read, i7 %temp_reverse_V_45_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 318 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 319 [1/1] (1.05ns)   --->   "%in_stream1_46_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_46" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 319 'read' 'in_stream1_46_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%temp_normal_V_46_addr = getelementptr i16 %temp_normal_V_46, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 320 'getelementptr' 'temp_normal_V_46_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_46_read, i7 %temp_normal_V_46_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 321 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%temp_reverse_V_46_addr = getelementptr i16 %temp_reverse_V_46, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 322 'getelementptr' 'temp_reverse_V_46_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_46_read, i7 %temp_reverse_V_46_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 323 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 324 [1/1] (1.05ns)   --->   "%in_stream1_47_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_47" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 324 'read' 'in_stream1_47_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%temp_normal_V_47_addr = getelementptr i16 %temp_normal_V_47, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 325 'getelementptr' 'temp_normal_V_47_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_47_read, i7 %temp_normal_V_47_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 326 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%temp_reverse_V_47_addr = getelementptr i16 %temp_reverse_V_47, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 327 'getelementptr' 'temp_reverse_V_47_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_47_read, i7 %temp_reverse_V_47_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 328 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 329 [1/1] (1.05ns)   --->   "%in_stream1_48_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_48" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 329 'read' 'in_stream1_48_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%temp_normal_V_48_addr = getelementptr i16 %temp_normal_V_48, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 330 'getelementptr' 'temp_normal_V_48_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_48_read, i7 %temp_normal_V_48_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 331 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%temp_reverse_V_48_addr = getelementptr i16 %temp_reverse_V_48, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 332 'getelementptr' 'temp_reverse_V_48_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_48_read, i7 %temp_reverse_V_48_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 333 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 334 [1/1] (1.05ns)   --->   "%in_stream1_49_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_49" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 334 'read' 'in_stream1_49_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%temp_normal_V_49_addr = getelementptr i16 %temp_normal_V_49, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 335 'getelementptr' 'temp_normal_V_49_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_49_read, i7 %temp_normal_V_49_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 336 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%temp_reverse_V_49_addr = getelementptr i16 %temp_reverse_V_49, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 337 'getelementptr' 'temp_reverse_V_49_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_49_read, i7 %temp_reverse_V_49_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 338 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 339 [1/1] (1.05ns)   --->   "%in_stream1_50_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_50" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 339 'read' 'in_stream1_50_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%temp_normal_V_50_addr = getelementptr i16 %temp_normal_V_50, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 340 'getelementptr' 'temp_normal_V_50_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_50_read, i7 %temp_normal_V_50_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 341 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%temp_reverse_V_50_addr = getelementptr i16 %temp_reverse_V_50, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 342 'getelementptr' 'temp_reverse_V_50_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_50_read, i7 %temp_reverse_V_50_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 343 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 344 [1/1] (1.05ns)   --->   "%in_stream1_51_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_51" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 344 'read' 'in_stream1_51_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%temp_normal_V_51_addr = getelementptr i16 %temp_normal_V_51, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 345 'getelementptr' 'temp_normal_V_51_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_51_read, i7 %temp_normal_V_51_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 346 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%temp_reverse_V_51_addr = getelementptr i16 %temp_reverse_V_51, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 347 'getelementptr' 'temp_reverse_V_51_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_51_read, i7 %temp_reverse_V_51_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 348 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 349 [1/1] (1.05ns)   --->   "%in_stream1_52_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_52" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 349 'read' 'in_stream1_52_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%temp_normal_V_52_addr = getelementptr i16 %temp_normal_V_52, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 350 'getelementptr' 'temp_normal_V_52_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_52_read, i7 %temp_normal_V_52_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 351 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%temp_reverse_V_52_addr = getelementptr i16 %temp_reverse_V_52, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 352 'getelementptr' 'temp_reverse_V_52_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_52_read, i7 %temp_reverse_V_52_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 353 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 354 [1/1] (1.05ns)   --->   "%in_stream1_53_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_53" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 354 'read' 'in_stream1_53_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%temp_normal_V_53_addr = getelementptr i16 %temp_normal_V_53, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 355 'getelementptr' 'temp_normal_V_53_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_53_read, i7 %temp_normal_V_53_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 356 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%temp_reverse_V_53_addr = getelementptr i16 %temp_reverse_V_53, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 357 'getelementptr' 'temp_reverse_V_53_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_53_read, i7 %temp_reverse_V_53_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 358 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 359 [1/1] (1.05ns)   --->   "%in_stream1_54_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_54" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 359 'read' 'in_stream1_54_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%temp_normal_V_54_addr = getelementptr i16 %temp_normal_V_54, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 360 'getelementptr' 'temp_normal_V_54_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_54_read, i7 %temp_normal_V_54_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 361 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%temp_reverse_V_54_addr = getelementptr i16 %temp_reverse_V_54, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 362 'getelementptr' 'temp_reverse_V_54_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_54_read, i7 %temp_reverse_V_54_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 363 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 364 [1/1] (1.05ns)   --->   "%in_stream1_55_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_55" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 364 'read' 'in_stream1_55_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%temp_normal_V_55_addr = getelementptr i16 %temp_normal_V_55, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 365 'getelementptr' 'temp_normal_V_55_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_55_read, i7 %temp_normal_V_55_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 366 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%temp_reverse_V_55_addr = getelementptr i16 %temp_reverse_V_55, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 367 'getelementptr' 'temp_reverse_V_55_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_55_read, i7 %temp_reverse_V_55_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 368 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 369 [1/1] (1.05ns)   --->   "%in_stream1_56_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_56" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 369 'read' 'in_stream1_56_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%temp_normal_V_56_addr = getelementptr i16 %temp_normal_V_56, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 370 'getelementptr' 'temp_normal_V_56_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_56_read, i7 %temp_normal_V_56_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 371 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%temp_reverse_V_56_addr = getelementptr i16 %temp_reverse_V_56, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 372 'getelementptr' 'temp_reverse_V_56_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_56_read, i7 %temp_reverse_V_56_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 373 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 374 [1/1] (1.05ns)   --->   "%in_stream1_57_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_57" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 374 'read' 'in_stream1_57_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%temp_normal_V_57_addr = getelementptr i16 %temp_normal_V_57, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 375 'getelementptr' 'temp_normal_V_57_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_57_read, i7 %temp_normal_V_57_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 376 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%temp_reverse_V_57_addr = getelementptr i16 %temp_reverse_V_57, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 377 'getelementptr' 'temp_reverse_V_57_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_57_read, i7 %temp_reverse_V_57_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 378 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 379 [1/1] (1.05ns)   --->   "%in_stream1_58_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_58" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 379 'read' 'in_stream1_58_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%temp_normal_V_58_addr = getelementptr i16 %temp_normal_V_58, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 380 'getelementptr' 'temp_normal_V_58_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_58_read, i7 %temp_normal_V_58_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 381 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%temp_reverse_V_58_addr = getelementptr i16 %temp_reverse_V_58, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 382 'getelementptr' 'temp_reverse_V_58_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_58_read, i7 %temp_reverse_V_58_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 383 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 384 [1/1] (1.05ns)   --->   "%in_stream1_59_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_59" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 384 'read' 'in_stream1_59_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%temp_normal_V_59_addr = getelementptr i16 %temp_normal_V_59, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 385 'getelementptr' 'temp_normal_V_59_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_59_read, i7 %temp_normal_V_59_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 386 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%temp_reverse_V_59_addr = getelementptr i16 %temp_reverse_V_59, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 387 'getelementptr' 'temp_reverse_V_59_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_59_read, i7 %temp_reverse_V_59_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 388 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 389 [1/1] (1.05ns)   --->   "%in_stream1_60_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_60" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 389 'read' 'in_stream1_60_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%temp_normal_V_60_addr = getelementptr i16 %temp_normal_V_60, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 390 'getelementptr' 'temp_normal_V_60_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_60_read, i7 %temp_normal_V_60_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 391 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%temp_reverse_V_60_addr = getelementptr i16 %temp_reverse_V_60, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 392 'getelementptr' 'temp_reverse_V_60_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_60_read, i7 %temp_reverse_V_60_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 393 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 394 [1/1] (1.05ns)   --->   "%in_stream1_61_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_61" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 394 'read' 'in_stream1_61_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%temp_normal_V_61_addr = getelementptr i16 %temp_normal_V_61, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 395 'getelementptr' 'temp_normal_V_61_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_61_read, i7 %temp_normal_V_61_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 396 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%temp_reverse_V_61_addr = getelementptr i16 %temp_reverse_V_61, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 397 'getelementptr' 'temp_reverse_V_61_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_61_read, i7 %temp_reverse_V_61_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 398 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 399 [1/1] (1.05ns)   --->   "%in_stream1_62_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_62" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 399 'read' 'in_stream1_62_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%temp_normal_V_62_addr = getelementptr i16 %temp_normal_V_62, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 400 'getelementptr' 'temp_normal_V_62_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_62_read, i7 %temp_normal_V_62_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 401 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%temp_reverse_V_62_addr = getelementptr i16 %temp_reverse_V_62, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 402 'getelementptr' 'temp_reverse_V_62_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_62_read, i7 %temp_reverse_V_62_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 403 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 404 [1/1] (1.05ns)   --->   "%in_stream1_63_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_63" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 404 'read' 'in_stream1_63_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%temp_normal_V_63_addr = getelementptr i16 %temp_normal_V_63, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 405 'getelementptr' 'temp_normal_V_63_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_63_read, i7 %temp_normal_V_63_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 406 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%temp_reverse_V_63_addr = getelementptr i16 %temp_reverse_V_63, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 407 'getelementptr' 'temp_reverse_V_63_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_63_read, i7 %temp_reverse_V_63_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 408 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 409 [1/1] (1.05ns)   --->   "%in_stream1_64_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_64" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 409 'read' 'in_stream1_64_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%temp_normal_V_64_addr = getelementptr i16 %temp_normal_V_64, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 410 'getelementptr' 'temp_normal_V_64_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_64_read, i7 %temp_normal_V_64_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 411 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%temp_reverse_V_64_addr = getelementptr i16 %temp_reverse_V_64, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 412 'getelementptr' 'temp_reverse_V_64_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_64_read, i7 %temp_reverse_V_64_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 413 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 414 [1/1] (1.05ns)   --->   "%in_stream1_65_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_65" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 414 'read' 'in_stream1_65_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%temp_normal_V_65_addr = getelementptr i16 %temp_normal_V_65, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 415 'getelementptr' 'temp_normal_V_65_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_65_read, i7 %temp_normal_V_65_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 416 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%temp_reverse_V_65_addr = getelementptr i16 %temp_reverse_V_65, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 417 'getelementptr' 'temp_reverse_V_65_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_65_read, i7 %temp_reverse_V_65_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 418 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 419 [1/1] (1.05ns)   --->   "%in_stream1_66_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_66" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 419 'read' 'in_stream1_66_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%temp_normal_V_66_addr = getelementptr i16 %temp_normal_V_66, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 420 'getelementptr' 'temp_normal_V_66_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_66_read, i7 %temp_normal_V_66_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 421 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%temp_reverse_V_66_addr = getelementptr i16 %temp_reverse_V_66, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 422 'getelementptr' 'temp_reverse_V_66_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_66_read, i7 %temp_reverse_V_66_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 423 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 424 [1/1] (1.05ns)   --->   "%in_stream1_67_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_67" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 424 'read' 'in_stream1_67_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%temp_normal_V_67_addr = getelementptr i16 %temp_normal_V_67, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 425 'getelementptr' 'temp_normal_V_67_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_67_read, i7 %temp_normal_V_67_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 426 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%temp_reverse_V_67_addr = getelementptr i16 %temp_reverse_V_67, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 427 'getelementptr' 'temp_reverse_V_67_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_67_read, i7 %temp_reverse_V_67_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 428 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 429 [1/1] (1.05ns)   --->   "%in_stream1_68_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_68" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 429 'read' 'in_stream1_68_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%temp_normal_V_68_addr = getelementptr i16 %temp_normal_V_68, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 430 'getelementptr' 'temp_normal_V_68_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_68_read, i7 %temp_normal_V_68_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 431 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%temp_reverse_V_68_addr = getelementptr i16 %temp_reverse_V_68, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 432 'getelementptr' 'temp_reverse_V_68_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_68_read, i7 %temp_reverse_V_68_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 433 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 434 [1/1] (1.05ns)   --->   "%in_stream1_69_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_69" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115]   --->   Operation 434 'read' 'in_stream1_69_read' <Predicate = true> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%temp_normal_V_69_addr = getelementptr i16 %temp_normal_V_69, i64 0, i64 %zext_ln111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 435 'getelementptr' 'temp_normal_V_69_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %in_stream1_69_read, i7 %temp_normal_V_69_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116]   --->   Operation 436 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%temp_reverse_V_69_addr = getelementptr i16 %temp_reverse_V_69, i64 0, i64 %zext_ln115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 437 'getelementptr' 'temp_reverse_V_69_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.58ns)   --->   "%store_ln117 = store i16 %in_stream1_69_read, i7 %temp_reverse_V_69_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:117]   --->   Operation 438 'store' 'store_ln117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 73> <RAM>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.inc" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:111]   --->   Operation 439 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i') [211]  (0 ns)
	'load' operation ('i', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:111) on local variable 'i' [285]  (0 ns)
	'add' operation ('add_ln111', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:111) [288]  (0.706 ns)
	'store' operation ('store_ln111', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:111) of variable 'add_ln111', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:111 on local variable 'i' [646]  (0.387 ns)

 <State 2>: 1.64ns
The critical path consists of the following:
	fifo read operation ('in_stream1_0_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115) on port 'in_stream1_0' (/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115) [296]  (1.06 ns)
	'store' operation ('store_ln116', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:116) of variable 'in_stream1_0_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:115 on array 'temp_normal_V' [298]  (0.585 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
