// Seed: 1288355275
module module_0 ();
  wand id_1, id_2;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_6 = 32'd50,
    parameter id_7 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  module_0 modCall_1 ();
  output wor id_1;
  assign id_3 = id_3;
  wire _id_6;
  wire [1 : -1] _id_7;
  assign id_1 = 1;
  assign id_2[-1] = id_5;
  wire id_8;
  wire id_9, id_10[id_6 : id_7];
endmodule
