User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/ReadLatency/SRAM/512KB/512KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 512KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read latency ...

=============
CONFIGURATION
=============
Bank Organization: 128 x 16
 - Row Activation   : 1 / 128
 - Column Activation: 16 / 16
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 8 Rows x 64 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 4
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 1.046mm x 560.378um = 585999.508um^2
 |--- Mat Area      = 8.170um x 35.024um = 286.133um^2   (50.578%)
 |--- Subarray Area = 4.085um x 16.102um = 65.775um^2   (55.006%)
 - Area Efficiency = 50.578%
Timing:
 -  Read Latency = 539.944ps
 |--- H-Tree Latency = 267.776ps
 |--- Mat Latency    = 272.168ps
    |--- Predecoder Latency = 102.399ps
    |--- Subarray Latency   = 169.769ps
       |--- Row Decoder Latency = 88.529ps
       |--- Bitline Latency     = 37.155ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 40.097ps
       |--- Precharge Latency   = 28.616ps
 - Write Latency = 406.056ps
 |--- H-Tree Latency = 133.888ps
 |--- Mat Latency    = 272.168ps
    |--- Predecoder Latency = 102.399ps
    |--- Subarray Latency   = 169.769ps
       |--- Row Decoder Latency = 88.529ps
       |--- Charge Latency      = 16.049ps
 - Read Bandwidth  = 145.645GB/s
 - Write Bandwidth = 94.246GB/s
Power:
 -  Read Dynamic Energy = 33.654pJ
 |--- H-Tree Dynamic Energy = 28.955pJ
 |--- Mat Dynamic Energy    = 0.294pJ per mat
    |--- Predecoder Dynamic Energy = 0.007pJ
    |--- Subarray Dynamic Energy   = 0.072pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.008pJ
       |--- Mux Decoder Dynamic Energy = 0.020pJ
       |--- Senseamp Dynamic Energy    = 0.003pJ
       |--- Mux Dynamic Energy         = 0.003pJ
       |--- Precharge Dynamic Energy   = 0.028pJ
 - Write Dynamic Energy = 31.083pJ
 |--- H-Tree Dynamic Energy = 28.955pJ
 |--- Mat Dynamic Energy    = 0.133pJ per mat
    |--- Predecoder Dynamic Energy = 0.007pJ
    |--- Subarray Dynamic Energy   = 0.032pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.008pJ
       |--- Mux Decoder Dynamic Energy = 0.020pJ
       |--- Mux Dynamic Energy         = 0.003pJ
 - Leakage Power = 83.385uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 40.715nW per mat

Finished!
