<!DOCTYPE HTML PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html><head><META http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<meta name="author" content="">

<meta name="description" content="65002 documentation">
<meta name="keywords" content="8-bit,6502,65002">
<link rev="made" href="mailto:">
<link rel="stylesheet" title="Default" type="text/css" href="doc.css"><link rel="stylesheet" type="text/css" href="optable.css">
<title>65002 Opcode Overview</title></head>
<body><div id="headerbox"><div id="lefthdr">The 65k Project</div><div id="righthdr"><div class="large">65002</div><div class="small">The 65k processor - a modern 6502 with 64 bit</div></div></div><div id="mainbox"><a name="top"></a><div id="leftcol"><div id="menu" class="top"><div class="tophead">navigate</div>
<div id="mtree">
<p>Specification</p>
<ul>
<li><a href="af65002front.html">Overview</a></li>
<li><a href="af65002regs.html">Register Set</a></li>
<li><a href="af65002opstruct.html">Opcodes Structure </a></li>
<li><a href="af65002admodes.html">Addressing Modes </a></li>
<li><a href="af65002prefixes.html">Prefixes</a></li>
<li><a href="af65002opcodes.html">Opcode Overview</a></li>
<li><a href="af65002opdesc.html">Opcode Docs</a></li>
<li><a href="af65002int.html">Reset, Traps and Interrupts</a></li>
<li><a href="af65002hyper.html">User/Hypervisor Mode</a></li>
<li><a href="af65002mem.html">Memory Management</a></li>
<li><a href="af65002config.html">Configuration Registers</a></li>
<li><a href="af65002compat.html">Compatibility</a></li>
<li><a href="af65002usage.html">Usage</a></li>
</ul>
<p>Implementation</p>
<ul>
<li><a href="af65002arch.html">Architecture Overview</a></li>
</ul>

</div>
		</div></div><div id="rightcol"><div class="top" id="twitter"><div class="tophead">follow</div><div>
		            Follow the 65k tweets on<br><a class="extlink" target="_blank" href="https://twitter.com/#!/search/realtime/afachat%20%2365k">Twitter</a><br> (In new window)
		</div></div><div class="top" id="forum"><div class="tophead">discuss</div><div><p>Discuss my site on <a class="extlink" target="_blank" href="http://forum.6502.org/viewtopic.php?t=956">this 6502.org forum thread</a></p><p>(Forum registration required to post)</p></div></div></div><div id="midcol"><div class="top" id="ie6warn">
You are using an old MS Internet Explorer as browser. This version is not supported anymore. Please use a 
more modern browser, like Internet Explorer 8 or later, 
<a target="_blank" class="extlink" href="http://www.firefox.com">Firefox</a>,
<a target="_blank" class="extlink" href="http://www.google.com/chrome">Google Chrome</a>, or
<a target="_blank" class="extlink" href="http://www.opera.com">Opera</a>.
</div><div class="top" id="content"><div id="minmax"></div><h1>65002 Opcode Overview</h1><div class="overview">
	<p>
	This page gives an overview over the 65002 opcodes, sorted by opcode page.
	The default page is the standard, 6502 opcode page. The other pages require 
	the corresponding prefix opcode.
	</p>
  </div><div class="h2"><div class="h2h"><div class="h2t">&nbsp;</div><h2><a name="std">Standard Opcode Table</a></h2><div class="toplink"><a href="#top">Top</a></div></div><div class="h2c">
<table class="optable"><tr><th>LSB-&gt;<br/>MSB</th><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th></tr>
<tr><th>0</th><td><div class="opc">BRK #byte</div>
</td><td><div class="opc">ORA (zp,X)</div>
</td><td class="c65k"><div class="opc">LDA zp,Y</div>
</td><td class="prefix">prefix1</td><td class="cmos"><div class="opc">TSB zp</div>
</td><td><div class="opc">ORA zp</div>
</td><td><div class="opc">ASL zp</div>
</td><td class="prefix">prefix1</td><td><div class="opc">PHP </div>
</td><td><div class="opc">ORA #byte</div>
</td><td><div class="opc">ASL </div>
</td><td class="prefix">prefix2</td><td class="cmos"><div class="opc">TSB abs</div>
</td><td><div class="opc">ORA abs</div>
</td><td><div class="opc">ASL abs</div>
</td><td class="prefix">EXT</td></tr>
<tr><th>1</th><td><div class="opc">BPL rel</div>
</td><td><div class="opc">ORA (zp),Y</div>
</td><td class="cmos"><div class="opc">ORA (zp)</div>
</td><td class="prefix">prefix1</td><td class="cmos"><div class="opc">TRB zp</div>
</td><td><div class="opc">ORA zp,X</div>
</td><td><div class="opc">ASL zp,X</div>
</td><td class="prefix">prefix1</td><td><div class="opc">CLC </div>
</td><td><div class="opc">ORA abs,Y</div>
</td><td class="cmos"><div class="opc">INC </div>
</td><td class="prefix">prefix2</td><td class="cmos"><div class="opc">TRB abs</div>
</td><td><div class="opc">ORA abs,X</div>
</td><td><div class="opc">ASL abs,X</div>
</td><td class="unused"></td></tr>
<tr><th>2</th><td><div class="opc">JSR abs</div>
</td><td><div class="opc">AND (zp,X)</div>
</td><td class="c65k"><div class="opc">STA zp,Y</div>
</td><td class="prefix">prefix1</td><td><div class="opc">BIT zp</div>
</td><td><div class="opc">AND zp</div>
</td><td><div class="opc">ROL zp</div>
</td><td class="prefix">prefix1</td><td><div class="opc">PLP </div>
</td><td><div class="opc">AND #byte</div>
</td><td><div class="opc">ROL </div>
</td><td class="prefix">prefix2</td><td><div class="opc">BIT abs</div>
</td><td><div class="opc">AND abs</div>
</td><td><div class="opc">ROL abs</div>
</td><td class="prefix">SYS</td></tr>
<tr><th>3</th><td><div class="opc">BMI rel</div>
</td><td><div class="opc">AND (zp),Y</div>
</td><td class="cmos"><div class="opc">AND (zp)</div>
</td><td class="prefix">prefix1</td><td class="cmos"><div class="opc">BIT zp,X</div>
</td><td><div class="opc">AND zp,X</div>
</td><td><div class="opc">ROL zp,X</div>
</td><td class="prefix">prefix1</td><td><div class="opc">SEC </div>
</td><td><div class="opc">AND abs,Y</div>
</td><td class="cmos"><div class="opc">DEC </div>
</td><td class="prefix">prefix2</td><td class="cmos"><div class="opc">BIT abs,X</div>
</td><td><div class="opc">AND abs,X</div>
</td><td><div class="opc">ROL abs,X</div>
</td><td class="unused"></td></tr>
<tr><th>4</th><td><div class="opc">RTI </div>
</td><td><div class="opc">EOR (zp,X)</div>
</td><td class="c65k"><div class="opc">LDA (abs),Y</div>
</td><td class="prefix">prefix1</td><td class="c65k"><div class="opc">BSR relwide</div>
</td><td><div class="opc">EOR zp</div>
</td><td><div class="opc">LSR zp</div>
</td><td class="prefix">prefix1</td><td><div class="opc">PHA </div>
</td><td><div class="opc">EOR #byte</div>
</td><td><div class="opc">LSR </div>
</td><td class="prefix">prefix2</td><td><div class="opc">JMP abs</div>
</td><td><div class="opc">EOR abs</div>
</td><td><div class="opc">LSR abs</div>
</td><td class="prefix">QUICK</td></tr>
<tr><th>5</th><td><div class="opc">BVC rel</div>
</td><td><div class="opc">EOR (zp),Y</div>
</td><td class="cmos"><div class="opc">EOR (zp)</div>
</td><td class="prefix">prefix1</td><td class="unused"></td><td><div class="opc">EOR zp,X</div>
</td><td><div class="opc">LSR zp,X</div>
</td><td class="prefix">prefix1</td><td><div class="opc">CLI </div>
</td><td><div class="opc">EOR abs,Y</div>
</td><td class="cmos"><div class="opc">PHY </div>
</td><td class="prefix">prefix2</td><td class="unused"></td><td><div class="opc">EOR abs,X</div>
</td><td><div class="opc">LSR abs,X</div>
</td><td class="unused"></td></tr>
<tr><th>6</th><td><div class="opc">RTS </div>
</td><td><div class="opc">ADC (zp,X)</div>
</td><td class="c65k"><div class="opc">LDA (abs,X)</div>
</td><td class="prefix">prefix1</td><td class="cmos"><div class="opc">STZ zp</div>
</td><td><div class="opc">ADC zp</div>
</td><td><div class="opc">ROR zp</div>
</td><td class="prefix">prefix1</td><td><div class="opc">PLA </div>
</td><td><div class="opc">ADC #byte</div>
</td><td><div class="opc">ROR </div>
</td><td class="prefix">prefix2</td><td><div class="opc">JMP (abs)</div>
</td><td><div class="opc">ADC abs</div>
</td><td><div class="opc">ROR abs</div>
</td><td class="prefix">reserved prefix</td></tr>
<tr><th>7</th><td><div class="opc">BVS rel</div>
</td><td><div class="opc">ADC (zp),Y</div>
</td><td class="cmos"><div class="opc">ADC (zp)</div>
</td><td class="prefix">prefix1</td><td class="cmos"><div class="opc">STZ zp,X</div>
</td><td><div class="opc">ADC zp,X</div>
</td><td><div class="opc">ROR zp,X</div>
</td><td class="prefix">prefix1</td><td><div class="opc">SEI </div>
</td><td><div class="opc">ADC abs,Y</div>
</td><td class="cmos"><div class="opc">PLY </div>
</td><td class="prefix">prefix2</td><td class="cmos"><div class="opc">JMP (abs,X)</div>
</td><td><div class="opc">ADC abs,X</div>
</td><td><div class="opc">ROR abs,X</div>
</td><td class="unused"></td></tr>
<tr><th>8</th><td class="cmos"><div class="opc">BRA rel</div>
</td><td><div class="opc">STA (zp,X)</div>
</td><td class="c65k"><div class="opc">BSR rel</div>
</td><td class="prefix">prefix1</td><td><div class="opc">STY zp</div>
</td><td><div class="opc">STA zp</div>
</td><td><div class="opc">STX zp</div>
</td><td class="prefix">prefix1</td><td><div class="opc">DEY </div>
</td><td class="cmos"><div class="opc">BIT #byte</div>
</td><td><div class="opc">TXA </div>
</td><td class="prefix">prefix2</td><td><div class="opc">STY abs</div>
</td><td><div class="opc">STA abs</div>
</td><td><div class="opc">STX abs</div>
</td><td class="prefix">reserved prefix</td></tr>
<tr><th>9</th><td><div class="opc">BCC rel</div>
</td><td><div class="opc">STA (zp),Y</div>
</td><td class="cmos"><div class="opc">STA (zp)</div>
</td><td class="prefix">prefix1</td><td><div class="opc">STY zp,X</div>
</td><td><div class="opc">STA zp,X</div>
</td><td><div class="opc">STX zp,Y</div>
</td><td class="prefix">prefix1</td><td><div class="opc">TYA </div>
</td><td><div class="opc">STA abs,Y</div>
</td><td><div class="opc">TXS </div>
</td><td class="prefix">prefix2</td><td class="cmos"><div class="opc">STZ abs</div>
</td><td><div class="opc">STA abs,X</div>
</td><td class="cmos"><div class="opc">STZ abs,X</div>
</td><td class="prefix">reserved prefix</td></tr>
<tr><th>A</th><td><div class="opc">LDY #byte</div>
</td><td><div class="opc">LDA (zp,X)</div>
</td><td><div class="opc">LDX #byte</div>
</td><td class="prefix">prefix1</td><td><div class="opc">LDY zp</div>
</td><td><div class="opc">LDA zp</div>
</td><td><div class="opc">LDX zp</div>
</td><td class="prefix">prefix1</td><td><div class="opc">TAY </div>
</td><td><div class="opc">LDA #byte</div>
</td><td><div class="opc">TAX </div>
</td><td class="prefix">prefix2</td><td><div class="opc">LDY abs</div>
</td><td><div class="opc">LDA abs</div>
</td><td><div class="opc">LDX abs</div>
</td><td class="prefix">reserved prefix</td></tr>
<tr><th>B</th><td><div class="opc">BCS rel</div>
</td><td><div class="opc">LDA (zp),Y</div>
</td><td class="cmos"><div class="opc">LDA (zp)</div>
</td><td class="prefix">prefix1</td><td><div class="opc">LDY zp,X</div>
</td><td><div class="opc">LDA zp,X</div>
</td><td><div class="opc">LDX zp,Y</div>
</td><td class="prefix">prefix1</td><td><div class="opc">CLV </div>
</td><td><div class="opc">LDA abs,Y</div>
</td><td><div class="opc">TSX </div>
</td><td class="prefix">prefix2</td><td><div class="opc">LDY abs,X</div>
</td><td><div class="opc">LDA abs,X</div>
</td><td><div class="opc">LDX abs,Y</div>
</td><td class="prefix">reserved prefix</td></tr>
<tr><th>C</th><td><div class="opc">CPY #byte</div>
</td><td><div class="opc">CMP (zp,X)</div>
</td><td class="c65k"><div class="opc">STA (abs),Y</div>
</td><td class="prefix">prefix1</td><td><div class="opc">CPY zp</div>
</td><td><div class="opc">CMP zp</div>
</td><td><div class="opc">DEC zp</div>
</td><td class="prefix">prefix1</td><td><div class="opc">INY </div>
</td><td><div class="opc">CMP #byte</div>
</td><td><div class="opc">DEX </div>
</td><td class="prefix">prefix2</td><td><div class="opc">CPY abs</div>
</td><td><div class="opc">CMP abs</div>
</td><td><div class="opc">DEC abs</div>
</td><td class="prefix">reserved prefix</td></tr>
<tr><th>D</th><td><div class="opc">BNE rel</div>
</td><td><div class="opc">CMP (zp),Y</div>
</td><td class="cmos"><div class="opc">CMP (zp)</div>
</td><td class="prefix">prefix1</td><td class="unused"></td><td><div class="opc">CMP zp,X</div>
</td><td><div class="opc">DEC zp,X</div>
</td><td class="prefix">prefix1</td><td><div class="opc">CLD </div>
</td><td><div class="opc">CMP abs,Y</div>
</td><td class="cmos"><div class="opc">PHX </div>
</td><td class="prefix">prefix2</td><td class="c65k"><div class="opc">JSR (abs)</div>
</td><td><div class="opc">CMP abs,X</div>
</td><td><div class="opc">DEC abs,X</div>
</td><td class="prefix">reserved prefix</td></tr>
<tr><th>E</th><td><div class="opc">CPX #byte</div>
</td><td><div class="opc">SBC (zp,X)</div>
</td><td class="c65k"><div class="opc">STA (abs,X)</div>
</td><td class="prefix">prefix1</td><td><div class="opc">CPX zp</div>
</td><td><div class="opc">SBC zp</div>
</td><td><div class="opc">INC zp</div>
</td><td class="prefix">prefix1</td><td><div class="opc">INX </div>
</td><td><div class="opc">SBC #byte</div>
</td><td><div class="opc">NOP </div>
</td><td class="prefix">prefix2</td><td><div class="opc">CPX abs</div>
</td><td><div class="opc">SBC abs</div>
</td><td><div class="opc">INC abs</div>
</td><td class="prefix">reserved prefix</td></tr>
<tr><th>F</th><td><div class="opc">BEQ rel</div>
</td><td><div class="opc">SBC (zp),Y</div>
</td><td class="cmos"><div class="opc">SBC (zp)</div>
</td><td class="prefix">prefix1</td><td class="c65k"><div class="opc">TRP #byte</div>
</td><td><div class="opc">SBC zp,X</div>
</td><td><div class="opc">INC zp,X</div>
</td><td class="prefix">prefix1</td><td><div class="opc">SED </div>
</td><td><div class="opc">SBC abs,Y</div>
</td><td class="cmos"><div class="opc">PLX </div>
</td><td class="prefix">prefix2</td><td class="c65k"><div class="opc">JSR (abs,X)</div>
</td><td><div class="opc">SBC abs,X</div>
</td><td><div class="opc">INC abs,X</div>
</td><td class="prefix">reserved prefix</td></tr>
</table>

<p>Legend:</p>
<table class="optable">
<tr><td>NMOS Opcodes</td><td class="cmos">CMOS Opcodes</td><td class="c65k">New 65k opcodes</td><td class="prefix">65k Prefix codes</td><td class="unused">Unused/Reserved</td></tr>
</table>

<ul>
<li>
<a href="af65002opdesc.html#ADC">ADC: </a>
Add content of memory location to accumulator</li>
<li>
<a href="af65002opdesc.html#AND">AND: </a>
Bitwise AND accumulator with content of memory location</li>
<li>
<a href="af65002opdesc.html#ASL">ASL: </a>
Arithmetic Shift Left - shift accumulator one bit to the left, shifting in zero in bit 0</li>
<li>
<a href="af65002opdesc.html#BCC">BCC: </a>
Branch on carry clear - take branch when C flag is cleared</li>
<li>
<a href="af65002opdesc.html#BCS">BCS: </a>
Branch on carry set - take branch when C flag is set</li>
<li>
<a href="af65002opdesc.html#BEQ">BEQ: </a>
Branch on equal - take branch when Z flag is set</li>
<li>
<a href="af65002opdesc.html#BIT">BIT: </a>
Bitwise test with accumulator - AND the memory location with the accumulator, and set N (=bit 7), V (=bit 7), Z (iff all bits 
				zero) flags from the result. In case of the accumulator addressing, simply set the flags from the accumulator</li>
<li>
<a href="af65002opdesc.html#BMI">BMI: </a>
Branch on minus - take branch when N flag is set</li>
<li>
<a href="af65002opdesc.html#BNE">BNE: </a>
Branch on not equal - take branch when Z flag is cleared</li>
<li>
<a href="af65002opdesc.html#BPL">BPL: </a>
Branch on plus - take branch when N flag is cleared</li>
<li>
<a href="af65002opdesc.html#BRA">BRA: </a>
Branch always - branch independent from any flags</li>
<li>
<a href="af65002opdesc.html#BRK">BRK: </a>
Starts the break routine.</li>
<li>
<a href="af65002opdesc.html#BSR">BSR: </a>
Branch subroutine - similar to JSR, but use relative addressing similar to branch opcodes</li>
<li>
<a href="af65002opdesc.html#BVC">BVC: </a>
Branch on overflow clear - take branch when V flag is cleared</li>
<li>
<a href="af65002opdesc.html#BVS">BVS: </a>
Branch on overflow set - take branch when V flag is set</li>
<li>
<a href="af65002opdesc.html#CLC">CLC: </a>
Clear the C flag</li>
<li>
<a href="af65002opdesc.html#CLD">CLD: </a>
Clear the decimal (D) flag</li>
<li>
<a href="af65002opdesc.html#CLI">CLI: </a>
Clear the interrupt (I) flag</li>
<li>
<a href="af65002opdesc.html#CLV">CLV: </a>
Clear the overflow (V) flag</li>
<li>
<a href="af65002opdesc.html#CMP">CMP: </a>
Compare accumulator with content of memory location</li>
<li>
<a href="af65002opdesc.html#CPX">CPX: </a>
Compare X register with content of memory location</li>
<li>
<a href="af65002opdesc.html#CPY">CPY: </a>
Compare Y register with content of memory location</li>
<li>
<a href="af65002opdesc.html#DEC">DEC: </a>
Decrement the content of a memory location by one</li>
<li>
<a href="af65002opdesc.html#DEX">DEX: </a>
Decrement the content of the X register by one</li>
<li>
<a href="af65002opdesc.html#DEY">DEY: </a>
Decrement the Y register by one</li>
<li>
<a href="af65002opdesc.html#EOR">EOR: </a>
Bitwise Exclusive-OR accumulator with content of memory location</li>
<li>
<a href="af65002opdesc.html#INC">INC: </a>
Increment the content of a memory location by one</li>
<li>
<a href="af65002opdesc.html#INX">INX: </a>
Increment the content of the X register by one</li>
<li>
<a href="af65002opdesc.html#INY">INY: </a>
Increment the content of the Y register by one</li>
<li>
<a href="af65002opdesc.html#JMP">JMP: </a>
Jump to new code address</li>
<li>
<a href="af65002opdesc.html#JSR">JSR: </a>
Jump subroutine - jump to a new code location, save return address on stack for RTS</li>
<li>
<a href="af65002opdesc.html#LDA">LDA: </a>
Load accumulator</li>
<li>
<a href="af65002opdesc.html#LDX">LDX: </a>
Load X register</li>
<li>
<a href="af65002opdesc.html#LDY">LDY: </a>
Load Y register</li>
<li>
<a href="af65002opdesc.html#LSR">LSR: </a>
Logical Shift Right - shift accumulator one bit to the right, shifting in zero in the highest bit</li>
<li>
<a href="af65002opdesc.html#NOP">NOP: </a>
No operation</li>
<li>
<a href="af65002opdesc.html#ORA">ORA: </a>
Bitwise OR accumulator with content of memory location</li>
<li>
<a href="af65002opdesc.html#PHA">PHA: </a>
Push contents of the accumulator onto the stack</li>
<li>
<a href="af65002opdesc.html#PHP">PHP: </a>
Push processor status register onto the stack</li>
<li>
<a href="af65002opdesc.html#PHX">PHX: </a>
Push contents of the X register onto the stack</li>
<li>
<a href="af65002opdesc.html#PHY">PHY: </a>
Push contents of the Y register onto the stack</li>
<li>
<a href="af65002opdesc.html#PLA">PLA: </a>
Pull the contents of the accumulator from the stack</li>
<li>
<a href="af65002opdesc.html#PLP">PLP: </a>
Pull processor status register from the stack</li>
<li>
<a href="af65002opdesc.html#PLX">PLX: </a>
Pull the contents of the X register from the stack</li>
<li>
<a href="af65002opdesc.html#PLY">PLY: </a>
Pull the contents of the Y register from the stack</li>
<li>
<a href="af65002opdesc.html#ROL">ROL: </a>
Rotate Left - shift accumulator one bit to the left, shifting in the carry flag in bit 0, and shifting the 
        	highest bit into the carry flag instead.</li>
<li>
<a href="af65002opdesc.html#ROR">ROR: </a>
Rotate Right - shift accumulator one bit to the right, shifting in the carry flag in the highest bit, and shifting 
        	bit 0 into the carry flag instead.</li>
<li>
<a href="af65002opdesc.html#RTI">RTI: </a>
Return from interrupt</li>
<li>
<a href="af65002opdesc.html#RTS">RTS: </a>
Return from subroutine - read return address from stack</li>
<li>
<a href="af65002opdesc.html#SBC">SBC: </a>
Substract content of memory location from accumulator</li>
<li>
<a href="af65002opdesc.html#SEC">SEC: </a>
Set the C flag</li>
<li>
<a href="af65002opdesc.html#SED">SED: </a>
Set the decimal (D) flag</li>
<li>
<a href="af65002opdesc.html#SEI">SEI: </a>
Set the interrupt (I) flag</li>
<li>
<a href="af65002opdesc.html#STA">STA: </a>
Store the content of the accumulator into a memory location</li>
<li>
<a href="af65002opdesc.html#STX">STX: </a>
Store the content of the X register to memory.</li>
<li>
<a href="af65002opdesc.html#STY">STY: </a>
Store the content of the Y register to memory.</li>
<li>
<a href="af65002opdesc.html#STZ">STZ: </a>
Store zero into a memory location</li>
<li>
<a href="af65002opdesc.html#TAX">TAX: </a>
Transfer the contents of accumulator into the X register</li>
<li>
<a href="af65002opdesc.html#TAY">TAY: </a>
Transfer the contents of accumulator into the Y register</li>
<li>
<a href="af65002opdesc.html#TRB">TRB: </a>
Test and Reset Bit - AND the memory location with the accumulator, and set the Z flag from the result, then CLEAR all bits in the
				memory location that are set in the accumulator.</li>
<li>
<a href="af65002opdesc.html#TRP">TRP: </a>
Trap into 65k supervisor mode</li>
<li>
<a href="af65002opdesc.html#TSB">TSB: </a>
Test and Set Bit - AND the memory location with the accumulator, and set the Z flag from the result, then SET all bits in the
				memory location that are set in the accumulator.</li>
<li>
<a href="af65002opdesc.html#TSX">TSX: </a>
Transfer the contents of the stack pointer into the X register (Note: needs RS to keep compatibility with 6502)</li>
<li>
<a href="af65002opdesc.html#TXA">TXA: </a>
Transfer the contents of the X register into the accumulator</li>
<li>
<a href="af65002opdesc.html#TXS">TXS: </a>
Transfer the contents of X register into the stack pointer (Note: needs RS to keep compatibility with 6502)</li>
<li>
<a href="af65002opdesc.html#TYA">TYA: </a>
Transfer the contents of the Y register into the accumulator</li>
</ul>
	</div></div><div class="h2"><div class="h2h"><div class="h2t">&nbsp;</div><h2><a name="std">EXT Opcode Table</a></h2><div class="toplink"><a href="#top">Top</a></div></div><div class="h2c">
<table class="optable"><tr><th>LSB-&gt;<br/>MSB</th><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th></tr>
<tr><th>0</th><td><div class="opc">ADD (E)</div>
</td><td><div class="opc">PEA (abs),Y</div>
</td><td><div class="opc">PEA relwide</div>
</td><td class="unused"></td><td class="unused"><div class="opc">MVN </div>
</td><td><div class="opc">ADD #byte</div>
</td><td><div class="opc">ASR zp</div>
</td><td class="unused"></td><td><div class="opc">PHE </div>
</td><td><div class="opc">ORA (E)</div>
</td><td><div class="opc">ASR </div>
</td><td class="unused"></td><td><div class="opc">TSB (E)</div>
</td><td><div class="opc">ASL (E)</div>
</td><td><div class="opc">ASR abs</div>
</td><td><div class="opc">ASL abs,Y</div>
</td></tr>
<tr><th>1</th><td><div class="opc">BEV rel</div>
</td><td><div class="opc">PEA (abs,X)</div>
</td><td><div class="opc">PEA (abs)</div>
</td><td class="unused"></td><td class="unused"><div class="opc">MVP </div>
</td><td class="unused"></td><td><div class="opc">ASR zp,X</div>
</td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td><div class="opc">TRB (E)</div>
</td><td><div class="opc">ASR (E)</div>
</td><td><div class="opc">ASR abs,X</div>
</td><td><div class="opc">ASR abs,Y</div>
</td></tr>
<tr><th>2</th><td><div class="opc">JSR (E)</div>
</td><td><div class="opc">LEA (abs),Y</div>
</td><td><div class="opc">LEA relwide</div>
</td><td class="unused"></td><td class="unused"><div class="opc">FIL </div>
</td><td><div class="opc">ADE #byte</div>
</td><td><div class="opc">RDL zp</div>
</td><td class="unused"></td><td><div class="opc">PLE </div>
</td><td><div class="opc">AND (E)</div>
</td><td><div class="opc">RDL </div>
</td><td class="unused"></td><td class="unused"><div class="opc">SCA (E)</div>
</td><td><div class="opc">ROL (E)</div>
</td><td><div class="opc">RDL abs</div>
</td><td><div class="opc">ROL abs,Y</div>
</td></tr>
<tr><th>3</th><td><div class="opc">BOD rel</div>
</td><td><div class="opc">LEA (abs,X)</div>
</td><td><div class="opc">LEA (abs)</div>
</td><td class="unused"></td><td><div class="opc">BIT </div>
</td><td><div class="opc">ADE </div>
</td><td><div class="opc">RDL zp,X</div>
</td><td class="unused"></td><td class="unused"></td><td><div class="opc">LDE #byte</div>
</td><td class="unused"></td><td class="unused"></td><td class="unused"><div class="opc">LLA (E)</div>
</td><td><div class="opc">RDL (E)</div>
</td><td><div class="opc">RDL abs,X</div>
</td><td><div class="opc">RDL abs,Y</div>
</td></tr>
<tr><th>4</th><td class="unused"></td><td><div class="opc">PEA [[abs]],Y</div>
</td><td class="unused"></td><td class="unused"></td><td class="unused"><div class="opc">PSH </div>
</td><td><div class="opc">ADS #byte</div>
</td><td><div class="opc">LEA zp</div>
</td><td class="unused"></td><td><div class="opc">PHB </div>
</td><td><div class="opc">EOR (E)</div>
</td><td class="unused"></td><td class="unused"></td><td><div class="opc">JMP (E)</div>
</td><td><div class="opc">LSR (E)</div>
</td><td class="unused"></td><td><div class="opc">LSR abs,Y</div>
</td></tr>
<tr><th>5</th><td><div class="opc">BLTS rel</div>
</td><td><div class="opc">PEA [[abs,X]]</div>
</td><td><div class="opc">PEA [[abs]]</div>
</td><td class="unused"></td><td class="unused"><div class="opc">PLL </div>
</td><td><div class="opc">ADS </div>
</td><td><div class="opc">LEA zp,X</div>
</td><td class="unused"></td><td><div class="opc">PRB </div>
</td><td><div class="opc">LDB #byte</div>
</td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td></tr>
<tr><th>6</th><td class="unused"></td><td><div class="opc">LEA [[abs]],Y</div>
</td><td class="unused"></td><td class="unused"></td><td class="unused"><div class="opc">RMB </div>
</td><td><div class="opc">ADB #byte</div>
</td><td><div class="opc">RDR zp</div>
</td><td class="unused"></td><td><div class="opc">PLB </div>
</td><td><div class="opc">ADC (E)</div>
</td><td><div class="opc">RDR </div>
</td><td class="unused"></td><td><div class="opc">JMP long</div>
</td><td><div class="opc">ROR (E)</div>
</td><td><div class="opc">RDR abs</div>
</td><td><div class="opc">ROR abs,Y</div>
</td></tr>
<tr><th>7</th><td><div class="opc">BGES rel</div>
</td><td><div class="opc">LEA [[abs,X]]</div>
</td><td><div class="opc">LEA [[abs]]</div>
</td><td class="unused"></td><td class="unused"><div class="opc">WMB </div>
</td><td><div class="opc">ADB </div>
</td><td><div class="opc">RDR zp,X</div>
</td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td><div class="opc">RDR (E)</div>
</td><td><div class="opc">RDR abs,X</div>
</td><td><div class="opc">RDR abs,Y</div>
</td></tr>
<tr><th>8</th><td><div class="opc">SUB (E)</div>
</td><td><div class="opc">PEA (zp,X)</div>
</td><td><div class="opc">PEA rel</div>
</td><td class="unused"></td><td class="unused"><div class="opc">HBS </div>
</td><td><div class="opc">SUB #byte</div>
</td><td><div class="opc">PEA zp</div>
</td><td class="unused"></td><td><div class="opc">TAE </div>
</td><td><div class="opc">BIT (E)</div>
</td><td><div class="opc">TYS </div>
</td><td class="unused"></td><td><div class="opc">STY (E)</div>
</td><td><div class="opc">STA (E)</div>
</td><td class="unused"></td><td><div class="opc">STY abs,X</div>
</td></tr>
<tr><th>9</th><td><div class="opc">BLE rel</div>
</td><td><div class="opc">PEA (zp),Y</div>
</td><td><div class="opc">PEA (zp)</div>
</td><td class="unused"></td><td class="unused"><div class="opc">HBC </div>
</td><td class="unused"></td><td><div class="opc">PEA zp,X</div>
</td><td class="unused"></td><td><div class="opc">TEA </div>
</td><td class="unused"></td><td><div class="opc">SXY </div>
</td><td class="unused"></td><td><div class="opc">STZ (E)</div>
</td><td><div class="opc">STX (E)</div>
</td><td><div class="opc">STZ abs,Y</div>
</td><td class="unused"></td></tr>
<tr><th>A</th><td><div class="opc">LDY (E)</div>
</td><td><div class="opc">LEA (zp,X)</div>
</td><td><div class="opc">LEA rel</div>
</td><td class="unused"></td><td><div class="opc">INV </div>
</td><td><div class="opc">SBE #byte</div>
</td><td class="unused"></td><td class="unused"></td><td><div class="opc">SAB </div>
</td><td><div class="opc">LDA (E)</div>
</td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td><div class="opc">LDX (E)</div>
</td><td><div class="opc">LEA abs</div>
</td><td><div class="opc">STX abs,Y</div>
</td></tr>
<tr><th>B</th><td><div class="opc">BGT rel</div>
</td><td><div class="opc">LEA (zp),Y</div>
</td><td><div class="opc">LEA (zp)</div>
</td><td class="unused"></td><td><div class="opc">BCN </div>
</td><td><div class="opc">SBE </div>
</td><td class="unused"></td><td class="unused"></td><td><div class="opc">SEB </div>
</td><td class="unused"></td><td><div class="opc">SAX </div>
</td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td><div class="opc">LEA abs,X</div>
</td><td><div class="opc">LEA abs,Y</div>
</td></tr>
<tr><th>C</th><td><div class="opc">CPY (E)</div>
</td><td><div class="opc">PEA [[zp]],Y</div>
</td><td class="unused"></td><td class="unused"></td><td><div class="opc">EXT </div>
</td><td><div class="opc">SBS #byte</div>
</td><td class="unused"></td><td class="unused"></td><td><div class="opc">TPA </div>
</td><td><div class="opc">CMP (E)</div>
</td><td><div class="opc">TSY </div>
</td><td class="unused"></td><td class="unused"></td><td><div class="opc">DEC (E)</div>
</td><td><div class="opc">PEA abs</div>
</td><td><div class="opc">DEC abs,Y</div>
</td></tr>
<tr><th>D</th><td><div class="opc">BLES rel</div>
</td><td><div class="opc">PEA [[zp,X]]</div>
</td><td><div class="opc">PEA [[zp]]</div>
</td><td class="unused"></td><td><div class="opc">SWP </div>
</td><td><div class="opc">SBS </div>
</td><td><div class="opc">PEA zp,Y</div>
</td><td class="unused"></td><td><div class="opc">SAE </div>
</td><td class="unused"></td><td><div class="opc">SAY </div>
</td><td class="unused"></td><td><div class="opc">JSR long</div>
</td><td class="unused"></td><td><div class="opc">PEA abs,X</div>
</td><td><div class="opc">PEA abs,Y</div>
</td></tr>
<tr><th>E</th><td><div class="opc">CPX (E)</div>
</td><td><div class="opc">LEA [[zp]],Y</div>
</td><td class="unused"></td><td class="unused"></td><td class="unused"></td><td><div class="opc">SBB #byte</div>
</td><td class="unused"></td><td class="unused"></td><td><div class="opc">TAB </div>
</td><td><div class="opc">SBC (E)</div>
</td><td><div class="opc">TEB </div>
</td><td class="unused"></td><td class="unused"><div class="opc">RMB (E)</div>
</td><td><div class="opc">INC (E)</div>
</td><td class="unused"></td><td><div class="opc">INC abs,Y</div>
</td></tr>
<tr><th>F</th><td><div class="opc">BGTS rel</div>
</td><td><div class="opc">LEA [[zp,X]]</div>
</td><td><div class="opc">LEA [[zp]]</div>
</td><td class="unused"></td><td class="unused"><div class="opc">BSW </div>
</td><td><div class="opc">SBB </div>
</td><td><div class="opc">LEA zp,Y</div>
</td><td class="unused"></td><td><div class="opc">TBA </div>
</td><td class="unused"></td><td><div class="opc">TBE </div>
</td><td class="unused"></td><td class="unused"><div class="opc">WMB (E)</div>
</td><td class="unused"></td><td class="unused"></td><td class="unused"></td></tr>
</table>
<ul>
<li>
<a href="af65002opdesc.html#ADB">ADB: </a>
Add value to B register</li>
<li>
<a href="af65002opdesc.html#ADE">ADE: </a>
Add value to E register</li>
<li>
<a href="af65002opdesc.html#ADS">ADS: </a>
Add value to stack pointer</li>
<li>
<a href="af65002opdesc.html#ASR">ASR: </a>
Arithmetic Shift Right - Similar to LSR, but shifts in the sign of the value, not zero</li>
<li>
<a href="af65002opdesc.html#BCN">BCN: </a>
Bit Count: counts 1-bits in AC or in given location, stores number of 1-bits back in AC</li>
<li>
<a href="af65002opdesc.html#BEV">BEV: </a>
Branch on even</li>
<li>
<a href="af65002opdesc.html#BGES">BGES: </a>
Branch on signed greater or equal than</li>
<li>
<a href="af65002opdesc.html#BGT">BGT: </a>
Branch if greater - take branch when C flag is set but Z flag is clear</li>
<li>
<a href="af65002opdesc.html#BGTS">BGTS: </a>
Branch if greater - take branch when signed greater or equal G flag is set but Z flag is clear</li>
<li>
<a href="af65002opdesc.html#BLE">BLE: </a>
Branch if less or equal - take branch when C flag is clear or Z flag is set</li>
<li>
<a href="af65002opdesc.html#BLES">BLES: </a>
Branch if less or equal - take branch when signed greater or equal flag G is clear or Z flag is set</li>
<li>
<a href="af65002opdesc.html#BLTS">BLTS: </a>
Branch on signed less than</li>
<li>
<a href="af65002opdesc.html#BOD">BOD: </a>
Branch on odd</li>
<li>
<a href="af65002opdesc.html#BSW">BSW: </a>
Bit Swap: exchanges bit 0 with bit W-1, bit 1 with bit W-2 and so on.</li>
<li>
<a href="af65002opdesc.html#EXT">EXT: </a>
Extend a value in AC from RS to the full size. Setting LE defines the type of extension.</li>
<li>
<a href="af65002opdesc.html#FIL">FIL: </a>
Fill a memory area of size AC at address XR with a value from YR</li>
<li>
<a href="af65002opdesc.html#HBC">HBC: </a>
Highest Bit Clear: Determines the number of the highest bit that is set to zero.</li>
<li>
<a href="af65002opdesc.html#HBS">HBS: </a>
Highest Bit Set: Determines the number of the highest bit that is set to one.</li>
<li>
<a href="af65002opdesc.html#INV">INV: </a>
invert AC, i.e. set AC to the 2s-complement of AC</li>
<li>
<a href="af65002opdesc.html#LDB">LDB: </a>
Load B with an immediate value</li>
<li>
<a href="af65002opdesc.html#LDE">LDE: </a>
Load E with an immediate value</li>
<li>
<a href="af65002opdesc.html#LEA">LEA: </a>
Load Effective Address: compute the effective address and store it in the E (effective Address) register (always full width)</li>
<li>
<a href="af65002opdesc.html#LLA">LLA: </a>
Load linked AC - load the content from a memory location into accumulator, optimistic-locking the address for SCA</li>
<li>
<a href="af65002opdesc.html#MVN">MVN: </a>
Move block of data of size AC from XR to YR, count addresses down. All registers full size, interruptable</li>
<li>
<a href="af65002opdesc.html#MVP">MVP: </a>
Move block of data of size AC from XR to YR, count addresses down. All registers full size, interruptable</li>
<li>
<a href="af65002opdesc.html#PEA">PEA: </a>
Push Effective Address: compute the effective address and push it onto the stack (always full width)</li>
<li>
<a href="af65002opdesc.html#PHB">PHB: </a>
Push B onto stack (full width)</li>
<li>
<a href="af65002opdesc.html#PHE">PHE: </a>
Push E onto stack (always full width)</li>
<li>
<a href="af65002opdesc.html#PLB">PLB: </a>
Pull E from stack (full width)</li>
<li>
<a href="af65002opdesc.html#PLE">PLE: </a>
Pull E from stack (full width)</li>
<li>
<a href="af65002opdesc.html#PLL">PLL: </a>
Pull the contents of all registers from the stack</li>
<li>
<a href="af65002opdesc.html#PRB">PRB: </a>
Push and Replace Base register: Push base offset register to the stack, then transfer accumulator to the base register</li>
<li>
<a href="af65002opdesc.html#PSH">PSH: </a>
Push contents of all registers (A, X, Y, B, E) onto the stack</li>
<li>
<a href="af65002opdesc.html#RDL">RDL: </a>
Rotate Direct Left - similar to ROL, but do not shift in carry, but the highest bit of the original value</li>
<li>
<a href="af65002opdesc.html#RDR">RDR: </a>
Rotate Direct Right - similar to ROR, but do not shift in carry, but the lowest bit of the original value</li>
<li>
<a href="af65002opdesc.html#RMB">RMB: </a>
Read memory barrier: invalidates cache content (globally, or for a specific, given location)</li>
<li>
<a href="af65002opdesc.html#SAB">SAB: </a>
Swap A register with B register. Always done full width, no flags set.</li>
<li>
<a href="af65002opdesc.html#SAE">SAE: </a>
Swap AC with E register. Always done full width, no flags set.</li>
<li>
<a href="af65002opdesc.html#SAX">SAX: </a>
Swap AC with X register. Always done full width, no flags set.</li>
<li>
<a href="af65002opdesc.html#SAY">SAY: </a>
Swap AC with Y register. Always done full width, no flags set.</li>
<li>
<a href="af65002opdesc.html#SBB">SBB: </a>
Substract value from B register</li>
<li>
<a href="af65002opdesc.html#SBE">SBE: </a>
Add value to E register</li>
<li>
<a href="af65002opdesc.html#SBS">SBS: </a>
Substract value from stack pointer</li>
<li>
<a href="af65002opdesc.html#SCA">SCA: </a>
Store conditional - store the contents of AC into a memory location, if location has not been accessed since 
			LLA with same address (and no other LLA in same thread)</li>
<li>
<a href="af65002opdesc.html#SEB">SEB: </a>
Swap E register with B register. Always done full width, no flags set.</li>
<li>
<a href="af65002opdesc.html#STZ">STZ: </a>
Store zero into a memory location</li>
<li>
<a href="af65002opdesc.html#SWP">SWP: </a>
swap upper and lower part nibble / byte / word / long word of a byte / word / long / quad (longlong) operand in Accumulator</li>
<li>
<a href="af65002opdesc.html#SXY">SXY: </a>
Swap X with Y register. Always done full width, no flags set.</li>
<li>
<a href="af65002opdesc.html#TAB">TAB: </a>
Transfer AC to B register</li>
<li>
<a href="af65002opdesc.html#TAE">TAE: </a>
Transfer AC to E register</li>
<li>
<a href="af65002opdesc.html#TBA">TBA: </a>
Transfer base register B to Accumulator</li>
<li>
<a href="af65002opdesc.html#TBE">TBE: </a>
Transfer content of B register into E register (full width)</li>
<li>
<a href="af65002opdesc.html#TEA">TEA: </a>
Transfer E register to Accumulator</li>
<li>
<a href="af65002opdesc.html#TEB">TEB: </a>
Transfer E to B register (full width)</li>
<li>
<a href="af65002opdesc.html#TPA">TPA: </a>
Transfer Program counter to Accumulator</li>
<li>
<a href="af65002opdesc.html#TRB">TRB: </a>
Test and Reset Bit - AND the memory location with the accumulator, and set the Z flag from the result, then CLEAR all bits in the
				memory location that are set in the accumulator.</li>
<li>
<a href="af65002opdesc.html#TSB">TSB: </a>
Test and Set Bit - AND the memory location with the accumulator, and set the Z flag from the result, then SET all bits in the
				memory location that are set in the accumulator.</li>
<li>
<a href="af65002opdesc.html#TSY">TSY: </a>
Transfer stack pointer to Y</li>
<li>
<a href="af65002opdesc.html#TYS">TYS: </a>
Transfer Y to stack pointer</li>
<li>
<a href="af65002opdesc.html#WMB">WMB: </a>
Write memory barrier: flushes dirty caches (globally, or for a specific, given location)</li>
</ul>
	</div></div><div class="h2"><div class="h2h"><div class="h2t">&nbsp;</div><h2>Disclaimer</h2><div class="toplink"><a href="#top">Top</a></div></div><div class="h2c">
All Copyrights are acknowledged.
The information here is provided under the terms as described
in <a href="af65002front.html#lic">the license section</a>.
    </div></div><hr>
Last updated 2012-04-23.
  </div></div><div id="footer">&nbsp;</div></div></body></html> 
