

================================================================
== Vitis HLS Report for 'accelerate'
================================================================
* Date:           Mon May 16 14:04:44 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        SPMV_CSR
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       42|  0.420 us|  0.420 us|   14|   14|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 14, depth = 43


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 1
  Pipeline-0 : II = 14, D = 43, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%init_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %init" [SPMV_CSR_src/accelerator/accelerator.cpp:38]   --->   Operation 44 'read' 'init_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %init_read, void %_Z10initialisePfS_b.exit_ifconv, void" [SPMV_CSR_src/accelerator/accelerator.cpp:6]   --->   Operation 45 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%init_vector_addr = getelementptr i32 %init_vector, i64 0, i64 0" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 46 'getelementptr' 'init_vector_addr' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%init_vector_load = load i5 %init_vector_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 47 'load' 'init_vector_load' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%init_vector_addr_1 = getelementptr i32 %init_vector, i64 0, i64 1" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 48 'getelementptr' 'init_vector_addr_1' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%init_vector_load_1 = load i5 %init_vector_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 49 'load' 'init_vector_load_1' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mult_enables_addr = getelementptr i1 %mult_enables, i64 0, i64 0" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 50 'getelementptr' 'mult_enables_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.32ns)   --->   "%mult_enables_load = load i2 %mult_enables_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 51 'load' 'mult_enables_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%subrow_vals_addr = getelementptr i32 %subrow_vals, i64 0, i64 0" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 52 'getelementptr' 'subrow_vals_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%subrow_vals_load = load i2 %subrow_vals_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 53 'load' 'subrow_vals_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%subrow_col_indices_addr = getelementptr i32 %subrow_col_indices, i64 0, i64 0" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 54 'getelementptr' 'subrow_col_indices_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (2.32ns)   --->   "%subrow_col_indices_load = load i2 %subrow_col_indices_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 55 'load' 'subrow_col_indices_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mult_enables_addr_1 = getelementptr i1 %mult_enables, i64 0, i64 1" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 56 'getelementptr' 'mult_enables_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (2.32ns)   --->   "%mult_enables_load_1 = load i2 %mult_enables_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 57 'load' 'mult_enables_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%subrow_vals_addr_1 = getelementptr i32 %subrow_vals, i64 0, i64 1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 58 'getelementptr' 'subrow_vals_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (2.32ns)   --->   "%subrow_vals_load_1 = load i2 %subrow_vals_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 59 'load' 'subrow_vals_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%subrow_col_indices_addr_1 = getelementptr i32 %subrow_col_indices, i64 0, i64 1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 60 'getelementptr' 'subrow_col_indices_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (2.32ns)   --->   "%subrow_col_indices_load_1 = load i2 %subrow_col_indices_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 61 'load' 'subrow_col_indices_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 62 [1/2] (2.32ns)   --->   "%init_vector_load = load i5 %init_vector_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 62 'load' 'init_vector_load' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln9 = bitcast i32 %init_vector_load" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 63 'bitcast' 'bitcast_ln9' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 64 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 65 [1/2] (2.32ns)   --->   "%init_vector_load_1 = load i5 %init_vector_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 65 'load' 'init_vector_load_1' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln9_1 = bitcast i32 %init_vector_load_1" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 66 'bitcast' 'bitcast_ln9_1' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_1, i32 1" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 67 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%init_vector_addr_2 = getelementptr i32 %init_vector, i64 0, i64 2" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 68 'getelementptr' 'init_vector_addr_2' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (2.32ns)   --->   "%init_vector_load_2 = load i5 %init_vector_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 69 'load' 'init_vector_load_2' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%init_vector_addr_3 = getelementptr i32 %init_vector, i64 0, i64 3" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 70 'getelementptr' 'init_vector_addr_3' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (2.32ns)   --->   "%init_vector_load_3 = load i5 %init_vector_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 71 'load' 'init_vector_load_3' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 72 [1/2] (2.32ns)   --->   "%mult_enables_load = load i2 %mult_enables_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 72 'load' 'mult_enables_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 73 [1/2] (2.32ns)   --->   "%subrow_vals_load = load i2 %subrow_vals_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 73 'load' 'subrow_vals_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 74 [1/2] (2.32ns)   --->   "%subrow_col_indices_load = load i2 %subrow_col_indices_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 74 'load' 'subrow_col_indices_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 75 [1/2] (2.32ns)   --->   "%mult_enables_load_1 = load i2 %mult_enables_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 75 'load' 'mult_enables_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 76 [1/2] (2.32ns)   --->   "%subrow_vals_load_1 = load i2 %subrow_vals_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 76 'load' 'subrow_vals_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 77 [1/2] (2.32ns)   --->   "%subrow_col_indices_load_1 = load i2 %subrow_col_indices_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 77 'load' 'subrow_col_indices_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%mult_enables_addr_2 = getelementptr i1 %mult_enables, i64 0, i64 2" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 78 'getelementptr' 'mult_enables_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (2.32ns)   --->   "%mult_enables_load_2 = load i2 %mult_enables_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 79 'load' 'mult_enables_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%subrow_vals_addr_2 = getelementptr i32 %subrow_vals, i64 0, i64 2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 80 'getelementptr' 'subrow_vals_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (2.32ns)   --->   "%subrow_vals_load_2 = load i2 %subrow_vals_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 81 'load' 'subrow_vals_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%subrow_col_indices_addr_2 = getelementptr i32 %subrow_col_indices, i64 0, i64 2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 82 'getelementptr' 'subrow_col_indices_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (2.32ns)   --->   "%subrow_col_indices_load_2 = load i2 %subrow_col_indices_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 83 'load' 'subrow_col_indices_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%mult_enables_addr_3 = getelementptr i1 %mult_enables, i64 0, i64 3" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 84 'getelementptr' 'mult_enables_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (2.32ns)   --->   "%mult_enables_load_3 = load i2 %mult_enables_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 85 'load' 'mult_enables_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%subrow_vals_addr_3 = getelementptr i32 %subrow_vals, i64 0, i64 3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 86 'getelementptr' 'subrow_vals_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (2.32ns)   --->   "%subrow_vals_load_3 = load i2 %subrow_vals_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 87 'load' 'subrow_vals_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%subrow_col_indices_addr_3 = getelementptr i32 %subrow_col_indices, i64 0, i64 3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 88 'getelementptr' 'subrow_col_indices_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (2.32ns)   --->   "%subrow_col_indices_load_3 = load i2 %subrow_col_indices_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 89 'load' 'subrow_col_indices_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 90 [1/2] (2.32ns)   --->   "%init_vector_load_2 = load i5 %init_vector_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 90 'load' 'init_vector_load_2' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln9_2 = bitcast i32 %init_vector_load_2" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 91 'bitcast' 'bitcast_ln9_2' <Predicate = (init_read)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_2, i32 2" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 92 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 93 [1/2] (2.32ns)   --->   "%init_vector_load_3 = load i5 %init_vector_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 93 'load' 'init_vector_load_3' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln9_3 = bitcast i32 %init_vector_load_3" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 94 'bitcast' 'bitcast_ln9_3' <Predicate = (init_read)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_3, i32 3" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 95 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%init_vector_addr_4 = getelementptr i32 %init_vector, i64 0, i64 4" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 96 'getelementptr' 'init_vector_addr_4' <Predicate = (init_read)> <Delay = 0.00>
ST_3 : Operation 97 [2/2] (2.32ns)   --->   "%init_vector_load_4 = load i5 %init_vector_addr_4" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 97 'load' 'init_vector_load_4' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%init_vector_addr_5 = getelementptr i32 %init_vector, i64 0, i64 5" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 98 'getelementptr' 'init_vector_addr_5' <Predicate = (init_read)> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (2.32ns)   --->   "%init_vector_load_5 = load i5 %init_vector_addr_5" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 99 'load' 'init_vector_load_5' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 100 [1/2] (2.32ns)   --->   "%mult_enables_load_2 = load i2 %mult_enables_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 100 'load' 'mult_enables_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_3 : Operation 101 [1/2] (2.32ns)   --->   "%subrow_vals_load_2 = load i2 %subrow_vals_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 101 'load' 'subrow_vals_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 102 [1/2] (2.32ns)   --->   "%subrow_col_indices_load_2 = load i2 %subrow_col_indices_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 102 'load' 'subrow_col_indices_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 103 [1/2] (2.32ns)   --->   "%mult_enables_load_3 = load i2 %mult_enables_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 103 'load' 'mult_enables_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_3 : Operation 104 [1/2] (2.32ns)   --->   "%subrow_vals_load_3 = load i2 %subrow_vals_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 104 'load' 'subrow_vals_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 105 [1/2] (2.32ns)   --->   "%subrow_col_indices_load_3 = load i2 %subrow_col_indices_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 105 'load' 'subrow_col_indices_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 106 [1/2] (2.32ns)   --->   "%init_vector_load_4 = load i5 %init_vector_addr_4" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 106 'load' 'init_vector_load_4' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln9_4 = bitcast i32 %init_vector_load_4" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 107 'bitcast' 'bitcast_ln9_4' <Predicate = (init_read)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_4, i32 4" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 108 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_4 : Operation 109 [1/2] (2.32ns)   --->   "%init_vector_load_5 = load i5 %init_vector_addr_5" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 109 'load' 'init_vector_load_5' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln9_5 = bitcast i32 %init_vector_load_5" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 110 'bitcast' 'bitcast_ln9_5' <Predicate = (init_read)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_5, i32 5" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 111 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%init_vector_addr_6 = getelementptr i32 %init_vector, i64 0, i64 6" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 112 'getelementptr' 'init_vector_addr_6' <Predicate = (init_read)> <Delay = 0.00>
ST_4 : Operation 113 [2/2] (2.32ns)   --->   "%init_vector_load_6 = load i5 %init_vector_addr_6" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 113 'load' 'init_vector_load_6' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%init_vector_addr_7 = getelementptr i32 %init_vector, i64 0, i64 7" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 114 'getelementptr' 'init_vector_addr_7' <Predicate = (init_read)> <Delay = 0.00>
ST_4 : Operation 115 [2/2] (2.32ns)   --->   "%init_vector_load_7 = load i5 %init_vector_addr_7" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 115 'load' 'init_vector_load_7' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 116 [1/2] (2.32ns)   --->   "%init_vector_load_6 = load i5 %init_vector_addr_6" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 116 'load' 'init_vector_load_6' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln9_6 = bitcast i32 %init_vector_load_6" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 117 'bitcast' 'bitcast_ln9_6' <Predicate = (init_read)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_6, i32 6" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 118 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_5 : Operation 119 [1/2] (2.32ns)   --->   "%init_vector_load_7 = load i5 %init_vector_addr_7" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 119 'load' 'init_vector_load_7' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln9_7 = bitcast i32 %init_vector_load_7" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 120 'bitcast' 'bitcast_ln9_7' <Predicate = (init_read)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_7, i32 7" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 121 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%init_vector_addr_8 = getelementptr i32 %init_vector, i64 0, i64 8" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 122 'getelementptr' 'init_vector_addr_8' <Predicate = (init_read)> <Delay = 0.00>
ST_5 : Operation 123 [2/2] (2.32ns)   --->   "%init_vector_load_8 = load i5 %init_vector_addr_8" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 123 'load' 'init_vector_load_8' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%init_vector_addr_9 = getelementptr i32 %init_vector, i64 0, i64 9" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 124 'getelementptr' 'init_vector_addr_9' <Predicate = (init_read)> <Delay = 0.00>
ST_5 : Operation 125 [2/2] (2.32ns)   --->   "%init_vector_load_9 = load i5 %init_vector_addr_9" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 125 'load' 'init_vector_load_9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 126 [1/2] (2.32ns)   --->   "%init_vector_load_8 = load i5 %init_vector_addr_8" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 126 'load' 'init_vector_load_8' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln9_8 = bitcast i32 %init_vector_load_8" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 127 'bitcast' 'bitcast_ln9_8' <Predicate = (init_read)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_8, i32 8" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 128 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_6 : Operation 129 [1/2] (2.32ns)   --->   "%init_vector_load_9 = load i5 %init_vector_addr_9" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 129 'load' 'init_vector_load_9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln9_9 = bitcast i32 %init_vector_load_9" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 130 'bitcast' 'bitcast_ln9_9' <Predicate = (init_read)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_9, i32 9" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 131 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%init_vector_addr_10 = getelementptr i32 %init_vector, i64 0, i64 10" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 132 'getelementptr' 'init_vector_addr_10' <Predicate = (init_read)> <Delay = 0.00>
ST_6 : Operation 133 [2/2] (2.32ns)   --->   "%init_vector_load_10 = load i5 %init_vector_addr_10" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 133 'load' 'init_vector_load_10' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%init_vector_addr_11 = getelementptr i32 %init_vector, i64 0, i64 11" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 134 'getelementptr' 'init_vector_addr_11' <Predicate = (init_read)> <Delay = 0.00>
ST_6 : Operation 135 [2/2] (2.32ns)   --->   "%init_vector_load_11 = load i5 %init_vector_addr_11" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 135 'load' 'init_vector_load_11' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 7 <SV = 6> <Delay = 4.64>
ST_7 : Operation 136 [1/2] (2.32ns)   --->   "%init_vector_load_10 = load i5 %init_vector_addr_10" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 136 'load' 'init_vector_load_10' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln9_10 = bitcast i32 %init_vector_load_10" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 137 'bitcast' 'bitcast_ln9_10' <Predicate = (init_read)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_10, i32 10" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 138 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_7 : Operation 139 [1/2] (2.32ns)   --->   "%init_vector_load_11 = load i5 %init_vector_addr_11" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 139 'load' 'init_vector_load_11' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln9_11 = bitcast i32 %init_vector_load_11" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 140 'bitcast' 'bitcast_ln9_11' <Predicate = (init_read)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_11, i32 11" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 141 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%init_vector_addr_12 = getelementptr i32 %init_vector, i64 0, i64 12" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 142 'getelementptr' 'init_vector_addr_12' <Predicate = (init_read)> <Delay = 0.00>
ST_7 : Operation 143 [2/2] (2.32ns)   --->   "%init_vector_load_12 = load i5 %init_vector_addr_12" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 143 'load' 'init_vector_load_12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%init_vector_addr_13 = getelementptr i32 %init_vector, i64 0, i64 13" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 144 'getelementptr' 'init_vector_addr_13' <Predicate = (init_read)> <Delay = 0.00>
ST_7 : Operation 145 [2/2] (2.32ns)   --->   "%init_vector_load_13 = load i5 %init_vector_addr_13" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 145 'load' 'init_vector_load_13' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 8 <SV = 7> <Delay = 4.64>
ST_8 : Operation 146 [1/2] (2.32ns)   --->   "%init_vector_load_12 = load i5 %init_vector_addr_12" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 146 'load' 'init_vector_load_12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln9_12 = bitcast i32 %init_vector_load_12" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 147 'bitcast' 'bitcast_ln9_12' <Predicate = (init_read)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_12, i32 12" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 148 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_8 : Operation 149 [1/2] (2.32ns)   --->   "%init_vector_load_13 = load i5 %init_vector_addr_13" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 149 'load' 'init_vector_load_13' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln9_13 = bitcast i32 %init_vector_load_13" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 150 'bitcast' 'bitcast_ln9_13' <Predicate = (init_read)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_13, i32 13" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 151 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%init_vector_addr_14 = getelementptr i32 %init_vector, i64 0, i64 14" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 152 'getelementptr' 'init_vector_addr_14' <Predicate = (init_read)> <Delay = 0.00>
ST_8 : Operation 153 [2/2] (2.32ns)   --->   "%init_vector_load_14 = load i5 %init_vector_addr_14" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 153 'load' 'init_vector_load_14' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%init_vector_addr_15 = getelementptr i32 %init_vector, i64 0, i64 15" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 154 'getelementptr' 'init_vector_addr_15' <Predicate = (init_read)> <Delay = 0.00>
ST_8 : Operation 155 [2/2] (2.32ns)   --->   "%init_vector_load_15 = load i5 %init_vector_addr_15" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 155 'load' 'init_vector_load_15' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 9 <SV = 8> <Delay = 4.64>
ST_9 : Operation 156 [1/2] (2.32ns)   --->   "%init_vector_load_14 = load i5 %init_vector_addr_14" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 156 'load' 'init_vector_load_14' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln9_14 = bitcast i32 %init_vector_load_14" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 157 'bitcast' 'bitcast_ln9_14' <Predicate = (init_read)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_14, i32 14" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 158 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_9 : Operation 159 [1/2] (2.32ns)   --->   "%init_vector_load_15 = load i5 %init_vector_addr_15" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 159 'load' 'init_vector_load_15' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%bitcast_ln9_15 = bitcast i32 %init_vector_load_15" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 160 'bitcast' 'bitcast_ln9_15' <Predicate = (init_read)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_15, i32 15" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 161 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%init_vector_addr_16 = getelementptr i32 %init_vector, i64 0, i64 16" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 162 'getelementptr' 'init_vector_addr_16' <Predicate = (init_read)> <Delay = 0.00>
ST_9 : Operation 163 [2/2] (2.32ns)   --->   "%init_vector_load_16 = load i5 %init_vector_addr_16" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 163 'load' 'init_vector_load_16' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%init_vector_addr_17 = getelementptr i32 %init_vector, i64 0, i64 17" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 164 'getelementptr' 'init_vector_addr_17' <Predicate = (init_read)> <Delay = 0.00>
ST_9 : Operation 165 [2/2] (2.32ns)   --->   "%init_vector_load_17 = load i5 %init_vector_addr_17" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 165 'load' 'init_vector_load_17' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 10 <SV = 9> <Delay = 4.64>
ST_10 : Operation 166 [1/2] (2.32ns)   --->   "%init_vector_load_16 = load i5 %init_vector_addr_16" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 166 'load' 'init_vector_load_16' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln9_16 = bitcast i32 %init_vector_load_16" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 167 'bitcast' 'bitcast_ln9_16' <Predicate = (init_read)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_16, i32 16" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 168 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_10 : Operation 169 [1/2] (2.32ns)   --->   "%init_vector_load_17 = load i5 %init_vector_addr_17" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 169 'load' 'init_vector_load_17' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln9_17 = bitcast i32 %init_vector_load_17" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 170 'bitcast' 'bitcast_ln9_17' <Predicate = (init_read)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_17, i32 17" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 171 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%init_vector_addr_18 = getelementptr i32 %init_vector, i64 0, i64 18" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 172 'getelementptr' 'init_vector_addr_18' <Predicate = (init_read)> <Delay = 0.00>
ST_10 : Operation 173 [2/2] (2.32ns)   --->   "%init_vector_load_18 = load i5 %init_vector_addr_18" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 173 'load' 'init_vector_load_18' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%init_vector_addr_19 = getelementptr i32 %init_vector, i64 0, i64 19" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 174 'getelementptr' 'init_vector_addr_19' <Predicate = (init_read)> <Delay = 0.00>
ST_10 : Operation 175 [2/2] (2.32ns)   --->   "%init_vector_load_19 = load i5 %init_vector_addr_19" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 175 'load' 'init_vector_load_19' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 11 <SV = 10> <Delay = 4.64>
ST_11 : Operation 176 [1/2] (2.32ns)   --->   "%init_vector_load_18 = load i5 %init_vector_addr_18" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 176 'load' 'init_vector_load_18' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln9_18 = bitcast i32 %init_vector_load_18" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 177 'bitcast' 'bitcast_ln9_18' <Predicate = (init_read)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_18, i32 18" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 178 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_11 : Operation 179 [1/2] (2.32ns)   --->   "%init_vector_load_19 = load i5 %init_vector_addr_19" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 179 'load' 'init_vector_load_19' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln9_19 = bitcast i32 %init_vector_load_19" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 180 'bitcast' 'bitcast_ln9_19' <Predicate = (init_read)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_19, i32 19" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 181 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%init_vector_addr_20 = getelementptr i32 %init_vector, i64 0, i64 20" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 182 'getelementptr' 'init_vector_addr_20' <Predicate = (init_read)> <Delay = 0.00>
ST_11 : Operation 183 [2/2] (2.32ns)   --->   "%init_vector_load_20 = load i5 %init_vector_addr_20" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 183 'load' 'init_vector_load_20' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%init_vector_addr_21 = getelementptr i32 %init_vector, i64 0, i64 21" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 184 'getelementptr' 'init_vector_addr_21' <Predicate = (init_read)> <Delay = 0.00>
ST_11 : Operation 185 [2/2] (2.32ns)   --->   "%init_vector_load_21 = load i5 %init_vector_addr_21" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 185 'load' 'init_vector_load_21' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 12 <SV = 11> <Delay = 4.64>
ST_12 : Operation 186 [1/2] (2.32ns)   --->   "%init_vector_load_20 = load i5 %init_vector_addr_20" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 186 'load' 'init_vector_load_20' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln9_20 = bitcast i32 %init_vector_load_20" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 187 'bitcast' 'bitcast_ln9_20' <Predicate = (init_read)> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_20, i32 20" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 188 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_12 : Operation 189 [1/2] (2.32ns)   --->   "%init_vector_load_21 = load i5 %init_vector_addr_21" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 189 'load' 'init_vector_load_21' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln9_21 = bitcast i32 %init_vector_load_21" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 190 'bitcast' 'bitcast_ln9_21' <Predicate = (init_read)> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_21, i32 21" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 191 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%init_vector_addr_22 = getelementptr i32 %init_vector, i64 0, i64 22" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 192 'getelementptr' 'init_vector_addr_22' <Predicate = (init_read)> <Delay = 0.00>
ST_12 : Operation 193 [2/2] (2.32ns)   --->   "%init_vector_load_22 = load i5 %init_vector_addr_22" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 193 'load' 'init_vector_load_22' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 13 <SV = 12> <Delay = 4.64>
ST_13 : Operation 194 [1/2] (2.32ns)   --->   "%init_vector_load_22 = load i5 %init_vector_addr_22" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 194 'load' 'init_vector_load_22' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln9_22 = bitcast i32 %init_vector_load_22" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 195 'bitcast' 'bitcast_ln9_22' <Predicate = (init_read)> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %bitcast_ln9_22, i32 22" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 196 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln11 = br void %_Z10initialisePfS_b.exit_ifconv" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 197 'br' 'br_ln11' <Predicate = (init_read)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 198 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 199 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 200 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals"   --->   Operation 203 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices"   --->   Operation 205 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables"   --->   Operation 207 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %label_r"   --->   Operation 208 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %label_r, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %init"   --->   Operation 212 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %init, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%label_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %label_r" [SPMV_CSR_src/accelerator/accelerator.cpp:38]   --->   Operation 214 'read' 'label_r_read' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i32 %subrow_col_indices_load" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 215 'zext' 'zext_ln21' <Predicate = (mult_enables_load)> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%storage_addr = getelementptr i32 %storage, i64 0, i64 %zext_ln21" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 216 'getelementptr' 'storage_addr' <Predicate = (mult_enables_load)> <Delay = 0.00>
ST_14 : Operation 217 [2/2] (2.32ns)   --->   "%storage_load = load i5 %storage_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 217 'load' 'storage_load' <Predicate = (mult_enables_load)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i32 %subrow_col_indices_load_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 218 'zext' 'zext_ln21_1' <Predicate = (mult_enables_load_1)> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%storage_addr_1 = getelementptr i32 %storage, i64 0, i64 %zext_ln21_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 219 'getelementptr' 'storage_addr_1' <Predicate = (mult_enables_load_1)> <Delay = 0.00>
ST_14 : Operation 220 [2/2] (2.32ns)   --->   "%storage_load_1 = load i5 %storage_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 220 'load' 'storage_load_1' <Predicate = (mult_enables_load_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 221 [1/2] (2.32ns)   --->   "%storage_load = load i5 %storage_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 221 'load' 'storage_load' <Predicate = (mult_enables_load)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_15 : Operation 222 [1/2] (2.32ns)   --->   "%storage_load_1 = load i5 %storage_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 222 'load' 'storage_load_1' <Predicate = (mult_enables_load_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i32 %subrow_col_indices_load_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 223 'zext' 'zext_ln21_2' <Predicate = (mult_enables_load_2)> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%storage_addr_2 = getelementptr i32 %storage, i64 0, i64 %zext_ln21_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 224 'getelementptr' 'storage_addr_2' <Predicate = (mult_enables_load_2)> <Delay = 0.00>
ST_15 : Operation 225 [2/2] (2.32ns)   --->   "%storage_load_2 = load i5 %storage_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 225 'load' 'storage_load_2' <Predicate = (mult_enables_load_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i32 %subrow_col_indices_load_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 226 'zext' 'zext_ln21_3' <Predicate = (mult_enables_load_3)> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%storage_addr_3 = getelementptr i32 %storage, i64 0, i64 %zext_ln21_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 227 'getelementptr' 'storage_addr_3' <Predicate = (mult_enables_load_3)> <Delay = 0.00>
ST_15 : Operation 228 [2/2] (2.32ns)   --->   "%storage_load_3 = load i5 %storage_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 228 'load' 'storage_load_3' <Predicate = (mult_enables_load_3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 16 <SV = 15> <Delay = 5.70>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %subrow_vals_load" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 229 'bitcast' 'bitcast_ln21' <Predicate = (mult_enables_load)> <Delay = 0.00>
ST_16 : Operation 230 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %storage_load, i32 %bitcast_ln21" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 230 'fmul' 'mul_i' <Predicate = (mult_enables_load)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i32 %subrow_vals_load_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 231 'bitcast' 'bitcast_ln21_1' <Predicate = (mult_enables_load_1)> <Delay = 0.00>
ST_16 : Operation 232 [4/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %storage_load_1, i32 %bitcast_ln21_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 232 'fmul' 'mul_1_i' <Predicate = (mult_enables_load_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 233 [1/2] (2.32ns)   --->   "%storage_load_2 = load i5 %storage_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 233 'load' 'storage_load_2' <Predicate = (mult_enables_load_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_16 : Operation 234 [1/2] (2.32ns)   --->   "%storage_load_3 = load i5 %storage_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 234 'load' 'storage_load_3' <Predicate = (mult_enables_load_3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 235 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %storage_load, i32 %bitcast_ln21" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 235 'fmul' 'mul_i' <Predicate = (mult_enables_load)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 236 [3/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %storage_load_1, i32 %bitcast_ln21_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 236 'fmul' 'mul_1_i' <Predicate = (mult_enables_load_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%bitcast_ln21_2 = bitcast i32 %subrow_vals_load_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 237 'bitcast' 'bitcast_ln21_2' <Predicate = (mult_enables_load_2)> <Delay = 0.00>
ST_17 : Operation 238 [4/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %storage_load_2, i32 %bitcast_ln21_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 238 'fmul' 'mul_2_i' <Predicate = (mult_enables_load_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln21_3 = bitcast i32 %subrow_vals_load_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 239 'bitcast' 'bitcast_ln21_3' <Predicate = (mult_enables_load_3)> <Delay = 0.00>
ST_17 : Operation 240 [4/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %storage_load_3, i32 %bitcast_ln21_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 240 'fmul' 'mul_3_i' <Predicate = (mult_enables_load_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 241 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %storage_load, i32 %bitcast_ln21" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 241 'fmul' 'mul_i' <Predicate = (mult_enables_load)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 242 [2/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %storage_load_1, i32 %bitcast_ln21_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 242 'fmul' 'mul_1_i' <Predicate = (mult_enables_load_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 243 [3/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %storage_load_2, i32 %bitcast_ln21_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 243 'fmul' 'mul_2_i' <Predicate = (mult_enables_load_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 244 [3/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %storage_load_3, i32 %bitcast_ln21_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 244 'fmul' 'mul_3_i' <Predicate = (mult_enables_load_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.40>
ST_19 : Operation 245 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %storage_load, i32 %bitcast_ln21" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 245 'fmul' 'mul_i' <Predicate = (mult_enables_load)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 246 [1/1] (0.69ns)   --->   "%x = select i1 %mult_enables_load, i32 %mul_i, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 246 'select' 'x' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 247 [1/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %storage_load_1, i32 %bitcast_ln21_1" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 247 'fmul' 'mul_1_i' <Predicate = (mult_enables_load_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 248 [1/1] (0.69ns)   --->   "%select_ln20_1 = select i1 %mult_enables_load_1, i32 %mul_1_i, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 248 'select' 'select_ln20_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 249 [2/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %storage_load_2, i32 %bitcast_ln21_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 249 'fmul' 'mul_2_i' <Predicate = (mult_enables_load_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 250 [2/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %storage_load_3, i32 %bitcast_ln21_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 250 'fmul' 'mul_3_i' <Predicate = (mult_enables_load_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 251 [1/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %storage_load_2, i32 %bitcast_ln21_2" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 251 'fmul' 'mul_2_i' <Predicate = (mult_enables_load_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 252 [1/1] (0.69ns)   --->   "%select_ln20_2 = select i1 %mult_enables_load_2, i32 %mul_2_i, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 252 'select' 'select_ln20_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 253 [1/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %storage_load_3, i32 %bitcast_ln21_3" [SPMV_CSR_src/accelerator/accelerator.cpp:21]   --->   Operation 253 'fmul' 'mul_3_i' <Predicate = (mult_enables_load_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 254 [1/1] (0.69ns)   --->   "%select_ln20_3 = select i1 %mult_enables_load_3, i32 %mul_3_i, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:20]   --->   Operation 254 'select' 'select_ln20_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 255 [5/5] (7.25ns)   --->   "%tmp = fadd i32 %x, i32 %select_ln20_1" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 255 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 256 [4/5] (7.25ns)   --->   "%tmp = fadd i32 %x, i32 %select_ln20_1" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 256 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 257 [5/5] (7.25ns)   --->   "%tmp1 = fadd i32 %select_ln20_2, i32 %select_ln20_3" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 257 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 258 [3/5] (7.25ns)   --->   "%tmp = fadd i32 %x, i32 %select_ln20_1" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 258 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 259 [4/5] (7.25ns)   --->   "%tmp1 = fadd i32 %select_ln20_2, i32 %select_ln20_3" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 259 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 260 [2/5] (7.25ns)   --->   "%tmp = fadd i32 %x, i32 %select_ln20_1" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 260 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 261 [3/5] (7.25ns)   --->   "%tmp1 = fadd i32 %select_ln20_2, i32 %select_ln20_3" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 261 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 262 [1/5] (7.25ns)   --->   "%tmp = fadd i32 %x, i32 %select_ln20_1" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 262 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 263 [2/5] (7.25ns)   --->   "%tmp1 = fadd i32 %select_ln20_2, i32 %select_ln20_3" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 263 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 264 [1/5] (7.25ns)   --->   "%tmp1 = fadd i32 %select_ln20_2, i32 %select_ln20_3" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 264 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 265 [5/5] (7.25ns)   --->   "%x_1 = fadd i32 %tmp1, i32 %tmp" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 265 'fadd' 'x_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 266 [4/5] (7.25ns)   --->   "%x_1 = fadd i32 %tmp1, i32 %tmp" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 266 'fadd' 'x_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 267 [3/5] (7.25ns)   --->   "%x_1 = fadd i32 %tmp1, i32 %tmp" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 267 'fadd' 'x_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 268 [2/5] (7.25ns)   --->   "%x_1 = fadd i32 %tmp1, i32 %tmp" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 268 'fadd' 'x_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 269 [1/5] (7.25ns)   --->   "%x_1 = fadd i32 %tmp1, i32 %tmp" [SPMV_CSR_src/accelerator/accelerator.cpp:32]   --->   Operation 269 'fadd' 'x_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.58>
ST_31 : Operation 270 [13/13] (1.58ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 270 'call' 'call_ln55' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 271 [12/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 271 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 272 [11/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 272 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 273 [10/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 273 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 274 [9/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 274 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 275 [8/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 275 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 276 [7/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 276 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 277 [6/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 277 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 278 [5/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 278 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 279 [4/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 279 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 280 [3/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 280 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 281 [2/13] (7.25ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 281 'call' 'call_ln55' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 1.70>
ST_43 : Operation 282 [1/1] (0.00ns)   --->   "%specresourcelimit_ln15 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 25, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [SPMV_CSR_src/accelerator/accelerator.cpp:15]   --->   Operation 282 'specresourcelimit' 'specresourcelimit_ln15' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 283 [1/1] (0.00ns)   --->   "%specresourcelimit_ln16 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 25, void @empty_3, void @empty_1, void @empty_1, void @empty_1" [SPMV_CSR_src/accelerator/accelerator.cpp:16]   --->   Operation 283 'specresourcelimit' 'specresourcelimit_ln16' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 284 [1/13] (1.70ns)   --->   "%call_ln55 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:55]   --->   Operation 284 'call' 'call_ln55' <Predicate = true> <Delay = 1.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 285 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [SPMV_CSR_src/accelerator/accelerator.cpp:56]   --->   Operation 285 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('init_vector_addr', SPMV_CSR_src/accelerator/accelerator.cpp:9) [39]  (0 ns)
	'load' operation ('init_vector_load', SPMV_CSR_src/accelerator/accelerator.cpp:9) on array 'init_vector' [40]  (2.32 ns)

 <State 2>: 4.64ns
The critical path consists of the following:
	'load' operation ('init_vector_load', SPMV_CSR_src/accelerator/accelerator.cpp:9) on array 'init_vector' [40]  (2.32 ns)
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'bitcast_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [42]  (2.32 ns)

 <State 3>: 4.64ns
The critical path consists of the following:
	'load' operation ('init_vector_load_2', SPMV_CSR_src/accelerator/accelerator.cpp:9) on array 'init_vector' [48]  (2.32 ns)
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'bitcast_ln9_2', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [50]  (2.32 ns)

 <State 4>: 4.64ns
The critical path consists of the following:
	'load' operation ('init_vector_load_4', SPMV_CSR_src/accelerator/accelerator.cpp:9) on array 'init_vector' [56]  (2.32 ns)
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'bitcast_ln9_4', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [58]  (2.32 ns)

 <State 5>: 4.64ns
The critical path consists of the following:
	'load' operation ('init_vector_load_6', SPMV_CSR_src/accelerator/accelerator.cpp:9) on array 'init_vector' [64]  (2.32 ns)
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'bitcast_ln9_6', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [66]  (2.32 ns)

 <State 6>: 4.64ns
The critical path consists of the following:
	'load' operation ('init_vector_load_8', SPMV_CSR_src/accelerator/accelerator.cpp:9) on array 'init_vector' [72]  (2.32 ns)
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'bitcast_ln9_8', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [74]  (2.32 ns)

 <State 7>: 4.64ns
The critical path consists of the following:
	'load' operation ('init_vector_load_10', SPMV_CSR_src/accelerator/accelerator.cpp:9) on array 'init_vector' [80]  (2.32 ns)
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'bitcast_ln9_10', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [82]  (2.32 ns)

 <State 8>: 4.64ns
The critical path consists of the following:
	'load' operation ('init_vector_load_12', SPMV_CSR_src/accelerator/accelerator.cpp:9) on array 'init_vector' [88]  (2.32 ns)
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'bitcast_ln9_12', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [90]  (2.32 ns)

 <State 9>: 4.64ns
The critical path consists of the following:
	'load' operation ('init_vector_load_14', SPMV_CSR_src/accelerator/accelerator.cpp:9) on array 'init_vector' [96]  (2.32 ns)
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'bitcast_ln9_14', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [98]  (2.32 ns)

 <State 10>: 4.64ns
The critical path consists of the following:
	'load' operation ('init_vector_load_16', SPMV_CSR_src/accelerator/accelerator.cpp:9) on array 'init_vector' [104]  (2.32 ns)
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'bitcast_ln9_16', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [106]  (2.32 ns)

 <State 11>: 4.64ns
The critical path consists of the following:
	'load' operation ('init_vector_load_18', SPMV_CSR_src/accelerator/accelerator.cpp:9) on array 'init_vector' [112]  (2.32 ns)
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'bitcast_ln9_18', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [114]  (2.32 ns)

 <State 12>: 4.64ns
The critical path consists of the following:
	'load' operation ('init_vector_load_20', SPMV_CSR_src/accelerator/accelerator.cpp:9) on array 'init_vector' [120]  (2.32 ns)
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'bitcast_ln9_20', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [122]  (2.32 ns)

 <State 13>: 4.64ns
The critical path consists of the following:
	'load' operation ('init_vector_load_22', SPMV_CSR_src/accelerator/accelerator.cpp:9) on array 'init_vector' [128]  (2.32 ns)
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'bitcast_ln9_22', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [130]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('storage_addr', SPMV_CSR_src/accelerator/accelerator.cpp:21) [143]  (0 ns)
	'load' operation ('storage_load', SPMV_CSR_src/accelerator/accelerator.cpp:21) on array 'storage' [144]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'load' operation ('storage_load', SPMV_CSR_src/accelerator/accelerator.cpp:21) on array 'storage' [144]  (2.32 ns)

 <State 16>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', SPMV_CSR_src/accelerator/accelerator.cpp:21) [145]  (5.7 ns)

 <State 17>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', SPMV_CSR_src/accelerator/accelerator.cpp:21) [145]  (5.7 ns)

 <State 18>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', SPMV_CSR_src/accelerator/accelerator.cpp:21) [145]  (5.7 ns)

 <State 19>: 6.4ns
The critical path consists of the following:
	'fmul' operation ('mul_i', SPMV_CSR_src/accelerator/accelerator.cpp:21) [145]  (5.7 ns)
	'select' operation ('x', SPMV_CSR_src/accelerator/accelerator.cpp:20) [146]  (0.698 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', SPMV_CSR_src/accelerator/accelerator.cpp:32) [183]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', SPMV_CSR_src/accelerator/accelerator.cpp:32) [183]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', SPMV_CSR_src/accelerator/accelerator.cpp:32) [183]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', SPMV_CSR_src/accelerator/accelerator.cpp:32) [183]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', SPMV_CSR_src/accelerator/accelerator.cpp:32) [183]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp1', SPMV_CSR_src/accelerator/accelerator.cpp:32) [184]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', SPMV_CSR_src/accelerator/accelerator.cpp:32) [185]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', SPMV_CSR_src/accelerator/accelerator.cpp:32) [185]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', SPMV_CSR_src/accelerator/accelerator.cpp:32) [185]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', SPMV_CSR_src/accelerator/accelerator.cpp:32) [185]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', SPMV_CSR_src/accelerator/accelerator.cpp:32) [185]  (7.26 ns)

 <State 31>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [186]  (1.59 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [186]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [186]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [186]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [186]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [186]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [186]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [186]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [186]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [186]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [186]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [186]  (7.26 ns)

 <State 43>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ln55', SPMV_CSR_src/accelerator/accelerator.cpp:55) to 'reduce' [186]  (1.71 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
