--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_HHB_M3.twx CNC2_HHB_M3.ncd -o CNC2_HHB_M3.twr CNC2_HHB_M3.pcf -ucf
CNC2_HHB_M3.ucf

Design file:              CNC2_HHB_M3.ncd
Physical constraint file: CNC2_HHB_M3.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock PHY25MHz associated with OFFSET = IN 40 ns 
   VALID 40 ns BEFORE COMP "PHY25MHz" "RISING"; does not clock any registered 
   input components.
WARNING:Timing:3225 - Timing constraint OFFSET = IN 40 ns VALID 40 ns BEFORE 
   COMP "PHY25MHz" "RISING"; ignored during timing analysis
WARNING:Timing:3224 - The clock PHY25MHz associated with OFFSET = OUT 40 ns 
   AFTER COMP "PHY25MHz"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 40 ns AFTER COMP 
   "PHY25MHz"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFGMUX_X3Y14.I0                 0.681  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFGMUX_X2Y10.I0                 0.739  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36980266 paths analyzed, 2587 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.176ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11 (SLICE_X41Y76.D1), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.485ns (Levels of Logic = 4)
  Clock Path Skew:      1.807ns (1.267 - -0.540)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y37.AQ      Tcko                  0.391   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X41Y50.D5      net (fanout=5)        2.716   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X41Y50.DMUX    Tilo                  0.313   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X43Y40.B3      net (fanout=17)       1.825   CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X43Y40.B       Tilo                  0.259   N51
                                                       CNC2_HHB_M3/ibus_DataIn<11>LogicTrst_SW0
    SLICE_X29Y37.C4      net (fanout=1)        1.420   N51
    SLICE_X29Y37.C       Tilo                  0.259   LocalBusBridgeMIII_inst/m_DataIn<11>
                                                       CNC2_HHB_M3/ibus_DataIn<11>LogicTrst
    SLICE_X41Y76.D1      net (fanout=20)       5.980   CNC2_HHB_M3/ibus_DataIn<11>
    SLICE_X41Y76.CLK     Tas                   0.322   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<11>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[11]_ISTOP_DataIn[11]_MUX_499_o11
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11
    -------------------------------------------------  ---------------------------
    Total                                     13.485ns (1.544ns logic, 11.941ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.265ns (Levels of Logic = 4)
  Clock Path Skew:      1.632ns (1.267 - -0.365)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA11    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y32.D6      net (fanout=1)        2.547   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<11>
    SLICE_X10Y32.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<11>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_62
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_1
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_1
    SLICE_X19Y33.A6      net (fanout=1)        0.880   ML3MST_inst/common_mem_douta<11>
    SLICE_X19Y33.A       Tilo                  0.259   LB_MIII_DataOut<10>
                                                       ML3MST_inst/Mmux_host_data_r31
    SLICE_X29Y37.C6      net (fanout=1)        0.775   LB_MIII_DataOut<11>
    SLICE_X29Y37.C       Tilo                  0.259   LocalBusBridgeMIII_inst/m_DataIn<11>
                                                       CNC2_HHB_M3/ibus_DataIn<11>LogicTrst
    SLICE_X41Y76.D1      net (fanout=20)       5.980   CNC2_HHB_M3/ibus_DataIn<11>
    SLICE_X41Y76.CLK     Tas                   0.322   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<11>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[11]_ISTOP_DataIn[11]_MUX_499_o11
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11
    -------------------------------------------------  ---------------------------
    Total                                     13.265ns (3.083ns logic, 10.182ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.127ns (Levels of Logic = 4)
  Clock Path Skew:      1.624ns (1.267 - -0.357)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA11   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y32.A4      net (fanout=1)        2.432   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<11>
    SLICE_X10Y32.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<11>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_42
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_1
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_1
    SLICE_X19Y33.A6      net (fanout=1)        0.880   ML3MST_inst/common_mem_douta<11>
    SLICE_X19Y33.A       Tilo                  0.259   LB_MIII_DataOut<10>
                                                       ML3MST_inst/Mmux_host_data_r31
    SLICE_X29Y37.C6      net (fanout=1)        0.775   LB_MIII_DataOut<11>
    SLICE_X29Y37.C       Tilo                  0.259   LocalBusBridgeMIII_inst/m_DataIn<11>
                                                       CNC2_HHB_M3/ibus_DataIn<11>LogicTrst
    SLICE_X41Y76.D1      net (fanout=20)       5.980   CNC2_HHB_M3/ibus_DataIn<11>
    SLICE_X41Y76.CLK     Tas                   0.322   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<11>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[11]_ISTOP_DataIn[11]_MUX_499_o11
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11
    -------------------------------------------------  ---------------------------
    Total                                     13.127ns (3.060ns logic, 10.067ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58 (SLICE_X38Y74.B1), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.216ns (Levels of Logic = 4)
  Clock Path Skew:      1.619ns (1.253 - -0.366)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA26   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X18Y32.B3      net (fanout=1)        3.163   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<26>
    SLICE_X18Y32.BMUX    Topbb                 0.361   ML3MST_inst/common_mem_douta<26>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_536
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_17
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_17
    SLICE_X25Y35.B4      net (fanout=1)        0.800   ML3MST_inst/common_mem_douta<26>
    SLICE_X25Y35.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_62_o_0
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X29Y37.A5      net (fanout=1)        0.607   LB_MIII_DataOut<26>
    SLICE_X29Y37.A       Tilo                  0.259   LocalBusBridgeMIII_inst/m_DataIn<11>
                                                       CNC2_HHB_M3/ibus_DataIn<10>LogicTrst
    SLICE_X38Y74.B1      net (fanout=20)       5.628   CNC2_HHB_M3/ibus_DataIn<10>
    SLICE_X38Y74.CLK     Tas                   0.289   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[58]_ISTOP_DataIn[10]_MUX_548_o11
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58
    -------------------------------------------------  ---------------------------
    Total                                     13.216ns (3.018ns logic, 10.198ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.984ns (Levels of Logic = 4)
  Clock Path Skew:      1.618ns (1.253 - -0.365)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA10    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y33.D2      net (fanout=1)        2.618   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<10>
    SLICE_X12Y33.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_61
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0
    SLICE_X19Y33.D6      net (fanout=1)        0.782   ML3MST_inst/common_mem_douta<10>
    SLICE_X19Y33.D       Tilo                  0.259   LB_MIII_DataOut<10>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X29Y37.A4      net (fanout=1)        0.933   LB_MIII_DataOut<10>
    SLICE_X29Y37.A       Tilo                  0.259   LocalBusBridgeMIII_inst/m_DataIn<11>
                                                       CNC2_HHB_M3/ibus_DataIn<10>LogicTrst
    SLICE_X38Y74.B1      net (fanout=20)       5.628   CNC2_HHB_M3/ibus_DataIn<10>
    SLICE_X38Y74.CLK     Tas                   0.289   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[58]_ISTOP_DataIn[10]_MUX_548_o11
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58
    -------------------------------------------------  ---------------------------
    Total                                     12.984ns (3.023ns logic, 9.961ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.667ns (Levels of Logic = 4)
  Clock Path Skew:      1.625ns (1.253 - -0.372)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA26   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X18Y32.D6      net (fanout=1)        2.582   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<26>
    SLICE_X18Y32.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<26>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_618
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_17
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_17
    SLICE_X25Y35.B4      net (fanout=1)        0.800   ML3MST_inst/common_mem_douta<26>
    SLICE_X25Y35.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_62_o_0
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X29Y37.A5      net (fanout=1)        0.607   LB_MIII_DataOut<26>
    SLICE_X29Y37.A       Tilo                  0.259   LocalBusBridgeMIII_inst/m_DataIn<11>
                                                       CNC2_HHB_M3/ibus_DataIn<10>LogicTrst
    SLICE_X38Y74.B1      net (fanout=20)       5.628   CNC2_HHB_M3/ibus_DataIn<10>
    SLICE_X38Y74.CLK     Tas                   0.289   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[58]_ISTOP_DataIn[10]_MUX_548_o11
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58
    -------------------------------------------------  ---------------------------
    Total                                     12.667ns (3.050ns logic, 9.617ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7 (SLICE_X33Y75.D2), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.118ns (Levels of Logic = 4)
  Clock Path Skew:      1.595ns (1.230 - -0.365)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA23    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y35.D6      net (fanout=1)        2.619   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<23>
    SLICE_X10Y35.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<23>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_615
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_14
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_14
    SLICE_X23Y33.D5      net (fanout=1)        1.339   ML3MST_inst/common_mem_douta<23>
    SLICE_X23Y33.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_INTS_set_7
                                                       ML3MST_inst/Mmux_host_data_r161
    SLICE_X32Y33.C3      net (fanout=1)        0.876   LB_MIII_DataOut<23>
    SLICE_X32Y33.C       Tilo                  0.205   LocalBusBridgeMIII_inst/m_DataIn<7>
                                                       CNC2_HHB_M3/ibus_DataIn<7>LogicTrst
    SLICE_X33Y75.D2      net (fanout=22)       5.255   CNC2_HHB_M3/ibus_DataIn<7>
    SLICE_X33Y75.CLK     Tas                   0.322   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<7>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[7]_ISTOP_DataIn[7]_MUX_503_o11
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7
    -------------------------------------------------  ---------------------------
    Total                                     13.118ns (3.029ns logic, 10.089ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.842ns (Levels of Logic = 4)
  Clock Path Skew:      1.587ns (1.230 - -0.357)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA7    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y27.A5      net (fanout=1)        2.382   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<7>
    SLICE_X14Y27.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<7>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_429
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_28
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_28
    SLICE_X21Y31.D5      net (fanout=1)        1.174   ML3MST_inst/common_mem_douta<7>
    SLICE_X21Y31.D       Tilo                  0.259   LB_MIII_DataOut<7>
                                                       ML3MST_inst/Mmux_host_data_r301
    SLICE_X32Y33.C6      net (fanout=1)        1.025   LB_MIII_DataOut<7>
    SLICE_X32Y33.C       Tilo                  0.205   LocalBusBridgeMIII_inst/m_DataIn<7>
                                                       CNC2_HHB_M3/ibus_DataIn<7>LogicTrst
    SLICE_X33Y75.D2      net (fanout=22)       5.255   CNC2_HHB_M3/ibus_DataIn<7>
    SLICE_X33Y75.CLK     Tas                   0.322   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<7>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[7]_ISTOP_DataIn[7]_MUX_503_o11
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7
    -------------------------------------------------  ---------------------------
    Total                                     12.842ns (3.006ns logic, 9.836ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.911ns (Levels of Logic = 4)
  Clock Path Skew:      1.703ns (1.230 - -0.473)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA23   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y35.A4      net (fanout=1)        2.435   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<23>
    SLICE_X10Y35.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<23>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_415
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_14
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_14
    SLICE_X23Y33.D5      net (fanout=1)        1.339   ML3MST_inst/common_mem_douta<23>
    SLICE_X23Y33.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_rc_INTS_set_7
                                                       ML3MST_inst/Mmux_host_data_r161
    SLICE_X32Y33.C3      net (fanout=1)        0.876   LB_MIII_DataOut<23>
    SLICE_X32Y33.C       Tilo                  0.205   LocalBusBridgeMIII_inst/m_DataIn<7>
                                                       CNC2_HHB_M3/ibus_DataIn<7>LogicTrst
    SLICE_X33Y75.D2      net (fanout=22)       5.255   CNC2_HHB_M3/ibus_DataIn<7>
    SLICE_X33Y75.CLK     Tas                   0.322   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<7>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[7]_ISTOP_DataIn[7]_MUX_503_o11
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7
    -------------------------------------------------  ---------------------------
    Total                                     12.911ns (3.006ns logic, 9.905ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE (SLICE_X41Y63.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_lastWR (FF)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.972ns (Levels of Logic = 1)
  Clock Path Skew:      1.450ns (1.111 - -0.339)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_lastWR to CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y37.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_lastWR
                                                       LocalBusBridgeAleDec_inst/m_lastWR
    SLICE_X41Y63.B5      net (fanout=4)        1.559   LocalBusBridgeAleDec_inst/m_lastWR
    SLICE_X41Y63.CLK     Tah         (-Th)    -0.215   CNC2_HHB_M3/m_last_Led_Request
                                                       CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_WR_n_AND_14_o1
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE
    -------------------------------------------------  ---------------------------
    Total                                      1.972ns (0.413ns logic, 1.559ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_3 (SLICE_X38Y53.CE), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.075ns (Levels of Logic = 3)
  Clock Path Skew:      1.386ns (1.093 - -0.293)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y42.DQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y39.A3      net (fanout=21)       0.499   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y39.A       Tilo                  0.156   CNC2_HHB_M3/lio_Select
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X36Y53.C5      net (fanout=10)       0.859   AddressDecoderCS0n
    SLICE_X36Y53.C       Tilo                  0.142   CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/_n0142_inv2
    SLICE_X36Y53.D5      net (fanout=1)        0.055   CNC2_HHB_M3/LocalBusBridge_1/_n0142_inv2
    SLICE_X36Y53.D       Tilo                  0.142   CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/_n0142_inv3
    SLICE_X38Y53.CE      net (fanout=7)        0.130   CNC2_HHB_M3/LocalBusBridge_1/_n0142_inv
    SLICE_X38Y53.CLK     Tckce       (-Th)     0.108   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<3>
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_3
    -------------------------------------------------  ---------------------------
    Total                                      2.075ns (0.532ns logic, 1.543ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.236ns (Levels of Logic = 4)
  Clock Path Skew:      1.386ns (1.093 - -0.293)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y42.DQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y39.A3      net (fanout=21)       0.499   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y39.A       Tilo                  0.156   CNC2_HHB_M3/lio_Select
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X43Y39.B6      net (fanout=10)       0.023   AddressDecoderCS0n
    SLICE_X43Y39.B       Tilo                  0.156   CNC2_HHB_M3/lio_Select
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_lio_Select11
    SLICE_X36Y53.C6      net (fanout=11)       0.841   CNC2_HHB_M3/lio_Select
    SLICE_X36Y53.C       Tilo                  0.142   CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/_n0142_inv2
    SLICE_X36Y53.D5      net (fanout=1)        0.055   CNC2_HHB_M3/LocalBusBridge_1/_n0142_inv2
    SLICE_X36Y53.D       Tilo                  0.142   CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/_n0142_inv3
    SLICE_X38Y53.CE      net (fanout=7)        0.130   CNC2_HHB_M3/LocalBusBridge_1/_n0142_inv
    SLICE_X38Y53.CLK     Tckce       (-Th)     0.108   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<3>
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_3
    -------------------------------------------------  ---------------------------
    Total                                      2.236ns (0.688ns logic, 1.548ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_RD (FF)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.951ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.103 - 0.091)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_RD to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y53.AQ      Tcko                  0.200   CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_RD
    SLICE_X36Y53.D1      net (fanout=1)        0.587   CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_RD
    SLICE_X36Y53.D       Tilo                  0.142   CNC2_HHB_M3/LocalBusBridge_1/m_last_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/_n0142_inv3
    SLICE_X38Y53.CE      net (fanout=7)        0.130   CNC2_HHB_M3/LocalBusBridge_1/_n0142_inv
    SLICE_X38Y53.CLK     Tckce       (-Th)     0.108   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<3>
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_3
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (0.234ns logic, 0.717ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD (SLICE_X41Y50.CX), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.292ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.103ns (Levels of Logic = 2)
  Clock Path Skew:      1.401ns (1.108 - -0.293)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y42.DQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y39.A3      net (fanout=21)       0.499   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y39.A       Tilo                  0.156   CNC2_HHB_M3/lio_Select
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X41Y50.D3      net (fanout=10)       0.731   AddressDecoderCS0n
    SLICE_X41Y50.DMUX    Tilo                  0.203   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X41Y50.CX      net (fanout=17)       0.255   CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X41Y50.CLK     Tckdi       (-Th)    -0.059   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
    -------------------------------------------------  ---------------------------
    Total                                      2.103ns (0.618ns logic, 1.485ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.296ns (Levels of Logic = 1)
  Clock Path Skew:      1.439ns (1.108 - -0.331)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y37.AQ      Tcko                  0.198   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X41Y50.D5      net (fanout=5)        1.581   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X41Y50.DMUX    Tilo                  0.203   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X41Y50.CX      net (fanout=17)       0.255   CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X41Y50.CLK     Tckdi       (-Th)    -0.059   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (0.460ns logic, 1.836ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_25MHz/CLK2X
  Logical resource: DCM_SP_inst_25MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_50MHz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.146ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 (SLICE_X51Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.345 - 0.349)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
    SLICE_X51Y75.SR      net (fanout=9)        2.877   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
    SLICE_X51Y75.CLK     Tsrck                 0.425   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25
    -------------------------------------------------  ---------------------------
    Total                                      3.693ns (0.816ns logic, 2.877ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_23 (SLICE_X51Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.649ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.345 - 0.349)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
    SLICE_X51Y75.SR      net (fanout=9)        2.877   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
    SLICE_X51Y75.CLK     Tsrck                 0.381   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_23
    -------------------------------------------------  ---------------------------
    Total                                      3.649ns (0.772ns logic, 2.877ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (SLICE_X51Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.647ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.345 - 0.349)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
    SLICE_X51Y75.SR      net (fanout=9)        2.877   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
    SLICE_X51Y75.CLK     Tsrck                 0.379   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (0.770ns logic, 2.877ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc (SLICE_X49Y66.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
    SLICE_X49Y66.A6      net (fanout=9)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
    SLICE_X49Y66.CLK     Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc_glue_set
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/resetcrc
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_7 (SLICE_X49Y67.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_7 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_7 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y67.DQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_7
    SLICE_X49Y67.D6      net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
    SLICE_X49Y67.CLK     Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_7_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_7
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 (SLICE_X51Y74.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y74.DQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27
    SLICE_X51Y74.D6      net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
    SLICE_X51Y74.CLK     Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y32.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.040ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X46Y4.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.034ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.417 - 0.388)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y2.DQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X38Y2.D4       net (fanout=2)        1.105   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X38Y2.D        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X46Y4.CE       net (fanout=4)        1.014   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X46Y4.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.034ns (0.915ns logic, 2.119ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.324 - 0.288)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y2.AQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X38Y2.D2       net (fanout=2)        0.636   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X38Y2.D        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X46Y4.CE       net (fanout=4)        1.014   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X46Y4.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.604ns (0.954ns logic, 1.650ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X46Y4.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.034ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.417 - 0.388)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y2.DQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X38Y2.D4       net (fanout=2)        1.105   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X38Y2.D        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X46Y4.CE       net (fanout=4)        1.014   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X46Y4.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.034ns (0.915ns logic, 2.119ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.324 - 0.288)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y2.AQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X38Y2.D2       net (fanout=2)        0.636   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X38Y2.D        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X46Y4.CE       net (fanout=4)        1.014   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X46Y4.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.604ns (0.954ns logic, 1.650ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X46Y4.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.034ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.417 - 0.388)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y2.DQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X38Y2.D4       net (fanout=2)        1.105   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X38Y2.D        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X46Y4.CE       net (fanout=4)        1.014   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X46Y4.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.034ns (0.915ns logic, 2.119ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.324 - 0.288)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y2.AQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X38Y2.D2       net (fanout=2)        0.636   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X38Y2.D        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X46Y4.CE       net (fanout=4)        1.014   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X46Y4.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.604ns (0.954ns logic, 1.650ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X45Y3.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y3.CQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X45Y3.C5       net (fanout=1)        0.051   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X45Y3.CLK      Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (SLICE_X43Y2.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y2.CQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    SLICE_X43Y2.C5       net (fanout=3)        0.062   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
    SLICE_X43Y2.CLK      Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[4]_GND_32_o_add_0_OUT<4>1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.353ns logic, 0.062ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X45Y3.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y3.BQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    SLICE_X45Y3.B5       net (fanout=1)        0.067   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>
    SLICE_X45Y3.CLK      Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X46Y4.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X46Y4.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_0 (SLICE_X24Y26.A5), 61 paths
--------------------------------------------------------------------------------
Delay (setup path):     14.448ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 (FF)
  Destination:          ML3MST_inst/reg_dout_0 (FF)
  Data Path Delay:      13.258ns (Levels of Logic = 7)
  Clock Path Skew:      -0.205ns (0.804 - 1.009)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 to ML3MST_inst/reg_dout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X25Y53.C3      net (fanout=16)       5.129   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X25Y53.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv210
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv2101
    SLICE_X25Y53.B1      net (fanout=2)        0.585   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv210
    SLICE_X25Y53.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv210
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]1
    SLICE_X25Y53.A3      net (fanout=2)        0.466   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]1
    SLICE_X25Y53.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv210
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]_SW0
    SLICE_X17Y41.C5      net (fanout=1)        1.647   ML3MST_inst/N338
    SLICE_X17Y41.C       Tilo                  0.259   ML3MST_inst/mux_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]
    SLICE_X17Y41.D4      net (fanout=1)        0.402   ML3MST_inst/debug_info_10<0>
    SLICE_X17Y41.D       Tilo                  0.259   ML3MST_inst/mux_122
                                                       ML3MST_inst/mux_122
    SLICE_X24Y26.B1      net (fanout=1)        2.628   ML3MST_inst/mux_122
    SLICE_X24Y26.B       Tilo                  0.205   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux_7
    SLICE_X24Y26.A5      net (fanout=1)        0.169   ML3MST_inst/mux_7
    SLICE_X24Y26.CLK     Tas                   0.341   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>16
                                                       ML3MST_inst/reg_dout_0
    -------------------------------------------------  ---------------------------
    Total                                     13.258ns (2.232ns logic, 11.026ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.172ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd23 (FF)
  Destination:          ML3MST_inst/reg_dout_0 (FF)
  Data Path Delay:      12.972ns (Levels of Logic = 7)
  Clock Path Skew:      -0.215ns (0.804 - 1.019)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd23 to ML3MST_inst/reg_dout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y63.BMUX     Tshcko                0.455   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd23
    SLICE_X23Y57.A2      net (fanout=3)        4.455   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd23
    SLICE_X23Y57.A       Tilo                  0.259   ML3MST_inst/N232
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]1_SW0
    SLICE_X25Y53.B3      net (fanout=1)        0.909   ML3MST_inst/N232
    SLICE_X25Y53.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv210
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]1
    SLICE_X25Y53.A3      net (fanout=2)        0.466   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]1
    SLICE_X25Y53.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv210
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]_SW0
    SLICE_X17Y41.C5      net (fanout=1)        1.647   ML3MST_inst/N338
    SLICE_X17Y41.C       Tilo                  0.259   ML3MST_inst/mux_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]
    SLICE_X17Y41.D4      net (fanout=1)        0.402   ML3MST_inst/debug_info_10<0>
    SLICE_X17Y41.D       Tilo                  0.259   ML3MST_inst/mux_122
                                                       ML3MST_inst/mux_122
    SLICE_X24Y26.B1      net (fanout=1)        2.628   ML3MST_inst/mux_122
    SLICE_X24Y26.B       Tilo                  0.205   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux_7
    SLICE_X24Y26.A5      net (fanout=1)        0.169   ML3MST_inst/mux_7
    SLICE_X24Y26.CLK     Tas                   0.341   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>16
                                                       ML3MST_inst/reg_dout_0
    -------------------------------------------------  ---------------------------
    Total                                     12.972ns (2.296ns logic, 10.676ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.110ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd21 (FF)
  Destination:          ML3MST_inst/reg_dout_0 (FF)
  Data Path Delay:      11.936ns (Levels of Logic = 7)
  Clock Path Skew:      -0.189ns (0.804 - 0.993)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd21 to ML3MST_inst/reg_dout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y59.BMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n27646122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd21
    SLICE_X23Y57.A6      net (fanout=4)        3.413   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd21
    SLICE_X23Y57.A       Tilo                  0.259   ML3MST_inst/N232
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]1_SW0
    SLICE_X25Y53.B3      net (fanout=1)        0.909   ML3MST_inst/N232
    SLICE_X25Y53.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv210
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]1
    SLICE_X25Y53.A3      net (fanout=2)        0.466   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]1
    SLICE_X25Y53.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv210
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]_SW0
    SLICE_X17Y41.C5      net (fanout=1)        1.647   ML3MST_inst/N338
    SLICE_X17Y41.C       Tilo                  0.259   ML3MST_inst/mux_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[0]
    SLICE_X17Y41.D4      net (fanout=1)        0.402   ML3MST_inst/debug_info_10<0>
    SLICE_X17Y41.D       Tilo                  0.259   ML3MST_inst/mux_122
                                                       ML3MST_inst/mux_122
    SLICE_X24Y26.B1      net (fanout=1)        2.628   ML3MST_inst/mux_122
    SLICE_X24Y26.B       Tilo                  0.205   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux_7
    SLICE_X24Y26.A5      net (fanout=1)        0.169   ML3MST_inst/mux_7
    SLICE_X24Y26.CLK     Tas                   0.341   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>16
                                                       ML3MST_inst/reg_dout_0
    -------------------------------------------------  ---------------------------
    Total                                     11.936ns (2.302ns logic, 9.634ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_8 (SLICE_X19Y23.A4), 52 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.774ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      12.612ns (Levels of Logic = 7)
  Clock Path Skew:      -0.177ns (0.832 - 1.009)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X23Y48.D5      net (fanout=16)       4.540   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X23Y48.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X23Y48.A3      net (fanout=1)        0.291   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X23Y48.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X23Y45.D1      net (fanout=2)        0.817   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X23Y45.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X18Y44.B4      net (fanout=1)        0.983   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X18Y44.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X18Y44.D1      net (fanout=1)        0.482   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X18Y44.CMUX    Topdc                 0.368   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X18Y28.C3      net (fanout=1)        1.903   ML3MST_inst/mux30_122
    SLICE_X18Y28.CMUX    Tilo                  0.361   ML3MST_inst/N822
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X19Y23.A4      net (fanout=1)        1.174   ML3MST_inst/mux30_7
    SLICE_X19Y23.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     12.612ns (2.422ns logic, 10.190ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.127ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.965ns (Levels of Logic = 7)
  Clock Path Skew:      -0.177ns (0.832 - 1.009)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X23Y48.D3      net (fanout=31)       2.893   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X23Y48.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X23Y48.A3      net (fanout=1)        0.291   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X23Y48.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X23Y45.D1      net (fanout=2)        0.817   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X23Y45.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X18Y44.B4      net (fanout=1)        0.983   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X18Y44.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X18Y44.D1      net (fanout=1)        0.482   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X18Y44.CMUX    Topdc                 0.368   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X18Y28.C3      net (fanout=1)        1.903   ML3MST_inst/mux30_122
    SLICE_X18Y28.CMUX    Tilo                  0.361   ML3MST_inst/N822
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X19Y23.A4      net (fanout=1)        1.174   ML3MST_inst/mux30_7
    SLICE_X19Y23.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.965ns (2.422ns logic, 8.543ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.040ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd52 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.893ns (Levels of Logic = 7)
  Clock Path Skew:      -0.162ns (0.832 - 0.994)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd52 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.BQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd54
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd52
    SLICE_X23Y48.C3      net (fanout=7)        2.493   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd52
    SLICE_X23Y48.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv411
    SLICE_X23Y48.A1      net (fanout=1)        0.602   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv411
    SLICE_X23Y48.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X23Y45.D1      net (fanout=2)        0.817   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X23Y45.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X18Y44.B4      net (fanout=1)        0.983   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X18Y44.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X18Y44.D1      net (fanout=1)        0.482   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X18Y44.CMUX    Topdc                 0.368   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X18Y28.C3      net (fanout=1)        1.903   ML3MST_inst/mux30_122
    SLICE_X18Y28.CMUX    Tilo                  0.361   ML3MST_inst/N822
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X19Y23.A4      net (fanout=1)        1.174   ML3MST_inst/mux30_7
    SLICE_X19Y23.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.893ns (2.439ns logic, 8.454ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_11 (SLICE_X21Y30.C4), 36 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.704ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      12.641ns (Levels of Logic = 8)
  Clock Path Skew:      -0.078ns (0.834 - 0.912)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41
    SLICE_X29Y68.A1      net (fanout=41)       2.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41
    SLICE_X29Y68.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X29Y68.B3      net (fanout=4)        1.409   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X29Y68.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X23Y45.B2      net (fanout=10)       2.519   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X23Y45.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X23Y45.A4      net (fanout=1)        0.440   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X23Y45.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X21Y43.A5      net (fanout=1)        0.557   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X21Y43.A       Tilo                  0.259   ML3MST_inst/mux2_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X21Y43.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X21Y43.B       Tilo                  0.259   ML3MST_inst/mux2_122
                                                       ML3MST_inst/mux2_122
    SLICE_X21Y30.D1      net (fanout=1)        1.915   ML3MST_inst/mux2_122
    SLICE_X21Y30.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X21Y30.C4      net (fanout=1)        0.895   ML3MST_inst/mux2_7
    SLICE_X21Y30.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                     12.641ns (2.580ns logic, 10.061ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.679ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      12.675ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.834 - 0.853)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y56.CQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46
    SLICE_X29Y68.A3      net (fanout=46)       2.186   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46
    SLICE_X29Y68.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X29Y68.B3      net (fanout=4)        1.409   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X29Y68.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X23Y45.B2      net (fanout=10)       2.519   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X23Y45.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X23Y45.A4      net (fanout=1)        0.440   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X23Y45.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X21Y43.A5      net (fanout=1)        0.557   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X21Y43.A       Tilo                  0.259   ML3MST_inst/mux2_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X21Y43.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X21Y43.B       Tilo                  0.259   ML3MST_inst/mux2_122
                                                       ML3MST_inst/mux2_122
    SLICE_X21Y30.D1      net (fanout=1)        1.915   ML3MST_inst/mux2_122
    SLICE_X21Y30.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X21Y30.C4      net (fanout=1)        0.895   ML3MST_inst/mux2_7
    SLICE_X21Y30.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                     12.675ns (2.636ns logic, 10.039ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.519ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      12.456ns (Levels of Logic = 8)
  Clock Path Skew:      -0.078ns (0.834 - 0.912)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X29Y68.A4      net (fanout=44)       2.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X29Y68.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X29Y68.B3      net (fanout=4)        1.409   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X29Y68.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X23Y45.B2      net (fanout=10)       2.519   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X23Y45.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X23Y45.A4      net (fanout=1)        0.440   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X23Y45.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X21Y43.A5      net (fanout=1)        0.557   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X21Y43.A       Tilo                  0.259   ML3MST_inst/mux2_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X21Y43.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X21Y43.B       Tilo                  0.259   ML3MST_inst/mux2_122
                                                       ML3MST_inst/mux2_122
    SLICE_X21Y30.D1      net (fanout=1)        1.915   ML3MST_inst/mux2_122
    SLICE_X21Y30.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X21Y30.C4      net (fanout=1)        0.895   ML3MST_inst/mux2_7
    SLICE_X21Y30.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                     12.456ns (2.580ns logic, 9.876ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_25 (SLICE_X26Y27.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.792ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_25 (FF)
  Destination:          ML3MST_inst/reg_dout_25 (FF)
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.421ns (1.004 - 0.583)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_25 to ML3MST_inst/reg_dout_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y27.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_25
    SLICE_X26Y27.C5      net (fanout=3)        0.179   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2<25>
    SLICE_X26Y27.CLK     Tah         (-Th)    -0.237   ML3MST_inst/reg_dout<25>
                                                       ML3MST_inst/mux17711_G
                                                       ML3MST_inst/mux17711
                                                       ML3MST_inst/reg_dout_25
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.435ns logic, 0.179ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_ESTS_set_d_1 (SLICE_X35Y21.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.842ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_1 (FF)
  Destination:          ML3MST_inst/reg_rc_ESTS_set_d_1 (FF)
  Data Path Delay:      0.560ns (Levels of Logic = 0)
  Clock Path Skew:      0.417ns (0.996 - 0.579)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_1 to ML3MST_inst/reg_rc_ESTS_set_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y20.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_4
                                                       ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_1
    SLICE_X35Y21.BX      net (fanout=2)        0.303   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_1
    SLICE_X35Y21.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rc_ESTS_set_d<4>
                                                       ML3MST_inst/reg_rc_ESTS_set_d_1
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.257ns logic, 0.303ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_ESTS_set_d_4 (SLICE_X35Y21.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.813ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_4 (FF)
  Destination:          ML3MST_inst/reg_rc_ESTS_set_d_4 (FF)
  Data Path Delay:      0.589ns (Levels of Logic = 0)
  Clock Path Skew:      0.417ns (0.996 - 0.579)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_4 to ML3MST_inst/reg_rc_ESTS_set_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y20.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_4
                                                       ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_4
    SLICE_X35Y21.DX      net (fanout=2)        0.332   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_4
    SLICE_X35Y21.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rc_ESTS_set_d<4>
                                                       ML3MST_inst/reg_rc_ESTS_set_d_4
    -------------------------------------------------  ---------------------------
    Total                                      0.589ns (0.257ns logic, 0.332ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (SLICE_X17Y12.A3), 113 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.624ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      10.887ns (Levels of Logic = 12)
  Clock Path Skew:      0.248ns (1.021 - 0.773)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X21Y9.D4       net (fanout=11)       2.410   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X21Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X21Y9.C5       net (fanout=2)        0.337   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X21Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X21Y9.B4       net (fanout=2)        0.335   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X21Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X20Y9.B5       net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X20Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X20Y9.A3       net (fanout=2)        0.407   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X20Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X20Y9.D3       net (fanout=2)        0.283   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X20Y9.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X20Y9.C4       net (fanout=2)        0.453   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X20Y9.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X16Y11.C4      net (fanout=2)        0.954   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X16Y11.C       Tilo                  0.205   MPGA_Filter/m_stack<2>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X16Y11.D5      net (fanout=2)        0.209   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X16Y11.D       Tilo                  0.205   MPGA_Filter/m_stack<2>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y12.A5      net (fanout=3)        0.677   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y12.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X14Y12.C2      net (fanout=8)        0.836   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X14Y12.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X17Y12.A3      net (fanout=1)        0.505   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X17Y12.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     10.887ns (3.284ns logic, 7.603ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.513ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      10.773ns (Levels of Logic = 12)
  Clock Path Skew:      0.245ns (1.021 - 0.776)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y30.AQ      Tcko                  0.408   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X21Y9.D6       net (fanout=16)       2.279   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X21Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X21Y9.C5       net (fanout=2)        0.337   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X21Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X21Y9.B4       net (fanout=2)        0.335   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X21Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X20Y9.B5       net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X20Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X20Y9.A3       net (fanout=2)        0.407   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X20Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X20Y9.D3       net (fanout=2)        0.283   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X20Y9.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X20Y9.C4       net (fanout=2)        0.453   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X20Y9.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X16Y11.C4      net (fanout=2)        0.954   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X16Y11.C       Tilo                  0.205   MPGA_Filter/m_stack<2>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X16Y11.D5      net (fanout=2)        0.209   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X16Y11.D       Tilo                  0.205   MPGA_Filter/m_stack<2>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y12.A5      net (fanout=3)        0.677   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y12.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X14Y12.C2      net (fanout=8)        0.836   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X14Y12.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X17Y12.A3      net (fanout=1)        0.505   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X17Y12.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     10.773ns (3.301ns logic, 7.472ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.446ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      10.706ns (Levels of Logic = 12)
  Clock Path Skew:      0.245ns (1.021 - 0.776)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y30.BQ      Tcko                  0.408   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X21Y9.D1       net (fanout=16)       2.212   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X21Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X21Y9.C5       net (fanout=2)        0.337   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X21Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X21Y9.B4       net (fanout=2)        0.335   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X21Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X20Y9.B5       net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X20Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X20Y9.A3       net (fanout=2)        0.407   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X20Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X20Y9.D3       net (fanout=2)        0.283   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X20Y9.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X20Y9.C4       net (fanout=2)        0.453   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X20Y9.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X16Y11.C4      net (fanout=2)        0.954   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X16Y11.C       Tilo                  0.205   MPGA_Filter/m_stack<2>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X16Y11.D5      net (fanout=2)        0.209   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X16Y11.D       Tilo                  0.205   MPGA_Filter/m_stack<2>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y12.A5      net (fanout=3)        0.677   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y12.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X14Y12.C2      net (fanout=8)        0.836   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X14Y12.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X17Y12.A3      net (fanout=1)        0.505   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X17Y12.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     10.706ns (3.301ns logic, 7.405ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (SLICE_X22Y12.B4), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.614ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      10.804ns (Levels of Logic = 12)
  Clock Path Skew:      0.175ns (0.948 - 0.773)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X21Y9.D4       net (fanout=11)       2.410   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X21Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X21Y9.C5       net (fanout=2)        0.337   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X21Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X21Y9.B4       net (fanout=2)        0.335   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X21Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X20Y9.B5       net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X20Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X20Y9.A3       net (fanout=2)        0.407   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X20Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X20Y9.D3       net (fanout=2)        0.283   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X20Y9.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X20Y9.C4       net (fanout=2)        0.453   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X20Y9.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X16Y11.C4      net (fanout=2)        0.954   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X16Y11.C       Tilo                  0.205   MPGA_Filter/m_stack<2>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X16Y11.D5      net (fanout=2)        0.209   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X16Y11.D       Tilo                  0.205   MPGA_Filter/m_stack<2>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y12.A5      net (fanout=3)        0.677   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y12.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X22Y12.A2      net (fanout=8)        1.072   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X22Y12.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X22Y12.B4      net (fanout=1)        0.377   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X22Y12.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     10.804ns (3.093ns logic, 7.711ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.503ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      10.690ns (Levels of Logic = 12)
  Clock Path Skew:      0.172ns (0.948 - 0.776)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y30.AQ      Tcko                  0.408   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X21Y9.D6       net (fanout=16)       2.279   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X21Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X21Y9.C5       net (fanout=2)        0.337   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X21Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X21Y9.B4       net (fanout=2)        0.335   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X21Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X20Y9.B5       net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X20Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X20Y9.A3       net (fanout=2)        0.407   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X20Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X20Y9.D3       net (fanout=2)        0.283   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X20Y9.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X20Y9.C4       net (fanout=2)        0.453   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X20Y9.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X16Y11.C4      net (fanout=2)        0.954   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X16Y11.C       Tilo                  0.205   MPGA_Filter/m_stack<2>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X16Y11.D5      net (fanout=2)        0.209   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X16Y11.D       Tilo                  0.205   MPGA_Filter/m_stack<2>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y12.A5      net (fanout=3)        0.677   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y12.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X22Y12.A2      net (fanout=8)        1.072   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X22Y12.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X22Y12.B4      net (fanout=1)        0.377   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X22Y12.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     10.690ns (3.110ns logic, 7.580ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.436ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      10.623ns (Levels of Logic = 12)
  Clock Path Skew:      0.172ns (0.948 - 0.776)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y30.BQ      Tcko                  0.408   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X21Y9.D1       net (fanout=16)       2.212   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X21Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X21Y9.C5       net (fanout=2)        0.337   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X21Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X21Y9.B4       net (fanout=2)        0.335   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X21Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X20Y9.B5       net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X20Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X20Y9.A3       net (fanout=2)        0.407   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X20Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X20Y9.D3       net (fanout=2)        0.283   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X20Y9.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X20Y9.C4       net (fanout=2)        0.453   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X20Y9.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X16Y11.C4      net (fanout=2)        0.954   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X16Y11.C       Tilo                  0.205   MPGA_Filter/m_stack<2>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X16Y11.D5      net (fanout=2)        0.209   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X16Y11.D       Tilo                  0.205   MPGA_Filter/m_stack<2>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y12.A5      net (fanout=3)        0.677   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y12.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X22Y12.A2      net (fanout=8)        1.072   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X22Y12.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X22Y12.B4      net (fanout=1)        0.377   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X22Y12.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     10.623ns (3.110ns logic, 7.513ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X15Y12.A1), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.519ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.794ns (Levels of Logic = 12)
  Clock Path Skew:      0.260ns (1.033 - 0.773)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X21Y9.D4       net (fanout=11)       2.410   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X21Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X21Y9.C5       net (fanout=2)        0.337   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X21Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X21Y9.B4       net (fanout=2)        0.335   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X21Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X20Y9.B5       net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X20Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X20Y9.A3       net (fanout=2)        0.407   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X20Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X20Y9.D3       net (fanout=2)        0.283   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X20Y9.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X20Y9.C4       net (fanout=2)        0.453   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X20Y9.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X16Y11.C4      net (fanout=2)        0.954   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X16Y11.C       Tilo                  0.205   MPGA_Filter/m_stack<2>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X16Y11.D5      net (fanout=2)        0.209   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X16Y11.D       Tilo                  0.205   MPGA_Filter/m_stack<2>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y12.A5      net (fanout=3)        0.677   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y12.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X17Y13.C5      net (fanout=8)        0.515   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X17Y13.CMUX    Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X15Y12.A1      net (fanout=1)        0.781   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X15Y12.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.794ns (3.236ns logic, 7.558ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.408ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.680ns (Levels of Logic = 12)
  Clock Path Skew:      0.257ns (1.033 - 0.776)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y30.AQ      Tcko                  0.408   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X21Y9.D6       net (fanout=16)       2.279   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X21Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X21Y9.C5       net (fanout=2)        0.337   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X21Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X21Y9.B4       net (fanout=2)        0.335   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X21Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X20Y9.B5       net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X20Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X20Y9.A3       net (fanout=2)        0.407   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X20Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X20Y9.D3       net (fanout=2)        0.283   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X20Y9.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X20Y9.C4       net (fanout=2)        0.453   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X20Y9.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X16Y11.C4      net (fanout=2)        0.954   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X16Y11.C       Tilo                  0.205   MPGA_Filter/m_stack<2>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X16Y11.D5      net (fanout=2)        0.209   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X16Y11.D       Tilo                  0.205   MPGA_Filter/m_stack<2>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y12.A5      net (fanout=3)        0.677   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y12.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X17Y13.C5      net (fanout=8)        0.515   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X17Y13.CMUX    Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X15Y12.A1      net (fanout=1)        0.781   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X15Y12.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.680ns (3.253ns logic, 7.427ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.341ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.613ns (Levels of Logic = 12)
  Clock Path Skew:      0.257ns (1.033 - 0.776)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y30.BQ      Tcko                  0.408   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X21Y9.D1       net (fanout=16)       2.212   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X21Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X21Y9.C5       net (fanout=2)        0.337   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X21Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X21Y9.B4       net (fanout=2)        0.335   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X21Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X20Y9.B5       net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X20Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X20Y9.A3       net (fanout=2)        0.407   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X20Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X20Y9.D3       net (fanout=2)        0.283   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X20Y9.D        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X20Y9.C4       net (fanout=2)        0.453   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X20Y9.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X16Y11.C4      net (fanout=2)        0.954   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X16Y11.C       Tilo                  0.205   MPGA_Filter/m_stack<2>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X16Y11.D5      net (fanout=2)        0.209   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X16Y11.D       Tilo                  0.205   MPGA_Filter/m_stack<2>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X14Y12.A5      net (fanout=3)        0.677   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X14Y12.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X17Y13.C5      net (fanout=8)        0.515   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X17Y13.CMUX    Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X15Y12.A1      net (fanout=1)        0.781   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X15Y12.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.613ns (3.253ns logic, 7.360ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_23 (SLICE_X33Y16.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.343ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_23 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_23 (FF)
  Data Path Delay:      0.404ns (Levels of Logic = 0)
  Clock Path Skew:      0.762ns (1.173 - 0.411)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_23 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y16.CQ      Tcko                  0.200   ML3MST_inst/reg_rs_CMD<24>
                                                       ML3MST_inst/reg_rs_CMD_23
    SLICE_X33Y16.DX      net (fanout=3)        0.145   ML3MST_inst/reg_rs_CMD<23>
    SLICE_X33Y16.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<23>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_23
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.259ns logic, 0.145ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_7 (SLICE_X14Y21.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.286ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rc_INTS_7 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_7 (FF)
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.777ns (1.291 - 0.514)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_INTS_7 to ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.AQ      Tcko                  0.198   ML3MST_inst/reg_rc_INTS<16>
                                                       ML3MST_inst/reg_rc_INTS_7
    SLICE_X14Y21.AX      net (fanout=3)        0.237   ML3MST_inst/reg_rc_INTS<7>
    SLICE_X14Y21.CLK     Tckdi       (-Th)    -0.041   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<16>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_7
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.239ns logic, 0.237ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_11 (SLICE_X14Y21.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.282ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rc_INTS_11 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_11 (FF)
  Data Path Delay:      0.480ns (Levels of Logic = 0)
  Clock Path Skew:      0.777ns (1.291 - 0.514)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_INTS_11 to ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.CQ      Tcko                  0.198   ML3MST_inst/reg_rc_INTS<16>
                                                       ML3MST_inst/reg_rc_INTS_11
    SLICE_X14Y21.CX      net (fanout=3)        0.241   ML3MST_inst/reg_rc_INTS<11>
    SLICE_X14Y21.CLK     Tckdi       (-Th)    -0.041   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<16>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_11
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.239ns logic, 0.241ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 249317 paths analyzed, 8493 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.097ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y10.DIA15), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.704ns (Levels of Logic = 4)
  Clock Path Skew:      -0.133ns (0.423 - 0.556)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA31    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y35.D1      net (fanout=1)        3.214   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<31>
    SLICE_X14Y35.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<31>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_624
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_23
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_23
    SLICE_X24Y36.A3      net (fanout=1)        1.096   ML3MST_inst/common_mem_douta<31>
    SLICE_X24Y36.A       Tilo                  0.205   ML3MST_inst/mux1071
                                                       ML3MST_inst/Mmux_host_data_r251
    SLICE_X34Y36.C4      net (fanout=1)        0.829   LB_MIII_DataOut<31>
    SLICE_X34Y36.C       Tilo                  0.204   LocalBusBridgeMIII_inst/m_DataIn<15>
                                                       CNC2_HHB_M3/ibus_DataIn<15>LogicTrst
    SLICE_X41Y20.A6      net (fanout=20)       2.414   CNC2_HHB_M3/ibus_DataIn<15>
    SLICE_X41Y20.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT122
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<15>LogicTrst1
    RAMB16_X2Y10.DIA15   net (fanout=1)        0.940   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<15>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.704ns (3.211ns logic, 8.493ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.940ns (Levels of Logic = 4)
  Clock Path Skew:      -0.124ns (0.423 - 0.547)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA31   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y35.C2      net (fanout=1)        2.457   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<31>
    SLICE_X14Y35.BMUX    Topcb                 0.386   ML3MST_inst/common_mem_douta<31>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_549
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_23
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_23
    SLICE_X24Y36.A3      net (fanout=1)        1.096   ML3MST_inst/common_mem_douta<31>
    SLICE_X24Y36.A       Tilo                  0.205   ML3MST_inst/mux1071
                                                       ML3MST_inst/Mmux_host_data_r251
    SLICE_X34Y36.C4      net (fanout=1)        0.829   LB_MIII_DataOut<31>
    SLICE_X34Y36.C       Tilo                  0.204   LocalBusBridgeMIII_inst/m_DataIn<15>
                                                       CNC2_HHB_M3/ibus_DataIn<15>LogicTrst
    SLICE_X41Y20.A6      net (fanout=20)       2.414   CNC2_HHB_M3/ibus_DataIn<15>
    SLICE_X41Y20.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT122
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<15>LogicTrst1
    RAMB16_X2Y10.DIA15   net (fanout=1)        0.940   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<15>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.940ns (3.204ns logic, 7.736ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.855ns (Levels of Logic = 4)
  Clock Path Skew:      -0.141ns (0.423 - 0.564)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA31   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y35.A5      net (fanout=1)        2.388   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<31>
    SLICE_X14Y35.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<31>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_424
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_23
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_23
    SLICE_X24Y36.A3      net (fanout=1)        1.096   ML3MST_inst/common_mem_douta<31>
    SLICE_X24Y36.A       Tilo                  0.205   ML3MST_inst/mux1071
                                                       ML3MST_inst/Mmux_host_data_r251
    SLICE_X34Y36.C4      net (fanout=1)        0.829   LB_MIII_DataOut<31>
    SLICE_X34Y36.C       Tilo                  0.204   LocalBusBridgeMIII_inst/m_DataIn<15>
                                                       CNC2_HHB_M3/ibus_DataIn<15>LogicTrst
    SLICE_X41Y20.A6      net (fanout=20)       2.414   CNC2_HHB_M3/ibus_DataIn<15>
    SLICE_X41Y20.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT122
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<15>LogicTrst1
    RAMB16_X2Y10.DIA15   net (fanout=1)        0.940   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<15>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.855ns (3.188ns logic, 7.667ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y10.DIA1), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.269ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.423 - 0.463)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA17   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y30.D1      net (fanout=1)        3.036   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<17>
    SLICE_X14Y30.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<17>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_68
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_7
    SLICE_X23Y30.C5      net (fanout=1)        0.707   ML3MST_inst/common_mem_douta<17>
    SLICE_X23Y30.C       Tilo                  0.259   LB_MIII_DataOut<17>
                                                       ML3MST_inst/Mmux_host_data_r91
    SLICE_X34Y32.C2      net (fanout=1)        1.351   LB_MIII_DataOut<17>
    SLICE_X34Y32.C       Tilo                  0.204   LocalBusBridgeMIII_inst/m_DataIn<1>
                                                       CNC2_HHB_M3/ibus_DataIn<1>LogicTrst
    SLICE_X45Y22.A3      net (fanout=25)       2.289   CNC2_HHB_M3/ibus_DataIn<1>
    SLICE_X45Y22.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<1>LogicTrst1
    RAMB16_X2Y10.DIA1    net (fanout=1)        0.621   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<1>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.269ns (3.265ns logic, 8.004ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.798ns (Levels of Logic = 4)
  Clock Path Skew:      -0.126ns (0.423 - 0.549)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA17   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y30.D2      net (fanout=1)        2.565   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<17>
    SLICE_X14Y30.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<17>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_68
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_7
    SLICE_X23Y30.C5      net (fanout=1)        0.707   ML3MST_inst/common_mem_douta<17>
    SLICE_X23Y30.C       Tilo                  0.259   LB_MIII_DataOut<17>
                                                       ML3MST_inst/Mmux_host_data_r91
    SLICE_X34Y32.C2      net (fanout=1)        1.351   LB_MIII_DataOut<17>
    SLICE_X34Y32.C       Tilo                  0.204   LocalBusBridgeMIII_inst/m_DataIn<1>
                                                       CNC2_HHB_M3/ibus_DataIn<1>LogicTrst
    SLICE_X45Y22.A3      net (fanout=25)       2.289   CNC2_HHB_M3/ibus_DataIn<1>
    SLICE_X45Y22.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<1>LogicTrst1
    RAMB16_X2Y10.DIA1    net (fanout=1)        0.621   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<1>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.798ns (3.265ns logic, 7.533ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.380ns (Levels of Logic = 4)
  Clock Path Skew:      -0.141ns (0.423 - 0.564)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA17   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y30.A3      net (fanout=1)        2.170   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<17>
    SLICE_X14Y30.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<17>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_48
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_7
    SLICE_X23Y30.C5      net (fanout=1)        0.707   ML3MST_inst/common_mem_douta<17>
    SLICE_X23Y30.C       Tilo                  0.259   LB_MIII_DataOut<17>
                                                       ML3MST_inst/Mmux_host_data_r91
    SLICE_X34Y32.C2      net (fanout=1)        1.351   LB_MIII_DataOut<17>
    SLICE_X34Y32.C       Tilo                  0.204   LocalBusBridgeMIII_inst/m_DataIn<1>
                                                       CNC2_HHB_M3/ibus_DataIn<1>LogicTrst
    SLICE_X45Y22.A3      net (fanout=25)       2.289   CNC2_HHB_M3/ibus_DataIn<1>
    SLICE_X45Y22.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<1>LogicTrst1
    RAMB16_X2Y10.DIA1    net (fanout=1)        0.621   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<1>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.380ns (3.242ns logic, 7.138ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y10.DIA10), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.126ns (Levels of Logic = 4)
  Clock Path Skew:      -0.132ns (0.423 - 0.555)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA26   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X18Y32.B3      net (fanout=1)        3.163   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<26>
    SLICE_X18Y32.BMUX    Topbb                 0.361   ML3MST_inst/common_mem_douta<26>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_536
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_17
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_17
    SLICE_X25Y35.B4      net (fanout=1)        0.800   ML3MST_inst/common_mem_douta<26>
    SLICE_X25Y35.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_62_o_0
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X29Y37.A5      net (fanout=1)        0.607   LB_MIII_DataOut<26>
    SLICE_X29Y37.A       Tilo                  0.259   LocalBusBridgeMIII_inst/m_DataIn<11>
                                                       CNC2_HHB_M3/ibus_DataIn<10>LogicTrst
    SLICE_X42Y27.B4      net (fanout=20)       2.167   CNC2_HHB_M3/ibus_DataIn<10>
    SLICE_X42Y27.B       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<10>LogicTrst1
    RAMB16_X2Y10.DIA10   net (fanout=1)        1.157   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.126ns (3.232ns logic, 7.894ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.894ns (Levels of Logic = 4)
  Clock Path Skew:      -0.133ns (0.423 - 0.556)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA10    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y33.D2      net (fanout=1)        2.618   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<10>
    SLICE_X12Y33.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_61
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0
    SLICE_X19Y33.D6      net (fanout=1)        0.782   ML3MST_inst/common_mem_douta<10>
    SLICE_X19Y33.D       Tilo                  0.259   LB_MIII_DataOut<10>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X29Y37.A4      net (fanout=1)        0.933   LB_MIII_DataOut<10>
    SLICE_X29Y37.A       Tilo                  0.259   LocalBusBridgeMIII_inst/m_DataIn<11>
                                                       CNC2_HHB_M3/ibus_DataIn<10>LogicTrst
    SLICE_X42Y27.B4      net (fanout=20)       2.167   CNC2_HHB_M3/ibus_DataIn<10>
    SLICE_X42Y27.B       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<10>LogicTrst1
    RAMB16_X2Y10.DIA10   net (fanout=1)        1.157   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.894ns (3.237ns logic, 7.657ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.577ns (Levels of Logic = 4)
  Clock Path Skew:      -0.126ns (0.423 - 0.549)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA26   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X18Y32.D6      net (fanout=1)        2.582   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<26>
    SLICE_X18Y32.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<26>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_618
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_17
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_17
    SLICE_X25Y35.B4      net (fanout=1)        0.800   ML3MST_inst/common_mem_douta<26>
    SLICE_X25Y35.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_count[23]_ml3_cyclic_count_d[23]_LessThan_62_o_0
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X29Y37.A5      net (fanout=1)        0.607   LB_MIII_DataOut<26>
    SLICE_X29Y37.A       Tilo                  0.259   LocalBusBridgeMIII_inst/m_DataIn<11>
                                                       CNC2_HHB_M3/ibus_DataIn<10>LogicTrst
    SLICE_X42Y27.B4      net (fanout=20)       2.167   CNC2_HHB_M3/ibus_DataIn<10>
    SLICE_X42Y27.B       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<10>LogicTrst1
    RAMB16_X2Y10.DIA10   net (fanout=1)        1.157   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.577ns (3.264ns logic, 7.313ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_INTS_set_dd_5 (SLICE_X20Y26.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_rc_INTS_set_d_5 (FF)
  Destination:          ML3MST_inst/reg_rc_INTS_set_dd_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_INTS_set_d_5 to ML3MST_inst/reg_rc_INTS_set_dd_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.CQ      Tcko                  0.200   ML3MST_inst/reg_rc_INTS_set_d<6>
                                                       ML3MST_inst/reg_rc_INTS_set_d_5
    SLICE_X20Y26.C5      net (fanout=2)        0.065   ML3MST_inst/reg_rc_INTS_set_d<5>
    SLICE_X20Y26.CLK     Tah         (-Th)    -0.121   ML3MST_inst/reg_rc_INTS_set_d<6>
                                                       ML3MST_inst/reg_rc_INTS_set_d<5>_rt
                                                       ML3MST_inst/reg_rc_INTS_set_dd_5
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.321ns logic, 0.065ns route)
                                                       (83.2% logic, 16.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_INTS_set_dd_19 (SLICE_X20Y21.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_rc_INTS_set_d_19 (FF)
  Destination:          ML3MST_inst/reg_rc_INTS_set_dd_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_INTS_set_d_19 to ML3MST_inst/reg_rc_INTS_set_dd_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.CQ      Tcko                  0.200   ML3MST_inst/reg_rc_INTS_set_d<20>
                                                       ML3MST_inst/reg_rc_INTS_set_d_19
    SLICE_X20Y21.C5      net (fanout=2)        0.068   ML3MST_inst/reg_rc_INTS_set_d<19>
    SLICE_X20Y21.CLK     Tah         (-Th)    -0.121   ML3MST_inst/reg_rc_INTS_set_d<20>
                                                       ML3MST_inst/reg_rc_INTS_set_d<19>_rt
                                                       ML3MST_inst/reg_rc_INTS_set_dd_19
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.321ns logic, 0.068ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_22 (SLICE_X36Y15.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_54 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_54 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y15.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<55>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_54
    SLICE_X36Y15.B5      net (fanout=2)        0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<54>
    SLICE_X36Y15.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<55>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n1230152
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_22
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y22.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y22.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538822 paths analyzed, 12853 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.683ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_5 (SLICE_X32Y66.D5), 733 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 6)
  Clock Path Skew:      -0.231ns (0.429 - 0.660)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc_5 to ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.BQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc_5
    SLICE_X24Y57.B5      net (fanout=18)       5.610   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<5>
    SLICE_X24Y57.BMUX    Topbb                 0.368   ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_3268_OUT<15:0>_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_3268_OUT<15:0>_lut<5>_INV_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_3268_OUT<15:0>_cy<7>
    SLICE_X11Y61.B4      net (fanout=1)        2.732   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_GND_6_o_sub_3268_OUT<5>
    SLICE_X11Y61.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_prot_sel<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT1116_SW0
    SLICE_X11Y61.A5      net (fanout=1)        0.187   ML3MST_inst/N1391
    SLICE_X11Y61.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_prot_sel<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT1116
    SLICE_X28Y73.A6      net (fanout=1)        6.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT1115
    SLICE_X28Y73.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT1117
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT11112_SW0
    SLICE_X32Y66.C4      net (fanout=1)        1.097   ML3MST_inst/N1269
    SLICE_X32Y66.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT11112
    SLICE_X32Y66.D5      net (fanout=1)        0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT11111
    SLICE_X32Y66.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT11113
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_5
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (2.028ns logic, 16.089ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.179ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.342 - 0.398)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 to ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X34Y69.A2      net (fanout=44)       2.972   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X34Y69.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwen_tx0_bufwen_MUX_1747_o11111
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwen_tx0_bufwen_MUX_1747_o111111
    SLICE_X11Y61.B5      net (fanout=9)        5.597   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwen_tx0_bufwen_MUX_1747_o11111
    SLICE_X11Y61.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_prot_sel<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT1116_SW0
    SLICE_X11Y61.A5      net (fanout=1)        0.187   ML3MST_inst/N1391
    SLICE_X11Y61.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_prot_sel<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT1116
    SLICE_X28Y73.A6      net (fanout=1)        6.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT1115
    SLICE_X28Y73.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT1117
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT11112_SW0
    SLICE_X32Y66.C4      net (fanout=1)        1.097   ML3MST_inst/N1269
    SLICE_X32Y66.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT11112
    SLICE_X32Y66.D5      net (fanout=1)        0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT11111
    SLICE_X32Y66.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT11113
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_5
    -------------------------------------------------  ---------------------------
    Total                                     18.179ns (1.863ns logic, 16.316ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd25 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.841ns (Levels of Logic = 6)
  Clock Path Skew:      -0.047ns (0.342 - 0.389)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd25 to ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y55.AQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd29
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd25
    SLICE_X34Y69.A1      net (fanout=35)       2.578   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd25
    SLICE_X34Y69.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwen_tx0_bufwen_MUX_1747_o11111
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwen_tx0_bufwen_MUX_1747_o111111
    SLICE_X11Y61.B5      net (fanout=9)        5.597   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwen_tx0_bufwen_MUX_1747_o11111
    SLICE_X11Y61.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_prot_sel<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT1116_SW0
    SLICE_X11Y61.A5      net (fanout=1)        0.187   ML3MST_inst/N1391
    SLICE_X11Y61.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_prot_sel<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT1116
    SLICE_X28Y73.A6      net (fanout=1)        6.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT1115
    SLICE_X28Y73.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT1117
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT11112_SW0
    SLICE_X32Y66.C4      net (fanout=1)        1.097   ML3MST_inst/N1269
    SLICE_X32Y66.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT11112
    SLICE_X32Y66.D5      net (fanout=1)        0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT11111
    SLICE_X32Y66.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT11113
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_5
    -------------------------------------------------  ---------------------------
    Total                                     17.841ns (1.919ns logic, 15.922ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_9 (SLICE_X39Y63.C4), 687 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc_6 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.043ns (Levels of Logic = 5)
  Clock Path Skew:      -0.207ns (0.453 - 0.660)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc_6 to ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc_6
    SLICE_X24Y57.C5      net (fanout=15)       6.033   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<6>
    SLICE_X24Y57.COUT    Topcyc                0.295   ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_3268_OUT<15:0>_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_3268_OUT<15:0>_lut<6>_INV_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_3268_OUT<15:0>_cy<7>
    SLICE_X24Y58.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_3268_OUT<15:0>_cy<7>
    SLICE_X24Y58.BMUX    Tcinb                 0.260   ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_3268_OUT<15:0>_cy<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_3268_OUT<15:0>_cy<11>
    SLICE_X8Y61.C5       net (fanout=1)        4.162   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_GND_6_o_sub_3268_OUT<9>
    SLICE_X8Y61.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT717
    SLICE_X26Y64.B5      net (fanout=1)        4.057   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT716
    SLICE_X26Y64.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT717
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT7110
    SLICE_X39Y63.C4      net (fanout=1)        1.112   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT719
    SLICE_X39Y63.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT7112
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_9
    -------------------------------------------------  ---------------------------
    Total                                     17.043ns (1.676ns logic, 15.367ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc_8 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.801ns (Levels of Logic = 4)
  Clock Path Skew:      -0.205ns (0.453 - 0.658)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc_8 to ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc_8
    SLICE_X24Y58.A2      net (fanout=13)       5.917   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<8>
    SLICE_X24Y58.BMUX    Topab                 0.432   ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_3268_OUT<15:0>_cy<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_3268_OUT<15:0>_lut<8>_INV_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_3268_OUT<15:0>_cy<11>
    SLICE_X8Y61.C5       net (fanout=1)        4.162   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_GND_6_o_sub_3268_OUT<9>
    SLICE_X8Y61.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT717
    SLICE_X26Y64.B5      net (fanout=1)        4.057   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT716
    SLICE_X26Y64.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT717
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT7110
    SLICE_X39Y63.C4      net (fanout=1)        1.112   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT719
    SLICE_X39Y63.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT7112
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_9
    -------------------------------------------------  ---------------------------
    Total                                     16.801ns (1.553ns logic, 15.248ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.700ns (Levels of Logic = 5)
  Clock Path Skew:      -0.207ns (0.453 - 0.660)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc_5 to ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.BQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc_5
    SLICE_X24Y57.B5      net (fanout=18)       5.610   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<5>
    SLICE_X24Y57.COUT    Topcyb                0.375   ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_3268_OUT<15:0>_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_3268_OUT<15:0>_lut<5>_INV_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_3268_OUT<15:0>_cy<7>
    SLICE_X24Y58.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_3268_OUT<15:0>_cy<7>
    SLICE_X24Y58.BMUX    Tcinb                 0.260   ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_3268_OUT<15:0>_cy<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_3268_OUT<15:0>_cy<11>
    SLICE_X8Y61.C5       net (fanout=1)        4.162   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_GND_6_o_sub_3268_OUT<9>
    SLICE_X8Y61.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT717
    SLICE_X26Y64.B5      net (fanout=1)        4.057   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT716
    SLICE_X26Y64.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT717
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT7110
    SLICE_X39Y63.C4      net (fanout=1)        1.112   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT719
    SLICE_X39Y63.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT7112
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrdata_9
    -------------------------------------------------  ---------------------------
    Total                                     16.700ns (1.756ns logic, 14.944ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_ptr_11 (SLICE_X25Y57.A3), 2443 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_ptr_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.754ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.360 - 0.375)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_ptr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.DQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_3
    SLICE_X7Y75.C1       net (fanout=3)        6.832   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns<3>
    SLICE_X7Y75.C        Tilo                  0.259   ML3MST_inst/N280
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd4-In2112
    SLICE_X6Y70.A3       net (fanout=1)        0.699   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd4-In2112
    SLICE_X6Y70.A        Tilo                  0.203   ML3MST_inst/N592
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd4-In2114
    SLICE_X25Y54.A3      net (fanout=6)        5.639   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd4-In211
    SLICE_X25Y54.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n19906_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv1
    SLICE_X27Y54.A1      net (fanout=1)        0.941   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv1
    SLICE_X27Y54.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_ptr<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv2_rstpot
    SLICE_X25Y57.A3      net (fanout=12)       0.894   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv2_rstpot
    SLICE_X25Y57.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_ptr<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_ptr_11_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_ptr_11
    -------------------------------------------------  ---------------------------
    Total                                     16.754ns (1.749ns logic, 15.005ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_ptr_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.671ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.360 - 0.375)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_5 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_ptr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y75.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_5
    SLICE_X6Y75.B5       net (fanout=3)        6.944   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns<5>
    SLICE_X6Y75.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_my_nr<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd4-In2114_SW0
    SLICE_X6Y70.A5       net (fanout=1)        0.616   ML3MST_inst/N1041
    SLICE_X6Y70.A        Tilo                  0.203   ML3MST_inst/N592
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd4-In2114
    SLICE_X25Y54.A3      net (fanout=6)        5.639   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd4-In211
    SLICE_X25Y54.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n19906_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv1
    SLICE_X27Y54.A1      net (fanout=1)        0.941   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv1
    SLICE_X27Y54.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_ptr<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv2_rstpot
    SLICE_X25Y57.A3      net (fanout=12)       0.894   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv2_rstpot
    SLICE_X25Y57.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_ptr<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_ptr_11_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_ptr_11
    -------------------------------------------------  ---------------------------
    Total                                     16.671ns (1.637ns logic, 15.034ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_ptr_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.622ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.360 - 0.375)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_ptr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.BQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns_1
    SLICE_X6Y75.B4       net (fanout=3)        6.839   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_rx_ns<1>
    SLICE_X6Y75.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_my_nr<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd4-In2114_SW0
    SLICE_X6Y70.A5       net (fanout=1)        0.616   ML3MST_inst/N1041
    SLICE_X6Y70.A        Tilo                  0.203   ML3MST_inst/N592
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd4-In2114
    SLICE_X25Y54.A3      net (fanout=6)        5.639   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd4-In211
    SLICE_X25Y54.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n19906_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv1
    SLICE_X27Y54.A1      net (fanout=1)        0.941   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv1
    SLICE_X27Y54.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_ptr<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv2_rstpot
    SLICE_X25Y57.A3      net (fanout=12)       0.894   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv2_rstpot
    SLICE_X25Y57.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_ptr<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_ptr_11_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_ptr_11
    -------------------------------------------------  ---------------------------
    Total                                     16.622ns (1.693ns logic, 14.929ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (SLICE_X34Y54.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.312ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.085 - 0.072)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y54.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_2
    SLICE_X34Y54.D3      net (fanout=9)        0.286   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_2_2
    SLICE_X34Y54.CLK     Tah         (-Th)     0.172   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    -------------------------------------------------  ---------------------------
    Total                                      0.312ns (0.026ns logic, 0.286ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (SLICE_X34Y54.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.085 - 0.063)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2
    SLICE_X34Y54.D4      net (fanout=9)        0.260   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2
    SLICE_X34Y54.CLK     Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.106ns logic, 0.260ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y22.DIB3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_din_3 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      -0.027ns (0.187 - 0.214)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_din_3 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_din<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_din_3
    RAMB16_X1Y22.DIB3    net (fanout=17)       0.176   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_din<3>
    RAMB16_X1Y22.CLKB    Trckd_DIB   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.145ns logic, 0.176ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y10.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.774ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5 (SLICE_X39Y57.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.226ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iHK_X<5> (PAD)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.122ns (Levels of Logic = 4)
  Clock Path Delay:     2.373ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iHK_X<5> to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B2.I                 Tiopi                 1.310   iHK_X<5>
                                                       iHK_X<5>
                                                       iHK_X_5_IBUF
                                                       ProtoComp5.IMUX.32
    SLICE_X40Y66.B6      net (fanout=2)        6.786   iHK_X_5_IBUF
    SLICE_X40Y66.B       Tilo                  0.205   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT122
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT123
    SLICE_X40Y66.A5      net (fanout=1)        0.169   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT123
    SLICE_X40Y66.A       Tilo                  0.205   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT122
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT125
    SLICE_X39Y57.D3      net (fanout=1)        1.125   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT125
    SLICE_X39Y57.CLK     Tas                   0.322   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<5>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT127
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5
    -------------------------------------------------  ---------------------------
    Total                                     10.122ns (2.042ns logic, 8.080ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp5.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X39Y57.CLK     net (fanout=159)      0.794   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.373ns (1.323ns logic, 1.050ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_0 (SLICE_X41Y57.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.269ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iHK_X<0> (PAD)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.088ns (Levels of Logic = 5)
  Clock Path Delay:     2.382ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iHK_X<0> to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D1.I                 Tiopi                 1.310   iHK_X<0>
                                                       iHK_X<0>
                                                       iHK_X_0_IBUF
                                                       ProtoComp5.IMUX.27
    SLICE_X36Y70.D2      net (fanout=2)        6.072   iHK_X_0_IBUF
    SLICE_X36Y70.D       Tilo                  0.205   N557
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT18_SW0
    SLICE_X40Y62.A3      net (fanout=1)        0.943   N557
    SLICE_X40Y62.A       Tilo                  0.205   CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT18
    SLICE_X41Y57.B5      net (fanout=1)        0.585   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT110
    SLICE_X41Y57.B       Tilo                  0.259   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<1>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT110
    SLICE_X41Y57.A5      net (fanout=1)        0.187   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT117
    SLICE_X41Y57.CLK     Tas                   0.322   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<1>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT118
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_0
    -------------------------------------------------  ---------------------------
    Total                                     10.088ns (2.301ns logic, 7.787ns route)
                                                       (22.8% logic, 77.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp5.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X41Y57.CLK     net (fanout=159)      0.803   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.382ns (1.323ns logic, 1.059ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_2 (SLICE_X38Y53.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.688ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iHK_X<2> (PAD)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_2 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.662ns (Levels of Logic = 4)
  Clock Path Delay:     2.375ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iHK_X<2> to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C1.I                 Tiopi                 1.310   iHK_X<2>
                                                       iHK_X<2>
                                                       iHK_X_2_IBUF
                                                       ProtoComp5.IMUX.29
    SLICE_X41Y65.B4      net (fanout=2)        5.863   iHK_X_2_IBUF
    SLICE_X41Y65.B       Tilo                  0.259   CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT92
    SLICE_X41Y65.A5      net (fanout=1)        0.187   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT91
    SLICE_X41Y65.A       Tilo                  0.259   CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT94
    SLICE_X38Y53.A1      net (fanout=1)        1.495   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT93
    SLICE_X38Y53.CLK     Tas                   0.289   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<3>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT96
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_2
    -------------------------------------------------  ---------------------------
    Total                                      9.662ns (2.117ns logic, 7.545ns route)
                                                       (21.9% logic, 78.1% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp5.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y53.CLK     net (fanout=159)      0.796   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.375ns (1.323ns logic, 1.052ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point MPGB_Filter/m_stack_0 (SLICE_X41Y11.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_B (PAD)
  Destination:          MPGB_Filter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.432ns (Levels of Logic = 1)
  Clock Path Delay:     3.262ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iMPG_B to MPGB_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 1.126   iMPG_B
                                                       iMPG_B
                                                       iMPG_B_IBUF
                                                       ProtoComp5.IMUX.17
    SLICE_X41Y11.AX      net (fanout=1)        2.258   iMPG_B_IBUF
    SLICE_X41Y11.CLK     Tckdi       (-Th)    -0.048   MPGB_Filter/m_stack<2>
                                                       MPGB_Filter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.432ns (1.174ns logic, 2.258ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Clock Path at Slow Process Corner: g_clk to MPGB_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp5.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X41Y11.CLK     net (fanout=159)      1.094   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (1.519ns logic, 1.743ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point ESTOP2_Filter/m_stack_0 (SLICE_X4Y70.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iE_stop<1> (PAD)
  Destination:          ESTOP2_Filter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.690ns (Levels of Logic = 1)
  Clock Path Delay:     3.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iE_stop<1> to ESTOP2_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A3.I                 Tiopi                 1.126   iE_stop<1>
                                                       iE_stop<1>
                                                       iE_stop_1_IBUF
                                                       ProtoComp5.IMUX.20
    SLICE_X4Y70.AX       net (fanout=1)        2.457   iE_stop_1_IBUF
    SLICE_X4Y70.CLK      Tckdi       (-Th)    -0.107   ESTOP2_Filter/m_stack<2>
                                                       ESTOP2_Filter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (1.233ns logic, 2.457ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Clock Path at Slow Process Corner: g_clk to ESTOP2_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp5.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X4Y70.CLK      net (fanout=159)      1.227   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (1.519ns logic, 1.876ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point MPGA_Filter/m_stack_0 (SLICE_X16Y11.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_A (PAD)
  Destination:          MPGA_Filter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.612ns (Levels of Logic = 1)
  Clock Path Delay:     2.071ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iMPG_A to MPGA_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   iMPG_A
                                                       iMPG_A
                                                       iMPG_A_IBUF
                                                       ProtoComp5.IMUX.16
    SLICE_X16Y11.AX      net (fanout=1)        1.801   iMPG_A_IBUF
    SLICE_X16Y11.CLK     Tckdi       (-Th)    -0.048   MPGA_Filter/m_stack<2>
                                                       MPGA_Filter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (0.811ns logic, 1.801ns route)
                                                       (31.0% logic, 69.0% route)

  Maximum Clock Path at Fast Process Corner: g_clk to MPGA_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp5.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X16Y11.CLK     net (fanout=159)      0.660   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (0.950ns logic, 1.121ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 52 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  16.024ns.
--------------------------------------------------------------------------------

Paths for end point oHK_Y<0> (N1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.976ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.758ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp5.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y64.CLK     net (fanout=159)      1.073   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.519ns logic, 1.722ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y64.BMUX    Tshcko                0.488   CNC2_HHB_M3/WD_TimeOut
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X11Y63.A6      net (fanout=2)        4.493   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X11Y63.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n22974_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    N1.T                 net (fanout=12)       5.137   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    N1.PAD               Tiotp                 2.381   oHK_Y<0>
                                                       oHK_Y_0_OBUFT
                                                       oHK_Y<0>
    -------------------------------------------------  ---------------------------
    Total                                     12.758ns (3.128ns logic, 9.630ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.800ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_56 (FF)
  Destination:          oHK_Y<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.760ns (Levels of Logic = 1)
  Clock Path Delay:     3.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp5.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X3Y60.CLK      net (fanout=159)      1.247   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (1.519ns logic, 1.896ns route)
                                                       (44.5% logic, 55.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_56 to oHK_Y<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.DQ       Tcko                  0.391   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<56>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_56
    N1.O                 net (fanout=2)        3.988   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<56>
    N1.PAD               Tioop                 2.381   oHK_Y<0>
                                                       oHK_Y_0_OBUFT
                                                       oHK_Y<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.760ns (2.772ns logic, 3.988ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<1> (M1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.323ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.411ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp5.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y64.CLK     net (fanout=159)      1.073   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.519ns logic, 1.722ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y64.BMUX    Tshcko                0.488   CNC2_HHB_M3/WD_TimeOut
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X11Y63.A6      net (fanout=2)        4.493   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X11Y63.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n22974_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    M1.T                 net (fanout=12)       4.790   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    M1.PAD               Tiotp                 2.381   oHK_Y<1>
                                                       oHK_Y_1_OBUFT
                                                       oHK_Y<1>
    -------------------------------------------------  ---------------------------
    Total                                     12.411ns (3.128ns logic, 9.283ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.053ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_57 (FF)
  Destination:          oHK_Y<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.512ns (Levels of Logic = 1)
  Clock Path Delay:     3.410ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp5.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X2Y53.CLK      net (fanout=159)      1.242   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.410ns (1.519ns logic, 1.891ns route)
                                                       (44.5% logic, 55.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_57 to oHK_Y<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y53.AQ       Tcko                  0.447   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_57
    M1.O                 net (fanout=2)        3.684   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<57>
    M1.PAD               Tioop                 2.381   oHK_Y<1>
                                                       oHK_Y_1_OBUFT
                                                       oHK_Y<1>
    -------------------------------------------------  ---------------------------
    Total                                      6.512ns (2.828ns logic, 3.684ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<2> (M2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.323ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.411ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp5.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y64.CLK     net (fanout=159)      1.073   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.519ns logic, 1.722ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y64.BMUX    Tshcko                0.488   CNC2_HHB_M3/WD_TimeOut
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X11Y63.A6      net (fanout=2)        4.493   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X11Y63.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n22974_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    M2.T                 net (fanout=12)       4.790   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    M2.PAD               Tiotp                 2.381   oHK_Y<2>
                                                       oHK_Y_2_OBUFT
                                                       oHK_Y<2>
    -------------------------------------------------  ---------------------------
    Total                                     12.411ns (3.128ns logic, 9.283ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.379ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_58 (FF)
  Destination:          oHK_Y<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.186ns (Levels of Logic = 1)
  Clock Path Delay:     3.410ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp5.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X2Y53.CLK      net (fanout=159)      1.242   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.410ns (1.519ns logic, 1.891ns route)
                                                       (44.5% logic, 55.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_58 to oHK_Y<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y53.BQ       Tcko                  0.447   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_58
    M2.O                 net (fanout=2)        3.358   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<58>
    M2.PAD               Tioop                 2.381   oHK_Y<2>
                                                       oHK_Y_2_OBUFT
                                                       oHK_Y<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.186ns (2.828ns logic, 3.358ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point oHK_Y<9> (H3.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  7.811ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<9> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      6.362ns (Levels of Logic = 2)
  Clock Path Delay:     1.474ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp5.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y64.CLK     net (fanout=159)      0.503   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.474ns (0.822ns logic, 0.652ns route)
                                                       (55.8% logic, 44.2% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y64.BMUX    Tshcko                0.266   CNC2_HHB_M3/WD_TimeOut
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X11Y63.A6      net (fanout=2)        2.728   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X11Y63.A       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n22974_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    H3.T                 net (fanout=12)       1.816   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    H3.PAD               Tiotp                 1.396   oHK_Y<9>
                                                       oHK_Y_9_OBUFT
                                                       oHK_Y<9>
    -------------------------------------------------  ---------------------------
    Total                                      6.362ns (1.818ns logic, 4.544ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.760ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_51 (FF)
  Destination:          oHK_Y<9> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.137ns (Levels of Logic = 1)
  Clock Path Delay:     1.648ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp5.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X3Y60.CLK      net (fanout=159)      0.677   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.648ns (0.822ns logic, 0.826ns route)
                                                       (49.9% logic, 50.1% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_51 to oHK_Y<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.AQ       Tcko                  0.198   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<56>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_51
    H3.O                 net (fanout=2)        1.543   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<51>
    H3.PAD               Tioop                 1.396   oHK_Y<9>
                                                       oHK_Y_9_OBUFT
                                                       oHK_Y<9>
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (1.594ns logic, 1.543ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<10> (H4.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  7.788ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<10> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      6.339ns (Levels of Logic = 2)
  Clock Path Delay:     1.474ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp5.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y64.CLK     net (fanout=159)      0.503   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.474ns (0.822ns logic, 0.652ns route)
                                                       (55.8% logic, 44.2% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y64.BMUX    Tshcko                0.266   CNC2_HHB_M3/WD_TimeOut
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X11Y63.A6      net (fanout=2)        2.728   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X11Y63.A       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n22974_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    H4.T                 net (fanout=12)       1.793   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    H4.PAD               Tiotp                 1.396   oHK_Y<10>
                                                       oHK_Y_10_OBUFT
                                                       oHK_Y<10>
    -------------------------------------------------  ---------------------------
    Total                                      6.339ns (1.818ns logic, 4.521ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.845ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_52 (FF)
  Destination:          oHK_Y<10> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.222ns (Levels of Logic = 1)
  Clock Path Delay:     1.648ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp5.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X3Y60.CLK      net (fanout=159)      0.677   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.648ns (0.822ns logic, 0.826ns route)
                                                       (49.9% logic, 50.1% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_52 to oHK_Y<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.BQ       Tcko                  0.198   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<56>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_52
    H4.O                 net (fanout=2)        1.628   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<52>
    H4.PAD               Tioop                 1.396   oHK_Y<10>
                                                       oHK_Y_10_OBUFT
                                                       oHK_Y<10>
    -------------------------------------------------  ---------------------------
    Total                                      3.222ns (1.594ns logic, 1.628ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<11> (H5.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  7.908ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<11> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      6.459ns (Levels of Logic = 2)
  Clock Path Delay:     1.474ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp5.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y64.CLK     net (fanout=159)      0.503   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.474ns (0.822ns logic, 0.652ns route)
                                                       (55.8% logic, 44.2% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y64.BMUX    Tshcko                0.266   CNC2_HHB_M3/WD_TimeOut
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X11Y63.A6      net (fanout=2)        2.728   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X11Y63.A       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n22974_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    H5.T                 net (fanout=12)       1.913   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    H5.PAD               Tiotp                 1.396   oHK_Y<11>
                                                       oHK_Y_11_OBUFT
                                                       oHK_Y<11>
    -------------------------------------------------  ---------------------------
    Total                                      6.459ns (1.818ns logic, 4.641ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.855ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_53 (FF)
  Destination:          oHK_Y<11> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.232ns (Levels of Logic = 1)
  Clock Path Delay:     1.648ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp5.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X3Y60.CLK      net (fanout=159)      0.677   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.648ns (0.822ns logic, 0.826ns route)
                                                       (49.9% logic, 50.1% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_53 to oHK_Y<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.CQ       Tcko                  0.198   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<56>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_53
    H5.O                 net (fanout=2)        1.638   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<53>
    H5.PAD               Tioop                 1.396   oHK_Y<11>
                                                       oHK_Y_11_OBUFT
                                                       oHK_Y<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (1.594ns logic, 1.638ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.543ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp5.IMUX.24
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y3.CLK0     net (fanout=46)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y3.OQ       Tockq                 0.842   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    M6.O                 net (fanout=1)        0.362   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp5.IMUX.24
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y2.CLK0     net (fanout=46)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y2.OQ       Tockq                 0.842   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    N6.O                 net (fanout=1)        0.362   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.534ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.856ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp5.IMUX.24
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=46)       1.656   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.856ns (1.519ns logic, 2.337ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.362   TXD1T2_OBUF
    N5.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.750ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.775ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp5.IMUX.24
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y0.CLK0     net (fanout=46)       0.772   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.822ns logic, 0.953ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y0.OQ       Tockq                 0.336   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    T5.O                 net (fanout=1)        0.268   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.786ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.760ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp5.IMUX.24
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X8Y2.CLK0     net (fanout=46)       0.757   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (0.822ns logic, 0.938ns route)
                                                       (46.7% logic, 53.3% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y2.OQ       Tockq                 0.336   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    T6.O                 net (fanout=1)        0.319   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.800ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.774ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp5.IMUX.24
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=46)       0.771   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.822ns logic, 0.952ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.336   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.319   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.607ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X28Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.393ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.031ns (Levels of Logic = 1)
  Clock Path Delay:     2.449ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L8.I                 Tiopi                 1.310   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp5.IMUX.10
    SLICE_X28Y4.AX       net (fanout=1)        2.585   RXD1T0_IBUF
    SLICE_X28Y4.CLK      Tdick                 0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      4.031ns (1.446ns logic, 2.585ns route)
                                                       (35.9% logic, 64.1% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp5.IMUX.23
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X28Y4.CLK      net (fanout=17)       0.780   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.449ns (1.323ns logic, 1.126ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X24Y2.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.476ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.975ns (Levels of Logic = 1)
  Clock Path Delay:     2.476ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp5.IMUX.15
    SLICE_X24Y2.DX       net (fanout=1)        2.529   RX_DV1_IBUF
    SLICE_X24Y2.CLK      Tdick                 0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (1.446ns logic, 2.529ns route)
                                                       (36.4% logic, 63.6% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp5.IMUX.23
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X24Y2.CLK      net (fanout=17)       0.807   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.476ns (1.323ns logic, 1.153ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X28Y4.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.768ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.656ns (Levels of Logic = 1)
  Clock Path Delay:     2.449ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp5.IMUX.13
    SLICE_X28Y4.DX       net (fanout=1)        2.210   RXD1T3_IBUF
    SLICE_X28Y4.CLK      Tdick                 0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      3.656ns (1.446ns logic, 2.210ns route)
                                                       (39.6% logic, 60.4% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp5.IMUX.23
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X28Y4.CLK      net (fanout=17)       0.780   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.449ns (1.323ns logic, 1.126ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X42Y1.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.475ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.869ns (Levels of Logic = 1)
  Clock Path Delay:     3.369ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp5.IMUX.14
    SLICE_X42Y1.AX       net (fanout=1)        1.693   RX_ER1_IBUF
    SLICE_X42Y1.CLK      Tckdi       (-Th)    -0.050   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      2.869ns (1.176ns logic, 1.693ns route)
                                                       (41.0% logic, 59.0% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp5.IMUX.23
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X42Y1.CLK      net (fanout=17)       1.111   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.369ns (1.519ns logic, 1.850ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X28Y4.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.570ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.916ns (Levels of Logic = 1)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp5.IMUX.11
    SLICE_X28Y4.BX       net (fanout=1)        1.683   RXD1T1_IBUF
    SLICE_X28Y4.CLK      Tckdi       (-Th)    -0.107   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      2.916ns (1.233ns logic, 1.683ns route)
                                                       (42.3% logic, 57.7% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp5.IMUX.23
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X28Y4.CLK      net (fanout=17)       1.063   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.519ns logic, 1.802ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X28Y4.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.620ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.966ns (Levels of Logic = 1)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.126   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp5.IMUX.12
    SLICE_X28Y4.CX       net (fanout=1)        1.733   RXD1T2_IBUF
    SLICE_X28Y4.CLK      Tckdi       (-Th)    -0.107   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      2.966ns (1.233ns logic, 1.733ns route)
                                                       (41.6% logic, 58.4% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp5.IMUX.23
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X28Y4.CLK      net (fanout=17)       1.063   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.519ns logic, 1.802ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.176ns|     24.194ns|            0|            0|     36980266|       249317|
| TS_CLK_80MHz                  |     12.500ns|     12.097ns|          N/A|            0|            0|       249317|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY25MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY25MHz                    |     40.000ns|     16.000ns|     37.366ns|            0|            0|            0|      1538822|
| TS_CLK_50MHz                  |     20.000ns|     18.683ns|          N/A|            0|            0|      1538822|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    1.607(R)|      SLOW  |   -0.334(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    0.806(R)|      SLOW  |    0.430(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    0.855(R)|      SLOW  |    0.380(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.232(R)|      SLOW  |    0.022(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    1.524(R)|      SLOW  |   -0.255(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    0.717(R)|      SLOW  |    0.525(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    3.948(R)|      SLOW  |   -1.325(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop<0>  |    2.318(R)|      SLOW  |   -0.878(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iE_stop<1>  |    1.536(R)|      SLOW  |   -0.270(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iHK_X<0>    |    7.731(R)|      SLOW  |   -4.147(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<1>    |    6.093(R)|      SLOW  |   -3.120(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<2>    |    7.312(R)|      SLOW  |   -3.882(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<3>    |    6.359(R)|      SLOW  |   -3.350(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<4>    |    7.122(R)|      SLOW  |   -3.804(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<5>    |    7.774(R)|      SLOW  |   -4.165(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    1.796(R)|      SLOW  |   -0.516(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    1.395(R)|      SLOW  |   -0.145(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    3.757(R)|      SLOW  |   -1.095(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    4.773(R)|      SLOW  |   -1.759(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.397(R)|      SLOW  |   -1.502(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.416(R)|      SLOW  |         3.750(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.466(R)|      SLOW  |         3.800(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.452(R)|      SLOW  |         3.786(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |        10.787(R)|      SLOW  |         5.123(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         9.472(R)|      SLOW  |         5.236(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         8.883(R)|      SLOW  |         4.900(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.615(R)|      SLOW  |         5.110(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<0>    |        16.024(R)|      SLOW  |         5.674(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<1>    |        15.677(R)|      SLOW  |         5.529(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<2>    |        15.677(R)|      SLOW  |         5.335(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<3>    |        15.266(R)|      SLOW  |         5.204(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<4>    |        15.266(R)|      SLOW  |         5.149(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<5>    |        15.042(R)|      SLOW  |         5.410(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<6>    |        15.042(R)|      SLOW  |         5.845(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<7>    |        14.681(R)|      SLOW  |         5.746(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<8>    |        14.681(R)|      SLOW  |         5.916(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<9>    |        13.819(R)|      SLOW  |         4.760(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<10>   |        13.789(R)|      SLOW  |         4.845(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<11>   |        13.980(R)|      SLOW  |         4.855(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PHY25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   18.683|         |         |         |
g_clk          |   11.624|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    3.040|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   14.146|    3.085|    3.732|    2.906|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   14.448|         |         |         |
g_clk          |   21.355|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 7.629; Ideal Clock Offset To Actual Clock -8.541; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    3.948(R)|      SLOW  |   -1.325(R)|      FAST  |   21.052|    1.325|        9.864|
iE_stop<0>        |    2.318(R)|      SLOW  |   -0.878(R)|      FAST  |   22.682|    0.878|       10.902|
iE_stop<1>        |    1.536(R)|      SLOW  |   -0.270(R)|      SLOW  |   23.464|    0.270|       11.597|
iHK_X<0>          |    7.731(R)|      SLOW  |   -4.147(R)|      FAST  |   17.269|    4.147|        6.561|
iHK_X<1>          |    6.093(R)|      SLOW  |   -3.120(R)|      FAST  |   18.907|    3.120|        7.894|
iHK_X<2>          |    7.312(R)|      SLOW  |   -3.882(R)|      FAST  |   17.688|    3.882|        6.903|
iHK_X<3>          |    6.359(R)|      SLOW  |   -3.350(R)|      FAST  |   18.641|    3.350|        7.646|
iHK_X<4>          |    7.122(R)|      SLOW  |   -3.804(R)|      FAST  |   17.878|    3.804|        7.037|
iHK_X<5>          |    7.774(R)|      SLOW  |   -4.165(R)|      FAST  |   17.226|    4.165|        6.531|
iMPG_A            |    1.796(R)|      SLOW  |   -0.516(R)|      FAST  |   23.204|    0.516|       11.344|
iMPG_B            |    1.395(R)|      SLOW  |   -0.145(R)|      SLOW  |   23.605|    0.145|       11.730|
lb_cs_n           |    3.757(R)|      SLOW  |   -1.095(R)|      FAST  |   21.243|    1.095|       10.074|
lb_rd_n           |    4.773(R)|      SLOW  |   -1.759(R)|      FAST  |   20.227|    1.759|        9.234|
lb_wr_n           |    4.397(R)|      SLOW  |   -1.502(R)|      FAST  |   20.603|    1.502|        9.551|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.774|         -  |      -0.145|         -  |   17.226|    0.145|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 2.132; Ideal Clock Offset To Actual Clock 14.541; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    1.607(R)|      SLOW  |   -0.334(R)|      SLOW  |    4.393|   34.334|      -14.971|
RXD1T1            |    0.806(R)|      SLOW  |    0.430(R)|      SLOW  |    5.194|   33.570|      -14.188|
RXD1T2            |    0.855(R)|      SLOW  |    0.380(R)|      SLOW  |    5.145|   33.620|      -14.238|
RXD1T3            |    1.232(R)|      SLOW  |    0.022(R)|      SLOW  |    4.768|   33.978|      -14.605|
RX_DV1            |    1.524(R)|      SLOW  |   -0.255(R)|      SLOW  |    4.476|   34.255|      -14.890|
RX_ER1            |    0.717(R)|      SLOW  |    0.525(R)|      SLOW  |    5.283|   33.475|      -14.096|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.607|         -  |       0.525|         -  |    4.393|   33.475|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 7.141 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       10.787|      SLOW  |        5.123|      FAST  |         1.904|
SRI_TX<0>                                      |        9.472|      SLOW  |        5.236|      FAST  |         0.589|
lb_int                                         |        8.883|      SLOW  |        4.900|      FAST  |         0.000|
led_1                                          |       10.615|      SLOW  |        5.110|      FAST  |         1.732|
oHK_Y<0>                                       |       16.024|      SLOW  |        5.674|      FAST  |         7.141|
oHK_Y<1>                                       |       15.677|      SLOW  |        5.529|      FAST  |         6.794|
oHK_Y<2>                                       |       15.677|      SLOW  |        5.335|      FAST  |         6.794|
oHK_Y<3>                                       |       15.266|      SLOW  |        5.204|      FAST  |         6.383|
oHK_Y<4>                                       |       15.266|      SLOW  |        5.149|      FAST  |         6.383|
oHK_Y<5>                                       |       15.042|      SLOW  |        5.410|      FAST  |         6.159|
oHK_Y<6>                                       |       15.042|      SLOW  |        5.845|      FAST  |         6.159|
oHK_Y<7>                                       |       14.681|      SLOW  |        5.746|      FAST  |         5.798|
oHK_Y<8>                                       |       14.681|      SLOW  |        5.916|      FAST  |         5.798|
oHK_Y<9>                                       |       13.819|      SLOW  |        4.760|      FAST  |         4.936|
oHK_Y<10>                                      |       13.789|      SLOW  |        4.845|      FAST  |         4.906|
oHK_Y<11>                                      |       13.980|      SLOW  |        4.855|      FAST  |         5.097|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.127 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
TXD1T1                                         |        7.416|      SLOW  |        3.750|      FAST  |         0.000|
TXD1T2                                         |        7.466|      SLOW  |        3.800|      FAST  |         0.050|
TXD1T3                                         |        7.452|      SLOW  |        3.786|      FAST  |         0.036|
TX_EN1                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 38917083 paths, 2 nets, and 42830 connections

Design statistics:
   Minimum period:  24.176ns{1}   (Maximum frequency:  41.363MHz)
   Maximum net skew:   0.393ns
   Minimum input required time before clock:   7.774ns
   Minimum output required time after clock:  16.024ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 26 13:56:56 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 251 MB



