/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [15:0] _02_;
  wire [3:0] _03_;
  reg [8:0] _04_;
  wire celloutsig_0_0z;
  wire [17:0] celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire [24:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire [15:0] celloutsig_1_13z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[128] | in_data[131]);
  assign celloutsig_1_5z = ~(in_data[181] | celloutsig_1_2z[7]);
  assign celloutsig_1_10z = ~((celloutsig_1_0z | _00_) & celloutsig_1_0z);
  assign celloutsig_0_13z = ~((celloutsig_0_1z[17] | in_data[35]) & _01_);
  assign celloutsig_0_15z = ~(in_data[38] ^ celloutsig_0_4z[3]);
  assign celloutsig_1_13z = { celloutsig_1_1z[3:0], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_11z } + { celloutsig_1_12z[9:1], celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_0_14z = celloutsig_0_4z[11:6] + { in_data[9:5], celloutsig_0_13z };
  reg [15:0] _12_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _12_ <= 16'h0000;
    else _12_ <= celloutsig_1_3z[15:0];
  assign { _02_[15], _00_, _02_[13:0] } = _12_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 9'h000;
    else _04_ <= in_data[142:134];
  reg [3:0] _14_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 4'h0;
    else _14_ <= { in_data[53:51], celloutsig_0_0z };
  assign { _03_[3:1], _01_ } = _14_;
  assign celloutsig_1_12z = in_data[111:102] / { 1'h1, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_6z = celloutsig_0_1z[10:5] / { 1'h1, celloutsig_0_0z, _03_[3:1], _01_ };
  assign celloutsig_0_11z = celloutsig_0_5z / { 1'h1, celloutsig_0_10z[10:2], _03_[3:1], _01_, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[60:52] === in_data[73:65];
  assign celloutsig_1_11z = { _02_[5:3], celloutsig_1_0z } === celloutsig_1_9z[4:1];
  assign celloutsig_0_7z = celloutsig_0_5z[7:2] === celloutsig_0_6z;
  assign celloutsig_0_18z = { celloutsig_0_6z[4:0], celloutsig_0_13z } === celloutsig_0_5z[6:1];
  assign celloutsig_0_20z = { in_data[36:35], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_14z } === { celloutsig_0_4z[11:4], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_21z = celloutsig_0_3z === celloutsig_0_11z[3:0];
  assign celloutsig_0_10z = { in_data[44:28], celloutsig_0_0z } % { 1'h1, in_data[29:13] };
  assign celloutsig_1_2z = { in_data[167:156], celloutsig_1_0z } % { 1'h1, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = celloutsig_1_0z ? { in_data[147:133], 2'h3 } : in_data[116:100];
  assign celloutsig_1_6z = celloutsig_1_0z ? { celloutsig_1_2z[6:2], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z } : { celloutsig_1_2z[8:2], celloutsig_1_1z };
  assign celloutsig_1_19z = ^ celloutsig_1_13z[15:2];
  assign celloutsig_0_22z = ^ { celloutsig_0_12z[8:1], celloutsig_0_18z };
  assign celloutsig_1_8z = celloutsig_1_2z[9:5] <<< celloutsig_1_6z[9:5];
  assign celloutsig_1_9z = celloutsig_1_3z[13:9] <<< in_data[137:133];
  assign celloutsig_0_3z = celloutsig_0_1z[12:9] <<< in_data[36:33];
  assign celloutsig_0_4z = { celloutsig_0_1z[8:2], celloutsig_0_3z, celloutsig_0_0z } <<< { celloutsig_0_1z[21:18], celloutsig_0_3z, _03_[3:1], _01_ };
  assign celloutsig_0_5z = { in_data[93:91], celloutsig_0_3z, _03_[3:1], _01_, _03_[3:1], _01_ } <<< { celloutsig_0_4z[10:4], _03_[3:1], _01_, celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_5z[0], celloutsig_0_4z } <<< { in_data[94:89], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[190:185] <<< in_data[190:185];
  assign celloutsig_1_4z = celloutsig_1_3z[12:10] <<< { celloutsig_1_1z[2:1], celloutsig_1_0z };
  assign celloutsig_1_18z = in_data[166:153] >>> { celloutsig_1_4z, celloutsig_1_0z, _04_, celloutsig_1_10z };
  assign celloutsig_0_1z = in_data[40:16] >>> { in_data[47:25], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_23z = celloutsig_0_11z[13:5] >>> { celloutsig_0_4z[11:5], celloutsig_0_20z, celloutsig_0_21z };
  assign _02_[14] = _00_;
  assign _03_[0] = _01_;
  assign { out_data[141:128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
