Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May  9 13:54:40 2024
| Host         : PTO0703 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab8_timing_summary_routed.rpt -pb lab8_timing_summary_routed.pb -rpx lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.385        0.000                      0                  248        0.113        0.000                      0                  248        4.020        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              5.385        0.000                      0                  248        0.113        0.000                      0                  248        4.020        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        5.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 screenInterface/bitMapLine_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/RGB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 2.702ns (58.875%)  route 1.887ns (41.125%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.599     5.120    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/bitMapLine_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.574 r  screenInterface/bitMapLine_reg/DOADO[6]
                         net (fo=1, routed)           1.177     8.751    screenInterface/screenInteface/DOADO[6]
    SLICE_X8Y52          LUT6 (Prop_lut6_I0_O)        0.124     8.875 r  screenInterface/screenInteface/RGB[7]_i_4/O
                         net (fo=1, routed)           0.710     9.586    screenInterface/screenInteface/RGB[7]_i_4_n_0
    SLICE_X8Y53          LUT4 (Prop_lut4_I2_O)        0.124     9.710 r  screenInterface/screenInteface/RGB[7]_i_1/O
                         net (fo=1, routed)           0.000     9.710    screenInterface/screenInteface/p_0_out[7]
    SLICE_X8Y53          FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.440    14.781    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y53          FDRE (Setup_fdre_C_D)        0.077    15.095    screenInterface/screenInteface/RGB_reg[7]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 screenInterface/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/bitMapLine_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 2.454ns (66.902%)  route 1.214ns (33.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.599     5.120    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  screenInterface/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.574 r  screenInterface/ram_reg/DOBDO[1]
                         net (fo=1, routed)           1.214     8.788    screenInterface/romAddr[5]
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/bitMapLine_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.482    14.823    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/bitMapLine_reg/CLKARDCLK
                         clock pessimism              0.272    15.095    
                         clock uncertainty           -0.035    15.060    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.494    screenInterface/bitMapLine_reg
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 screenInterface/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/bitMapLine_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 2.454ns (69.207%)  route 1.092ns (30.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.599     5.120    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  screenInterface/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.574 r  screenInterface/ram_reg/DOBDO[3]
                         net (fo=1, routed)           1.092     8.666    screenInterface/romAddr[7]
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/bitMapLine_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.482    14.823    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/bitMapLine_reg/CLKARDCLK
                         clock pessimism              0.272    15.095    
                         clock uncertainty           -0.035    15.060    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.494    screenInterface/bitMapLine_reg
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 shiftP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.952ns (23.167%)  route 3.157ns (76.833%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  shiftP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  shiftP_reg/Q
                         net (fo=6, routed)           1.385     6.987    ps2KeyboardInterface/shiftP_reg
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.111 r  ps2KeyboardInterface/char[6]_i_10/O
                         net (fo=20, routed)          0.902     8.014    ps2KeyboardInterface/romAddr1
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.138 r  ps2KeyboardInterface/char[7]_i_4/O
                         net (fo=1, routed)           0.567     8.705    ps2KeyboardInterface/char[7]_i_4_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I4_O)        0.124     8.829 r  ps2KeyboardInterface/char[7]_i_2/O
                         net (fo=1, routed)           0.302     9.131    ps2KeyboardInterface/asciiCode[7]
    SLICE_X4Y58          LUT6 (Prop_lut6_I4_O)        0.124     9.255 r  ps2KeyboardInterface/char[7]_i_1/O
                         net (fo=1, routed)           0.000     9.255    ps2KeyboardInterface_n_9
    SLICE_X4Y58          FDRE                                         r  char_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  char_reg[7]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X4Y58          FDRE (Setup_fdre_C_D)        0.029    15.099    char_reg[7]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 shiftP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.828ns (20.226%)  route 3.266ns (79.774%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  shiftP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  shiftP_reg/Q
                         net (fo=6, routed)           1.385     6.987    ps2KeyboardInterface/shiftP_reg
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.111 r  ps2KeyboardInterface/char[6]_i_10/O
                         net (fo=20, routed)          1.091     8.203    ps2KeyboardInterface/romAddr1
    SLICE_X6Y57          LUT6 (Prop_lut6_I3_O)        0.124     8.327 r  ps2KeyboardInterface/char[0]_i_3/O
                         net (fo=1, routed)           0.789     9.116    ps2KeyboardInterface/char[0]_i_3_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.124     9.240 r  ps2KeyboardInterface/char[0]_i_1/O
                         net (fo=1, routed)           0.000     9.240    ps2KeyboardInterface_n_10
    SLICE_X5Y57          FDSE                                         r  char_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y57          FDSE                                         r  char_reg[0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X5Y57          FDSE (Setup_fdse_C_D)        0.029    15.099    char_reg[0]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 screenInterface/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/bitMapLine_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 2.454ns (71.868%)  route 0.961ns (28.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.599     5.120    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  screenInterface/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.574 r  screenInterface/ram_reg/DOBDO[5]
                         net (fo=1, routed)           0.961     8.535    screenInterface/romAddr[9]
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/bitMapLine_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.482    14.823    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/bitMapLine_reg/CLKARDCLK
                         clock pessimism              0.272    15.095    
                         clock uncertainty           -0.035    15.060    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.494    screenInterface/bitMapLine_reg
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 screenInterface/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/bitMapLine_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 2.454ns (72.033%)  route 0.953ns (27.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.599     5.120    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  screenInterface/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.574 r  screenInterface/ram_reg/DOBDO[4]
                         net (fo=1, routed)           0.953     8.527    screenInterface/romAddr[8]
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/bitMapLine_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.482    14.823    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/bitMapLine_reg/CLKARDCLK
                         clock pessimism              0.272    15.095    
                         clock uncertainty           -0.035    15.060    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.494    screenInterface/bitMapLine_reg
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 screenInterface/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/bitMapLine_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 2.454ns (72.182%)  route 0.946ns (27.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.599     5.120    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  screenInterface/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.574 r  screenInterface/ram_reg/DOBDO[7]
                         net (fo=1, routed)           0.946     8.520    screenInterface/romAddr[11]
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/bitMapLine_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.482    14.823    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/bitMapLine_reg/CLKARDCLK
                         clock pessimism              0.272    15.095    
                         clock uncertainty           -0.035    15.060    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.494    screenInterface/bitMapLine_reg
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 shiftP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.828ns (21.295%)  route 3.060ns (78.705%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  shiftP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  shiftP_reg/Q
                         net (fo=6, routed)           1.385     6.987    ps2KeyboardInterface/shiftP_reg
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.124     7.111 r  ps2KeyboardInterface/char[6]_i_10/O
                         net (fo=20, routed)          1.133     8.244    ps2KeyboardInterface/romAddr1
    SLICE_X5Y56          LUT6 (Prop_lut6_I2_O)        0.124     8.368 r  ps2KeyboardInterface/char[4]_i_5/O
                         net (fo=1, routed)           0.542     8.910    ps2KeyboardInterface/char[4]_i_5_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I5_O)        0.124     9.034 r  ps2KeyboardInterface/char[4]_i_1/O
                         net (fo=1, routed)           0.000     9.034    ps2KeyboardInterface_n_13
    SLICE_X5Y55          FDSE                                         r  char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X5Y55          FDSE                                         r  char_reg[4]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y55          FDSE (Setup_fdse_C_D)        0.029    15.100    char_reg[4]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 clear_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.668ns (21.922%)  route 2.379ns (78.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    clk_IBUF_BUFG
    SLICE_X6Y57          FDRE                                         r  clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  clear_reg/Q
                         net (fo=35, routed)          1.682     7.343    screenInterface/clearY_reg[0]_0
    SLICE_X7Y55          LUT3 (Prop_lut3_I1_O)        0.150     7.493 r  screenInterface/ram_reg_i_7/O
                         net (fo=1, routed)           0.697     8.190    screenInterface/ramWrAddr[6]
    RAMB36_X0Y11         RAMB36E1                                     r  screenInterface/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.481    14.822    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  screenInterface/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.080    
                         clock uncertainty           -0.035    15.045    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.774    14.271    screenInterface/ram_reg
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  6.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/bitMapLine_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.284%)  route 0.190ns (53.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.564     1.447    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X8Y54          FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  screenInterface/screenInteface/lineCnt_reg[2]/Q
                         net (fo=10, routed)          0.190     1.802    screenInterface/screenInteface_n_8
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/bitMapLine_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.876     2.004    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/bitMapLine_reg/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.689    screenInterface/bitMapLine_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2DataShf_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.475    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X0Y59          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDSE (Prop_fdse_C_Q)         0.141     1.616 r  ps2KeyboardInterface/ps2DataShf_reg[10]/Q
                         net (fo=1, routed)           0.065     1.682    ps2KeyboardInterface/ps2DataShf_reg_n_0_[10]
    SLICE_X0Y59          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     1.990    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X0Y59          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[9]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X0Y59          FDSE (Hold_fdse_C_D)         0.075     1.550    ps2KeyboardInterface/ps2DataShf_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/bitMapLine_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.114%)  route 0.235ns (58.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.564     1.447    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X8Y54          FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  screenInterface/screenInteface/lineCnt_reg[0]/Q
                         net (fo=10, routed)          0.235     1.846    screenInterface/screenInteface_n_10
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/bitMapLine_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.876     2.004    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/bitMapLine_reg/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.689    screenInterface/bitMapLine_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.857%)  route 0.264ns (65.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.565     1.448    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  screenInterface/screenInteface/pixelCnt_reg[4]/Q
                         net (fo=8, routed)           0.264     1.853    screenInterface/col[1]
    RAMB36_X0Y11         RAMB36E1                                     r  screenInterface/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.876     2.004    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  screenInterface/ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.689    screenInterface/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]__0/Q
                         net (fo=1, routed)           0.157     1.771    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]__0_n_0
    SLICE_X2Y62          SRL16E                                       r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     1.987    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y62          SRL16E                                       r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y62          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.605    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2DataShf_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.610%)  route 0.113ns (44.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.474    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[1]/Q
                         net (fo=1, routed)           0.113     1.728    ps2KeyboardInterface/ps2DataSynchronizer_n_0
    SLICE_X0Y59          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     1.990    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X0Y59          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[10]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X0Y59          FDSE (Hold_fdse_C_D)         0.046     1.537    ps2KeyboardInterface/ps2DataShf_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capsOn_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.810%)  route 0.153ns (45.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.475    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  ps2KeyboardInterface/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ps2KeyboardInterface/data_reg[5]/Q
                         net (fo=37, routed)          0.153     1.770    ps2KeyboardInterface/key[5]
    SLICE_X2Y58          LUT6 (Prop_lut6_I2_O)        0.045     1.815 r  ps2KeyboardInterface/capsOn_i_1/O
                         net (fo=1, routed)           0.000     1.815    ps2KeyboardInterface_n_4
    SLICE_X2Y58          FDRE                                         r  capsOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     1.990    clk_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  capsOn_reg/C
                         clock pessimism             -0.499     1.491    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.120     1.611    capsOn_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.514%)  route 0.176ns (55.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.475    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X1Y59          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDSE (Prop_fdse_C_Q)         0.141     1.616 r  ps2KeyboardInterface/ps2DataShf_reg[2]/Q
                         net (fo=3, routed)           0.176     1.792    ps2KeyboardInterface/ps2DataShf_reg_n_0_[2]
    SLICE_X1Y58          FDRE                                         r  ps2KeyboardInterface/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     1.990    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  ps2KeyboardInterface/data_reg[1]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.070     1.561    ps2KeyboardInterface/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 rstSynchronizer/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstSynchronizer/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  rstSynchronizer/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.128     1.601 r  rstSynchronizer/aux_reg[0]/Q
                         net (fo=1, routed)           0.119     1.721    rstSynchronizer/aux_reg_n_0_[0]
    SLICE_X4Y58          FDRE                                         r  rstSynchronizer/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.860     1.988    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  rstSynchronizer/aux_reg[1]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.012     1.485    rstSynchronizer/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.766%)  route 0.181ns (56.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.475    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X1Y59          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDSE (Prop_fdse_C_Q)         0.141     1.616 r  ps2KeyboardInterface/ps2DataShf_reg[3]/Q
                         net (fo=3, routed)           0.181     1.797    ps2KeyboardInterface/p_6_in
    SLICE_X1Y58          FDRE                                         r  ps2KeyboardInterface/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     1.990    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  ps2KeyboardInterface/data_reg[2]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.066     1.557    ps2KeyboardInterface/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y11   screenInterface/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10   screenInterface/bitMapLine_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11   screenInterface/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y58    capsOn_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y57    charRdy_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X5Y57    char_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y57    char_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X5Y58    char_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X4Y55    char_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y62    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y62    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y58    capsOn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y58    capsOn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y57    charRdy_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y57    charRdy_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y57    char_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y57    char_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X2Y57    char_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X2Y57    char_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y62    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y62    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y58    capsOn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y58    capsOn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y57    charRdy_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y57    charRdy_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y57    char_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y57    char_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X2Y57    char_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X2Y57    char_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInterface/screenInteface/lineCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.151ns  (logic 4.287ns (46.845%)  route 4.864ns (53.155%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.557     5.078    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X10Y54         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  screenInterface/screenInteface/lineCnt_reg[6]/Q
                         net (fo=11, routed)          1.023     6.619    screenInterface/screenInteface/Q[6]
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124     6.743 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.024     7.766    screenInterface/screenInteface/RGB_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I0_O)        0.124     7.890 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.818    10.708    RGB_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    14.229 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.229    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/lineCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.875ns  (logic 4.295ns (48.394%)  route 4.580ns (51.606%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.557     5.078    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X10Y54         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  screenInterface/screenInteface/lineCnt_reg[6]/Q
                         net (fo=11, routed)          1.023     6.619    screenInterface/screenInteface/Q[6]
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124     6.743 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.024     7.766    screenInterface/screenInteface/RGB_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I0_O)        0.124     7.890 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.534    10.424    RGB_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         3.529    13.953 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.953    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/lineCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.702ns  (logic 4.271ns (49.088%)  route 4.430ns (50.912%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.557     5.078    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X10Y54         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  screenInterface/screenInteface/lineCnt_reg[6]/Q
                         net (fo=11, routed)          1.023     6.619    screenInterface/screenInteface/Q[6]
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124     6.743 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.024     7.766    screenInterface/screenInteface/RGB_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I0_O)        0.124     7.890 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.384    10.274    RGB_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.780 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.780    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/lineCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.229ns  (logic 4.296ns (52.211%)  route 3.933ns (47.789%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.557     5.078    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X10Y54         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  screenInterface/screenInteface/lineCnt_reg[6]/Q
                         net (fo=11, routed)          1.023     6.619    screenInterface/screenInteface/Q[6]
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124     6.743 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.024     7.766    screenInterface/screenInteface/RGB_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I0_O)        0.124     7.890 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.886     9.776    RGB_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    13.307 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.307    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.732ns  (logic 3.959ns (58.812%)  route 2.773ns (41.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.558     5.079    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X11Y52         FDRE                                         r  screenInterface/screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  screenInterface/screenInteface/vSync_reg/Q
                         net (fo=1, routed)           2.773     8.308    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.811 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000    11.811    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 4.015ns (60.941%)  route 2.573ns (39.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.558     5.079    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  screenInterface/screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  screenInterface/screenInteface/hSync_reg/Q
                         net (fo=1, routed)           2.573     8.170    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.666 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000    11.666    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInterface/screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.362ns (64.240%)  route 0.758ns (35.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.565     1.448    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  screenInterface/screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  screenInterface/screenInteface/hSync_reg/Q
                         net (fo=1, routed)           0.758     2.370    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.568 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.568    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.345ns (61.427%)  route 0.845ns (38.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.565     1.448    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X11Y52         FDRE                                         r  screenInterface/screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  screenInterface/screenInteface/vSync_reg/Q
                         net (fo=1, routed)           0.845     2.434    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.639 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.639    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.440ns (64.945%)  route 0.777ns (35.055%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.564     1.447    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  screenInterface/screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           0.355     1.967    screenInterface/screenInteface/RGB_reg_n_0_[7]
    SLICE_X7Y54          LUT6 (Prop_lut6_I5_O)        0.045     2.012 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.422     2.434    RGB_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.665 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.665    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.416ns (58.941%)  route 0.986ns (41.059%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.564     1.447    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  screenInterface/screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           0.355     1.967    screenInterface/screenInteface/RGB_reg_n_0_[7]
    SLICE_X7Y54          LUT6 (Prop_lut6_I5_O)        0.045     2.012 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.631     2.642    RGB_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.849 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.849    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.439ns (57.837%)  route 1.049ns (42.163%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.564     1.447    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  screenInterface/screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           0.355     1.967    screenInterface/screenInteface/RGB_reg_n_0_[7]
    SLICE_X7Y54          LUT6 (Prop_lut6_I5_O)        0.045     2.012 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.694     2.705    RGB_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.935 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.935    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.593ns  (logic 1.431ns (55.181%)  route 1.162ns (44.819%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.564     1.447    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  screenInterface/screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           0.355     1.967    screenInterface/screenInteface/RGB_reg_n_0_[7]
    SLICE_X7Y54          LUT6 (Prop_lut6_I5_O)        0.045     2.012 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.807     2.818    RGB_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.222     4.040 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.040    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.427ns  (logic 1.452ns (32.795%)  route 2.976ns (67.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           2.976     4.427    ps2KeyboardInterface/ps2DataSynchronizer/D[0]
    SLICE_X1Y60          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507     4.848    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.287ns  (logic 1.448ns (33.783%)  route 2.839ns (66.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           2.839     4.287    ps2KeyboardInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X0Y62          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.505     4.846    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]__0/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.776ns  (logic 1.454ns (38.504%)  route 2.322ns (61.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.322     3.776    rstSynchronizer/D[0]
    SLICE_X4Y58          FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.506     4.847    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  rstSynchronizer/aux_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.222ns (18.680%)  route 0.966ns (81.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.966     1.188    rstSynchronizer/D[0]
    SLICE_X4Y58          FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.860     1.988    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.217ns (15.410%)  route 1.189ns (84.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           1.189     1.406    ps2KeyboardInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X0Y62          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     1.987    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]__0/C

Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.460ns  (logic 0.220ns (15.079%)  route 1.240ns (84.921%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           1.240     1.460    ps2KeyboardInterface/ps2DataSynchronizer/D[0]
    SLICE_X1Y60          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     1.989    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C





