

================================================================
== Vitis HLS Report for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'
================================================================
* Date:           Tue May 27 03:08:10 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50180|    50180|  0.201 ms|  0.201 ms|  50180|  50180|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3  |    50178|    50178|         4|          1|          1|  50176|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1" [cnn.cpp:242]   --->   Operation 7 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 8 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1" [cnn.cpp:241]   --->   Operation 9 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i0 = alloca i32 1" [cnn.cpp:240]   --->   Operation 11 'alloca' 'i0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln240_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln240"   --->   Operation 13 'read' 'sext_ln240_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln240_cast = sext i58 %sext_ln240_read"   --->   Operation 14 'sext' 'sext_ln240_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kernel_output, void @empty_16, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_9, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten13"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln240 = store i5 0, i5 %i0" [cnn.cpp:240]   --->   Operation 17 'store' 'store_ln240' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln241 = store i8 0, i8 %i1" [cnn.cpp:241]   --->   Operation 19 'store' 'store_ln241' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %indvar"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln242 = store i8 0, i8 %i2" [cnn.cpp:242]   --->   Operation 21 'store' 'store_ln242' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i16 %indvar_flatten13" [cnn.cpp:240]   --->   Operation 23 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.78ns)   --->   "%icmp_ln240 = icmp_eq  i16 %indvar_flatten13_load, i16 50176" [cnn.cpp:240]   --->   Operation 24 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.78ns)   --->   "%add_ln240 = add i16 %indvar_flatten13_load, i16 1" [cnn.cpp:240]   --->   Operation 25 'add' 'add_ln240' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240, void %for.inc144, void %for.end146.exitStub" [cnn.cpp:240]   --->   Operation 26 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_load = load i4 %indvar" [cnn.cpp:242]   --->   Operation 27 'load' 'indvar_load' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i1_load = load i8 %i1" [cnn.cpp:240]   --->   Operation 28 'load' 'i1_load' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [cnn.cpp:241]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i0_load = load i5 %i0" [cnn.cpp:240]   --->   Operation 30 'load' 'i0_load' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln240_1 = add i5 %i0_load, i5 1" [cnn.cpp:240]   --->   Operation 31 'add' 'add_ln240_1' <Predicate = (!icmp_ln240)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.74ns)   --->   "%icmp_ln241 = icmp_eq  i12 %indvar_flatten_load, i12 3136" [cnn.cpp:241]   --->   Operation 32 'icmp' 'icmp_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.30ns)   --->   "%select_ln240 = select i1 %icmp_ln241, i8 0, i8 %i1_load" [cnn.cpp:240]   --->   Operation 33 'select' 'select_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln240)   --->   "%xor_ln240 = xor i1 %icmp_ln241, i1 1" [cnn.cpp:240]   --->   Operation 34 'xor' 'xor_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%icmp_ln242 = icmp_eq  i4 %indvar_load, i4 14" [cnn.cpp:242]   --->   Operation 35 'icmp' 'icmp_ln242' <Predicate = (!icmp_ln240)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln240 = and i1 %icmp_ln242, i1 %xor_ln240" [cnn.cpp:240]   --->   Operation 36 'and' 'and_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.27ns)   --->   "%select_ln240_1 = select i1 %icmp_ln241, i5 %add_ln240_1, i5 %i0_load" [cnn.cpp:240]   --->   Operation 37 'select' 'select_ln240_1' <Predicate = (!icmp_ln240)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln241 = add i8 %select_ln240, i8 1" [cnn.cpp:241]   --->   Operation 38 'add' 'add_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.12ns)   --->   "%or_ln241 = or i1 %and_ln240, i1 %icmp_ln241" [cnn.cpp:241]   --->   Operation 39 'or' 'or_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.30ns)   --->   "%select_ln241_1 = select i1 %and_ln240, i8 %add_ln241, i8 %select_ln240" [cnn.cpp:241]   --->   Operation 40 'select' 'select_ln241_1' <Predicate = (!icmp_ln240)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %select_ln240_1, i8 0" [cnn.cpp:255]   --->   Operation 41 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i13 %tmp" [cnn.cpp:255]   --->   Operation 42 'zext' 'zext_ln255' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln240_1, i5 0" [cnn.cpp:255]   --->   Operation 43 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %tmp_1" [cnn.cpp:255]   --->   Operation 44 'zext' 'zext_ln255_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.75ns)   --->   "%sub_ln255 = sub i14 %zext_ln255, i14 %zext_ln255_1" [cnn.cpp:255]   --->   Operation 45 'sub' 'sub_ln255' <Predicate = (!icmp_ln240)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln242_1 = add i4 %indvar_load, i4 1" [cnn.cpp:242]   --->   Operation 46 'add' 'add_ln242_1' <Predicate = (!icmp_ln240)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.35ns)   --->   "%select_ln242 = select i1 %or_ln241, i4 1, i4 %add_ln242_1" [cnn.cpp:242]   --->   Operation 47 'select' 'select_ln242' <Predicate = (!icmp_ln240)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.74ns)   --->   "%add_ln241_1 = add i12 %indvar_flatten_load, i12 1" [cnn.cpp:241]   --->   Operation 48 'add' 'add_ln241_1' <Predicate = (!icmp_ln240)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.29ns)   --->   "%select_ln241_2 = select i1 %icmp_ln241, i12 1, i12 %add_ln241_1" [cnn.cpp:241]   --->   Operation 49 'select' 'select_ln241_2' <Predicate = (!icmp_ln240)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln240 = store i16 %add_ln240, i16 %indvar_flatten13" [cnn.cpp:240]   --->   Operation 50 'store' 'store_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.38>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln240 = store i5 %select_ln240_1, i5 %i0" [cnn.cpp:240]   --->   Operation 51 'store' 'store_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.38>
ST_2 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln241 = store i12 %select_ln241_2, i12 %indvar_flatten" [cnn.cpp:241]   --->   Operation 52 'store' 'store_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.38>
ST_2 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln241 = store i8 %select_ln241_1, i8 %i1" [cnn.cpp:241]   --->   Operation 53 'store' 'store_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.38>
ST_2 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln242 = store i4 %select_ln242, i4 %indvar" [cnn.cpp:242]   --->   Operation 54 'store' 'store_ln242' <Predicate = (!icmp_ln240)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.68>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%i2_load = load i8 %i2" [cnn.cpp:241]   --->   Operation 55 'load' 'i2_load' <Predicate = (!or_ln241)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.30ns)   --->   "%select_ln241 = select i1 %or_ln241, i8 0, i8 %i2_load" [cnn.cpp:241]   --->   Operation 56 'select' 'select_ln241' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln241 = sext i14 %sub_ln255" [cnn.cpp:241]   --->   Operation 57 'sext' 'sext_ln241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i8 %select_ln241_1" [cnn.cpp:255]   --->   Operation 58 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.76ns)   --->   "%add_ln255 = add i15 %sext_ln241, i15 %zext_ln255_2" [cnn.cpp:255]   --->   Operation 59 'add' 'add_ln255' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln255 = trunc i15 %add_ln255" [cnn.cpp:255]   --->   Operation 60 'trunc' 'trunc_ln255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %trunc_ln255, i4 0" [cnn.cpp:255]   --->   Operation 61 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %add_ln255, i1 0" [cnn.cpp:255]   --->   Operation 62 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln255_1 = sub i16 %tmp_2, i16 %tmp_3" [cnn.cpp:255]   --->   Operation 63 'sub' 'sub_ln255_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %select_ln241, i32 4, i32 7" [cnn.cpp:242]   --->   Operation 64 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln255_3 = zext i4 %lshr_ln" [cnn.cpp:255]   --->   Operation 65 'zext' 'zext_ln255_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln255_1 = add i16 %sub_ln255_1, i16 %zext_ln255_3" [cnn.cpp:255]   --->   Operation 66 'add' 'add_ln255_1' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln255_4 = zext i16 %add_ln255_1" [cnn.cpp:255]   --->   Operation 67 'zext' 'zext_ln255_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %zext_ln255_4" [cnn.cpp:255]   --->   Operation 68 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i32 %output_1, i64 0, i64 %zext_ln255_4" [cnn.cpp:256]   --->   Operation 69 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr i32 %output_2, i64 0, i64 %zext_ln255_4" [cnn.cpp:257]   --->   Operation 70 'getelementptr' 'output_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr i32 %output_3, i64 0, i64 %zext_ln255_4" [cnn.cpp:258]   --->   Operation 71 'getelementptr' 'output_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr i32 %output_4, i64 0, i64 %zext_ln255_4" [cnn.cpp:259]   --->   Operation 72 'getelementptr' 'output_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr i32 %output_5, i64 0, i64 %zext_ln255_4" [cnn.cpp:260]   --->   Operation 73 'getelementptr' 'output_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr i32 %output_6, i64 0, i64 %zext_ln255_4" [cnn.cpp:261]   --->   Operation 74 'getelementptr' 'output_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr i32 %output_7, i64 0, i64 %zext_ln255_4" [cnn.cpp:262]   --->   Operation 75 'getelementptr' 'output_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%output_8_addr = getelementptr i32 %output_8, i64 0, i64 %zext_ln255_4" [cnn.cpp:263]   --->   Operation 76 'getelementptr' 'output_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%output_9_addr = getelementptr i32 %output_9, i64 0, i64 %zext_ln255_4" [cnn.cpp:264]   --->   Operation 77 'getelementptr' 'output_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%output_10_addr = getelementptr i32 %output_10, i64 0, i64 %zext_ln255_4" [cnn.cpp:265]   --->   Operation 78 'getelementptr' 'output_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%output_11_addr = getelementptr i32 %output_11, i64 0, i64 %zext_ln255_4" [cnn.cpp:266]   --->   Operation 79 'getelementptr' 'output_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%output_12_addr = getelementptr i32 %output_12, i64 0, i64 %zext_ln255_4" [cnn.cpp:267]   --->   Operation 80 'getelementptr' 'output_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%output_13_addr = getelementptr i32 %output_13, i64 0, i64 %zext_ln255_4" [cnn.cpp:268]   --->   Operation 81 'getelementptr' 'output_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%output_14_addr = getelementptr i32 %output_14, i64 0, i64 %zext_ln255_4" [cnn.cpp:269]   --->   Operation 82 'getelementptr' 'output_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%output_15_addr = getelementptr i32 %output_15, i64 0, i64 %zext_ln255_4" [cnn.cpp:270]   --->   Operation 83 'getelementptr' 'output_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (1.24ns)   --->   "%output_0_load = load i16 %output_0_addr" [cnn.cpp:255]   --->   Operation 84 'load' 'output_0_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 85 [2/2] (1.24ns)   --->   "%output_1_load = load i16 %output_1_addr" [cnn.cpp:256]   --->   Operation 85 'load' 'output_1_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 86 [2/2] (1.24ns)   --->   "%output_2_load = load i16 %output_2_addr" [cnn.cpp:257]   --->   Operation 86 'load' 'output_2_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 87 [2/2] (1.24ns)   --->   "%output_3_load = load i16 %output_3_addr" [cnn.cpp:258]   --->   Operation 87 'load' 'output_3_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 88 [2/2] (1.24ns)   --->   "%output_4_load = load i16 %output_4_addr" [cnn.cpp:259]   --->   Operation 88 'load' 'output_4_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 89 [2/2] (1.24ns)   --->   "%output_5_load = load i16 %output_5_addr" [cnn.cpp:260]   --->   Operation 89 'load' 'output_5_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 90 [2/2] (1.24ns)   --->   "%output_6_load = load i16 %output_6_addr" [cnn.cpp:261]   --->   Operation 90 'load' 'output_6_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 91 [2/2] (1.24ns)   --->   "%output_7_load = load i16 %output_7_addr" [cnn.cpp:262]   --->   Operation 91 'load' 'output_7_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 92 [2/2] (1.24ns)   --->   "%output_8_load = load i16 %output_8_addr" [cnn.cpp:263]   --->   Operation 92 'load' 'output_8_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 93 [2/2] (1.24ns)   --->   "%output_9_load = load i16 %output_9_addr" [cnn.cpp:264]   --->   Operation 93 'load' 'output_9_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 94 [2/2] (1.24ns)   --->   "%output_10_load = load i16 %output_10_addr" [cnn.cpp:265]   --->   Operation 94 'load' 'output_10_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 95 [2/2] (1.24ns)   --->   "%output_11_load = load i16 %output_11_addr" [cnn.cpp:266]   --->   Operation 95 'load' 'output_11_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 96 [2/2] (1.24ns)   --->   "%output_12_load = load i16 %output_12_addr" [cnn.cpp:267]   --->   Operation 96 'load' 'output_12_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 97 [2/2] (1.24ns)   --->   "%output_13_load = load i16 %output_13_addr" [cnn.cpp:268]   --->   Operation 97 'load' 'output_13_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 98 [2/2] (1.24ns)   --->   "%output_14_load = load i16 %output_14_addr" [cnn.cpp:269]   --->   Operation 98 'load' 'output_14_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 99 [2/2] (1.24ns)   --->   "%output_15_load = load i16 %output_15_addr" [cnn.cpp:270]   --->   Operation 99 'load' 'output_15_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_3 : Operation 100 [1/1] (0.70ns)   --->   "%add_ln242 = add i8 %select_ln241, i8 16" [cnn.cpp:242]   --->   Operation 100 'add' 'add_ln242' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.38ns)   --->   "%store_ln242 = store i8 %add_ln242, i8 %i2" [cnn.cpp:242]   --->   Operation 101 'store' 'store_ln242' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.24>
ST_4 : Operation 102 [1/2] (1.24ns)   --->   "%output_0_load = load i16 %output_0_addr" [cnn.cpp:255]   --->   Operation 102 'load' 'output_0_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 103 [1/2] (1.24ns)   --->   "%output_1_load = load i16 %output_1_addr" [cnn.cpp:256]   --->   Operation 103 'load' 'output_1_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 104 [1/2] (1.24ns)   --->   "%output_2_load = load i16 %output_2_addr" [cnn.cpp:257]   --->   Operation 104 'load' 'output_2_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 105 [1/2] (1.24ns)   --->   "%output_3_load = load i16 %output_3_addr" [cnn.cpp:258]   --->   Operation 105 'load' 'output_3_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 106 [1/2] (1.24ns)   --->   "%output_4_load = load i16 %output_4_addr" [cnn.cpp:259]   --->   Operation 106 'load' 'output_4_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 107 [1/2] (1.24ns)   --->   "%output_5_load = load i16 %output_5_addr" [cnn.cpp:260]   --->   Operation 107 'load' 'output_5_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 108 [1/2] (1.24ns)   --->   "%output_6_load = load i16 %output_6_addr" [cnn.cpp:261]   --->   Operation 108 'load' 'output_6_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 109 [1/2] (1.24ns)   --->   "%output_7_load = load i16 %output_7_addr" [cnn.cpp:262]   --->   Operation 109 'load' 'output_7_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 110 [1/2] (1.24ns)   --->   "%output_8_load = load i16 %output_8_addr" [cnn.cpp:263]   --->   Operation 110 'load' 'output_8_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 111 [1/2] (1.24ns)   --->   "%output_9_load = load i16 %output_9_addr" [cnn.cpp:264]   --->   Operation 111 'load' 'output_9_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 112 [1/2] (1.24ns)   --->   "%output_10_load = load i16 %output_10_addr" [cnn.cpp:265]   --->   Operation 112 'load' 'output_10_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 113 [1/2] (1.24ns)   --->   "%output_11_load = load i16 %output_11_addr" [cnn.cpp:266]   --->   Operation 113 'load' 'output_11_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 114 [1/2] (1.24ns)   --->   "%output_12_load = load i16 %output_12_addr" [cnn.cpp:267]   --->   Operation 114 'load' 'output_12_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 115 [1/2] (1.24ns)   --->   "%output_13_load = load i16 %output_13_addr" [cnn.cpp:268]   --->   Operation 115 'load' 'output_13_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 116 [1/2] (1.24ns)   --->   "%output_14_load = load i16 %output_14_addr" [cnn.cpp:269]   --->   Operation 116 'load' 'output_14_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 117 [1/2] (1.24ns)   --->   "%output_15_load = load i16 %output_15_addr" [cnn.cpp:270]   --->   Operation 117 'load' 'output_15_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%kernel_output_addr = getelementptr i512 %kernel_output, i64 %sext_ln240_cast" [cnn.cpp:240]   --->   Operation 118 'getelementptr' 'kernel_output_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3_str"   --->   Operation 119 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50176, i64 50176, i64 50176"   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln248 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [cnn.cpp:248]   --->   Operation 121 'specpipeline' 'specpipeline_ln248' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln276 = bitcast i32 %output_0_load" [cnn.cpp:276]   --->   Operation 122 'bitcast' 'bitcast_ln276' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln276_1 = bitcast i32 %output_1_load" [cnn.cpp:276]   --->   Operation 123 'bitcast' 'bitcast_ln276_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln276_2 = bitcast i32 %output_2_load" [cnn.cpp:276]   --->   Operation 124 'bitcast' 'bitcast_ln276_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln276_3 = bitcast i32 %output_3_load" [cnn.cpp:276]   --->   Operation 125 'bitcast' 'bitcast_ln276_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln276_4 = bitcast i32 %output_4_load" [cnn.cpp:276]   --->   Operation 126 'bitcast' 'bitcast_ln276_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln276_5 = bitcast i32 %output_5_load" [cnn.cpp:276]   --->   Operation 127 'bitcast' 'bitcast_ln276_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln276_6 = bitcast i32 %output_6_load" [cnn.cpp:276]   --->   Operation 128 'bitcast' 'bitcast_ln276_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln276_7 = bitcast i32 %output_7_load" [cnn.cpp:276]   --->   Operation 129 'bitcast' 'bitcast_ln276_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln276_8 = bitcast i32 %output_8_load" [cnn.cpp:276]   --->   Operation 130 'bitcast' 'bitcast_ln276_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln276_9 = bitcast i32 %output_9_load" [cnn.cpp:276]   --->   Operation 131 'bitcast' 'bitcast_ln276_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln276_10 = bitcast i32 %output_10_load" [cnn.cpp:276]   --->   Operation 132 'bitcast' 'bitcast_ln276_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln276_11 = bitcast i32 %output_11_load" [cnn.cpp:276]   --->   Operation 133 'bitcast' 'bitcast_ln276_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln276_12 = bitcast i32 %output_12_load" [cnn.cpp:276]   --->   Operation 134 'bitcast' 'bitcast_ln276_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln276_13 = bitcast i32 %output_13_load" [cnn.cpp:276]   --->   Operation 135 'bitcast' 'bitcast_ln276_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln276_14 = bitcast i32 %output_14_load" [cnn.cpp:276]   --->   Operation 136 'bitcast' 'bitcast_ln276_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln276_15 = bitcast i32 %output_15_load" [cnn.cpp:276]   --->   Operation 137 'bitcast' 'bitcast_ln276_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln276_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln276_15, i32 %bitcast_ln276_14, i32 %bitcast_ln276_13, i32 %bitcast_ln276_12, i32 %bitcast_ln276_11, i32 %bitcast_ln276_10, i32 %bitcast_ln276_9, i32 %bitcast_ln276_8, i32 %bitcast_ln276_7, i32 %bitcast_ln276_6, i32 %bitcast_ln276_5, i32 %bitcast_ln276_4, i32 %bitcast_ln276_3, i32 %bitcast_ln276_2, i32 %bitcast_ln276_1, i32 %bitcast_ln276" [cnn.cpp:276]   --->   Operation 138 'bitconcatenate' 'or_ln276_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (2.92ns)   --->   "%write_ln276 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %kernel_output_addr, i512 %or_ln276_s, i64 18446744073709551615" [cnn.cpp:276]   --->   Operation 139 'write' 'write_ln276' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln242 = br void %for.inc" [cnn.cpp:242]   --->   Operation 140 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 16 bit ('indvar_flatten13') [24]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten13' [28]  (0.387 ns)

 <State 2>: 2.443ns
The critical path consists of the following:
	'load' operation 12 bit ('indvar_flatten_load', cnn.cpp:241) on local variable 'indvar_flatten' [44]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln241', cnn.cpp:241) [50]  (0.745 ns)
	'select' operation 8 bit ('select_ln240', cnn.cpp:240) [51]  (0.303 ns)
	'add' operation 8 bit ('add_ln241', cnn.cpp:241) [56]  (0.705 ns)
	'select' operation 8 bit ('select_ln241_1', cnn.cpp:241) [59]  (0.303 ns)
	'store' operation 0 bit ('store_ln241', cnn.cpp:241) of variable 'select_ln241_1', cnn.cpp:241 on local variable 'i1', cnn.cpp:241 [135]  (0.387 ns)

 <State 3>: 2.688ns
The critical path consists of the following:
	'add' operation 15 bit ('add_ln255', cnn.cpp:255) [67]  (0.765 ns)
	'sub' operation 16 bit ('sub_ln255_1', cnn.cpp:255) [71]  (0.000 ns)
	'add' operation 16 bit ('add_ln255_1', cnn.cpp:255) [75]  (0.675 ns)
	'getelementptr' operation 16 bit ('output_0_addr', cnn.cpp:255) [77]  (0.000 ns)
	'load' operation 32 bit ('output_0_load', cnn.cpp:255) on array 'output_0' [93]  (1.248 ns)

 <State 4>: 1.248ns
The critical path consists of the following:
	'load' operation 32 bit ('output_0_load', cnn.cpp:255) on array 'output_0' [93]  (1.248 ns)

 <State 5>: 2.920ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('kernel_output_addr', cnn.cpp:240) [46]  (0.000 ns)
	bus write operation ('write_ln276', cnn.cpp:276) on port 'kernel_output' (cnn.cpp:276) [126]  (2.920 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
