{
  "cve": "CVE-2024-24853",
  "mitre": {
    "cpes": [],
    "created": "2024-08-14T13:45:31.607000+00:00",
    "description": "Incorrect behavior order in transition between executive monitor and SMI transfer monitor (STM) in some Intel(R) Processor may allow a privileged user to potentially enable escalation of privilege via local access.",
    "metrics": {
      "cvssV2_0": {},
      "cvssV3_0": {},
      "cvssV3_1": {
        "score": 7.2,
        "vector": "CVSS:3.1/AV:L/AC:H/PR:H/UI:R/S:C/C:H/I:H/A:H"
      },
      "cvssV4_0": {
        "score": 7.3,
        "vector": "CVSS:4.0/AV:L/AC:H/AT:P/PR:H/UI:P/VC:H/VI:H/VA:H/SC:H/SI:H/SA:H"
      }
    },
    "mitre_repo_path": "cves/2024/24xxx/CVE-2024-24853.json",
    "references": [
      "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-01083.html"
    ],
    "title": null,
    "updated": "2024-08-16T03:56:30.941000+00:00",
    "vendors": [],
    "weaknesses": [
      "CWE-696"
    ]
  },
  "nvd": {
    "cpes": [],
    "created": "2024-08-14T14:15:21.380000+00:00",
    "description": "Incorrect behavior order in transition between executive monitor and SMI transfer monitor (STM) in some Intel(R) Processor may allow a privileged user to potentially enable escalation of privilege via local access.",
    "metrics": {
      "cvssV2_0": {},
      "cvssV3_0": {},
      "cvssV3_1": {
        "score": 7.2,
        "vector": "CVSS:3.1/AV:L/AC:H/PR:H/UI:R/S:C/C:H/I:H/A:H"
      },
      "cvssV4_0": {
        "score": 7.3,
        "vector": "CVSS:4.0/AV:L/AC:H/AT:P/PR:H/UI:P/VC:H/VI:H/VA:H/SC:H/SI:H/SA:H/E:X/CR:X/IR:X/AR:X/MAV:X/MAC:X/MAT:X/MPR:X/MUI:X/MVC:X/MVI:X/MVA:X/MSC:X/MSI:X/MSA:X/S:X/AU:X/R:X/V:X/RE:X/U:X"
      }
    },
    "nvd_repo_path": "2024/CVE-2024-24853.json",
    "references": [
      "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-01083.html"
    ],
    "title": null,
    "updated": "2024-08-14T17:49:14.177000+00:00",
    "vendors": [],
    "weaknesses": [
      "CWE-696"
    ]
  },
  "opencve": {
    "changes": [
      {
        "created": "2024-08-14T14:00:00+00:00",
        "data": [
          {
            "details": {
              "new": "Incorrect behavior order in transition between executive monitor and SMI transfer monitor (STM) in some Intel(R) Processor may allow a privileged user to potentially enable escalation of privilege via local access.",
              "old": null
            },
            "type": "description"
          },
          {
            "details": {
              "added": [
                "CWE-696"
              ],
              "removed": []
            },
            "type": "weaknesses"
          },
          {
            "details": {
              "added": [
                "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-01083.html"
              ],
              "removed": []
            },
            "type": "references"
          },
          {
            "details": {
              "added": {
                "cvssV3_1": {
                  "score": 7.2,
                  "vector": "CVSS:3.1/AV:L/AC:H/PR:H/UI:R/S:C/C:H/I:H/A:H"
                },
                "cvssV4_0": {
                  "score": 7.3,
                  "vector": "CVSS:4.0/AV:L/AC:H/AT:P/PR:H/UI:P/VC:H/VI:H/VA:H/SC:H/SI:H/SA:H"
                }
              },
              "removed": {},
              "updated": {}
            },
            "type": "metrics"
          }
        ],
        "id": "59148150-27d3-4dc0-9dc2-a71c446e559f"
      },
      {
        "created": "2024-08-14T20:30:00+00:00",
        "data": [
          {
            "details": [
              "intel",
              "intel$PRODUCT$processor"
            ],
            "type": "first_time"
          },
          {
            "details": {
              "added": [
                "cpe:2.3:a:intel:processor:*:*:*:*:*:*:*:*"
              ],
              "removed": []
            },
            "type": "cpes"
          },
          {
            "details": {
              "added": [
                "intel",
                "intel$PRODUCT$processor"
              ],
              "removed": []
            },
            "type": "vendors"
          },
          {
            "details": {
              "added": {
                "ssvc": {
                  "options": {
                    "Automatable": "no",
                    "Exploitation": "none",
                    "Technical Impact": "total"
                  },
                  "version": "2.0.3"
                }
              },
              "removed": {},
              "updated": {}
            },
            "type": "metrics"
          }
        ],
        "id": "8f678530-4594-4355-83fe-f8a81d00ad51"
      }
    ],
    "cpes": {
      "data": [
        "cpe:2.3:a:intel:processor:*:*:*:*:*:*:*:*"
      ],
      "providers": [
        "vulnrichment"
      ]
    },
    "created": {
      "data": "2024-08-14T13:45:31.607000+00:00",
      "provider": "mitre"
    },
    "description": {
      "data": "Incorrect behavior order in transition between executive monitor and SMI transfer monitor (STM) in some Intel(R) Processor may allow a privileged user to potentially enable escalation of privilege via local access.",
      "provider": "mitre"
    },
    "metrics": {
      "cvssV2_0": {
        "data": {},
        "provider": null
      },
      "cvssV3_0": {
        "data": {},
        "provider": null
      },
      "cvssV3_1": {
        "data": {
          "score": 7.2,
          "vector": "CVSS:3.1/AV:L/AC:H/PR:H/UI:R/S:C/C:H/I:H/A:H"
        },
        "provider": "mitre"
      },
      "cvssV4_0": {
        "data": {
          "score": 7.3,
          "vector": "CVSS:4.0/AV:L/AC:H/AT:P/PR:H/UI:P/VC:H/VI:H/VA:H/SC:H/SI:H/SA:H"
        },
        "provider": "mitre"
      },
      "kev": {
        "data": {},
        "provider": null
      },
      "ssvc": {
        "data": {
          "options": {
            "Automatable": "no",
            "Exploitation": "none",
            "Technical Impact": "total"
          },
          "version": "2.0.3"
        },
        "provider": "vulnrichment"
      },
      "threat_severity": {
        "data": null,
        "provider": null
      }
    },
    "references": {
      "data": [
        "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-01083.html"
      ],
      "providers": [
        "mitre",
        "nvd"
      ]
    },
    "title": {
      "data": null,
      "provider": null
    },
    "updated": {
      "data": "2024-08-16T03:56:30.941000+00:00",
      "provider": "mitre"
    },
    "vendors": {
      "data": [
        "intel",
        "intel$PRODUCT$processor"
      ],
      "providers": [
        "vulnrichment"
      ]
    },
    "weaknesses": {
      "data": [
        "CWE-696"
      ],
      "providers": [
        "mitre",
        "nvd"
      ]
    }
  },
  "vulnrichment": {
    "cpes": [
      "cpe:2.3:a:intel:processor:*:*:*:*:*:*:*:*"
    ],
    "created": "2024-08-14T13:45:31.607000+00:00",
    "description": "Incorrect behavior order in transition between executive monitor and SMI transfer monitor (STM) in some Intel(R) Processor may allow a privileged user to potentially enable escalation of privilege via local access.",
    "metrics": {
      "cvssV2_0": {},
      "cvssV3_0": {},
      "cvssV3_1": {},
      "cvssV4_0": {},
      "kev": {},
      "ssvc": {
        "options": {
          "Automatable": "no",
          "Exploitation": "none",
          "Technical Impact": "total"
        },
        "version": "2.0.3"
      }
    },
    "references": [],
    "title": null,
    "updated": "2024-08-14T19:17:14.428000+00:00",
    "vendors": [
      "intel",
      "intel$PRODUCT$processor"
    ],
    "vulnrichment_repo_path": "2024/24xxx/CVE-2024-24853.json",
    "weaknesses": []
  }
}