

================================================================
== Vitis HLS Report for 'dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak'
================================================================
* Date:           Mon Nov  4 21:47:45 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.482 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_load_A_tile_ak  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ak = alloca i32 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655]   --->   Operation 5 'alloca' 'ak' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v217, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%v228_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %v228"   --->   Operation 7 'read' 'v228_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln655 = store i4 0, i4 %ak" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655]   --->   Operation 8 'store' 'store_ln655' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond5.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ak_1 = load i4 %ak" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655]   --->   Operation 10 'load' 'ak_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%icmp_ln655 = icmp_eq  i4 %ak_1, i4 8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655]   --->   Operation 11 'icmp' 'icmp_ln655' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%add_ln655 = add i4 %ak_1, i4 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655]   --->   Operation 12 'add' 'add_ln655' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln655 = br i1 %icmp_ln655, void %l_ai.i, void %dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc.exit.exitStub" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655]   --->   Operation 13 'br' 'br_ln655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln655 = zext i4 %ak_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655]   --->   Operation 14 'zext' 'zext_ln655' <Predicate = (!icmp_ln655)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln656 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:656]   --->   Operation 15 'specpipeline' 'specpipeline_ln656' <Predicate = (!icmp_ln655)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln659 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:659]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln659' <Predicate = (!icmp_ln655)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln655 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655]   --->   Operation 17 'specloopname' 'specloopname_ln655' <Predicate = (!icmp_ln655)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln660 = br i1 %v228_read, void %for.inc.i, void %if.then.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:660]   --->   Operation 18 'br' 'br_ln660' <Predicate = (!icmp_ln655)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%v217_addr = getelementptr i32 %v217, i64 0, i64 %zext_ln655" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:661]   --->   Operation 19 'getelementptr' 'v217_addr' <Predicate = (!icmp_ln655 & v228_read)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.69ns)   --->   "%v217_load = load i3 %v217_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:661]   --->   Operation 20 'load' 'v217_load' <Predicate = (!icmp_ln655 & v228_read)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln655 = store i4 %add_ln655, i4 %ak" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655]   --->   Operation 21 'store' 'store_ln655' <Predicate = (!icmp_ln655)> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln655 = br void %for.cond5.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655]   --->   Operation 22 'br' 'br_ln655' <Predicate = (!icmp_ln655)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln655)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 23 [1/2] (0.69ns)   --->   "%v217_load = load i3 %v217_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:661]   --->   Operation 23 'load' 'v217_load' <Predicate = (v228_read)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%v229 = bitcast i32 %v217_load" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:661]   --->   Operation 24 'bitcast' 'v229' <Predicate = (v228_read)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%local_A_0_addr = getelementptr i32 %local_A_0, i64 0, i64 %zext_ln655" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:662]   --->   Operation 25 'getelementptr' 'local_A_0_addr' <Predicate = (v228_read)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.69ns)   --->   "%store_ln662 = store i32 %v229, i3 %local_A_0_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:662]   --->   Operation 26 'store' 'store_ln662' <Predicate = (v228_read)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln663 = br void %for.inc.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:663]   --->   Operation 27 'br' 'br_ln663' <Predicate = (v228_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.482ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln655', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655) of constant 0 on local variable 'ak', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655 [7]  (0.387 ns)
	'load' operation 4 bit ('ak', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655) on local variable 'ak', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655 [10]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln655', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655) [11]  (0.708 ns)
	'store' operation 0 bit ('store_ln655', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655) of variable 'add_ln655', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655 on local variable 'ak', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655 [28]  (0.387 ns)

 <State 2>: 1.398ns
The critical path consists of the following:
	'load' operation 32 bit ('v217_load', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:661) on array 'v217' [22]  (0.699 ns)
	'store' operation 0 bit ('store_ln662', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:662) of variable 'v229', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:661 on array 'local_A_0' [25]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
