// Seed: 3050873302
module module_0 (
    output wor   id_0,
    input  uwire id_1,
    output tri   id_2,
    input  wand  module_0,
    input  uwire id_4,
    output wire  id_5,
    input  uwire id_6
    , id_11,
    input  tri1  id_7,
    input  wand  id_8,
    output wor   id_9
);
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input tri1 id_2,
    input tri id_3,
    output wire id_4,
    output wire id_5,
    input wand id_6,
    output wand id_7,
    input tri id_8,
    input tri0 id_9,
    output wand id_10,
    output supply1 id_11,
    input tri id_12,
    input wire id_13,
    output wor id_14,
    input wire id_15
);
  wire id_17;
  module_0(
      id_0, id_8, id_4, id_12, id_15, id_5, id_8, id_12, id_2, id_7
  );
endmodule
