<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64SpeculationHardening.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64SpeculationHardening.cpp.html'>AArch64SpeculationHardening.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch64SpeculationHardening.cpp - Harden Against Missspeculation  --===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains a pass to insert code to mitigate against side channel</i></td></tr>
<tr><th id="10">10</th><td><i>// vulnerabilities that may happen under control flow miss-speculation.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>// The pass implements tracking of control flow miss-speculation into a "taint"</i></td></tr>
<tr><th id="13">13</th><td><i>// register. That taint register can then be used to mask off registers with</i></td></tr>
<tr><th id="14">14</th><td><i>// sensitive data when executing under miss-speculation, a.k.a. "transient</i></td></tr>
<tr><th id="15">15</th><td><i>// execution".</i></td></tr>
<tr><th id="16">16</th><td><i>// This pass is aimed at mitigating against SpectreV1-style vulnarabilities.</i></td></tr>
<tr><th id="17">17</th><td><i>//</i></td></tr>
<tr><th id="18">18</th><td><i>// It also implements speculative load hardening, i.e. using the taint register</i></td></tr>
<tr><th id="19">19</th><td><i>// to automatically mask off loaded data.</i></td></tr>
<tr><th id="20">20</th><td><i>//</i></td></tr>
<tr><th id="21">21</th><td><i>// As a possible follow-on improvement, also an intrinsics-based approach as</i></td></tr>
<tr><th id="22">22</th><td><i>// explained at <a href="https://lwn.net/Articles/759423/">https://lwn.net/Articles/759423/</a> could be implemented on top of</i></td></tr>
<tr><th id="23">23</th><td><i>// the current design.</i></td></tr>
<tr><th id="24">24</th><td><i>//</i></td></tr>
<tr><th id="25">25</th><td><i>// For AArch64, the following implementation choices are made to implement the</i></td></tr>
<tr><th id="26">26</th><td><i>// tracking of control flow miss-speculation into a taint register:</i></td></tr>
<tr><th id="27">27</th><td><i>// Some of these are different than the implementation choices made in</i></td></tr>
<tr><th id="28">28</th><td><i>// the similar pass implemented in X86SpeculativeLoadHardening.cpp, as</i></td></tr>
<tr><th id="29">29</th><td><i>// the instruction set characteristics result in different trade-offs.</i></td></tr>
<tr><th id="30">30</th><td><i>// - The speculation hardening is done after register allocation. With a</i></td></tr>
<tr><th id="31">31</th><td><i>//   relative abundance of registers, one register is reserved (X16) to be</i></td></tr>
<tr><th id="32">32</th><td><i>//   the taint register. X16 is expected to not clash with other register</i></td></tr>
<tr><th id="33">33</th><td><i>//   reservation mechanisms with very high probability because:</i></td></tr>
<tr><th id="34">34</th><td><i>//   . The AArch64 ABI doesn't guarantee X16 to be retained across any call.</i></td></tr>
<tr><th id="35">35</th><td><i>//   . The only way to request X16 to be used as a programmer is through</i></td></tr>
<tr><th id="36">36</th><td><i>//     inline assembly. In the rare case a function explicitly demands to</i></td></tr>
<tr><th id="37">37</th><td><i>//     use X16/W16, this pass falls back to hardening against speculation</i></td></tr>
<tr><th id="38">38</th><td><i>//     by inserting a DSB SYS/ISB barrier pair which will prevent control</i></td></tr>
<tr><th id="39">39</th><td><i>//     flow speculation.</i></td></tr>
<tr><th id="40">40</th><td><i>// - It is easy to insert mask operations at this late stage as we have</i></td></tr>
<tr><th id="41">41</th><td><i>//   mask operations available that don't set flags.</i></td></tr>
<tr><th id="42">42</th><td><i>// - The taint variable contains all-ones when no miss-speculation is detected,</i></td></tr>
<tr><th id="43">43</th><td><i>//   and contains all-zeros when miss-speculation is detected. Therefore, when</i></td></tr>
<tr><th id="44">44</th><td><i>//   masking, an AND instruction (which only changes the register to be masked,</i></td></tr>
<tr><th id="45">45</th><td><i>//   no other side effects) can easily be inserted anywhere that's needed.</i></td></tr>
<tr><th id="46">46</th><td><i>// - The tracking of miss-speculation is done by using a data-flow conditional</i></td></tr>
<tr><th id="47">47</th><td><i>//   select instruction (CSEL) to evaluate the flags that were also used to</i></td></tr>
<tr><th id="48">48</th><td><i>//   make conditional branch direction decisions. Speculation of the CSEL</i></td></tr>
<tr><th id="49">49</th><td><i>//   instruction can be limited with a CSDB instruction - so the combination of</i></td></tr>
<tr><th id="50">50</th><td><i>//   CSEL + a later CSDB gives the guarantee that the flags as used in the CSEL</i></td></tr>
<tr><th id="51">51</th><td><i>//   aren't speculated. When conditional branch direction gets miss-speculated,</i></td></tr>
<tr><th id="52">52</th><td><i>//   the semantics of the inserted CSEL instruction is such that the taint</i></td></tr>
<tr><th id="53">53</th><td><i>//   register will contain all zero bits.</i></td></tr>
<tr><th id="54">54</th><td><i>//   One key requirement for this to work is that the conditional branch is</i></td></tr>
<tr><th id="55">55</th><td><i>//   followed by an execution of the CSEL instruction, where the CSEL</i></td></tr>
<tr><th id="56">56</th><td><i>//   instruction needs to use the same flags status as the conditional branch.</i></td></tr>
<tr><th id="57">57</th><td><i>//   This means that the conditional branches must not be implemented as one</i></td></tr>
<tr><th id="58">58</th><td><i>//   of the AArch64 conditional branches that do not use the flags as input</i></td></tr>
<tr><th id="59">59</th><td><i>//   (CB(N)Z and TB(N)Z). This is implemented by ensuring in the instruction</i></td></tr>
<tr><th id="60">60</th><td><i>//   selectors to not produce these instructions when speculation hardening</i></td></tr>
<tr><th id="61">61</th><td><i>//   is enabled. This pass will assert if it does encounter such an instruction.</i></td></tr>
<tr><th id="62">62</th><td><i>// - On function call boundaries, the miss-speculation state is transferred from</i></td></tr>
<tr><th id="63">63</th><td><i>//   the taint register X16 to be encoded in the SP register as value 0.</i></td></tr>
<tr><th id="64">64</th><td><i>//</i></td></tr>
<tr><th id="65">65</th><td><i>// For the aspect of automatically hardening loads, using the taint register,</i></td></tr>
<tr><th id="66">66</th><td><i>// (a.k.a. speculative load hardening, see</i></td></tr>
<tr><th id="67">67</th><td><i>//  <a href="https://llvm.org/docs/SpeculativeLoadHardening.html),">https://llvm.org/docs/SpeculativeLoadHardening.html),</a> the following</i></td></tr>
<tr><th id="68">68</th><td><i>// implementation choices are made for AArch64:</i></td></tr>
<tr><th id="69">69</th><td><i>//   - Many of the optimizations described at</i></td></tr>
<tr><th id="70">70</th><td><i>//     <a href="https://llvm.org/docs/SpeculativeLoadHardening.html">https://llvm.org/docs/SpeculativeLoadHardening.html</a> to harden fewer</i></td></tr>
<tr><th id="71">71</th><td><i>//     loads haven't been implemented yet - but for some of them there are</i></td></tr>
<tr><th id="72">72</th><td><i>//     FIXMEs in the code.</i></td></tr>
<tr><th id="73">73</th><td><i>//   - loads that load into general purpose (X or W) registers get hardened by</i></td></tr>
<tr><th id="74">74</th><td><i>//     masking the loaded data. For loads that load into other registers, the</i></td></tr>
<tr><th id="75">75</th><td><i>//     address loaded from gets hardened. It is expected that hardening the</i></td></tr>
<tr><th id="76">76</th><td><i>//     loaded data may be more efficient; but masking data in registers other</i></td></tr>
<tr><th id="77">77</th><td><i>//     than X or W is not easy and may result in being slower than just</i></td></tr>
<tr><th id="78">78</th><td><i>//     hardening the X address register loaded from.</i></td></tr>
<tr><th id="79">79</th><td><i>//   - On AArch64, CSDB instructions are inserted between the masking of the</i></td></tr>
<tr><th id="80">80</th><td><i>//     register and its first use, to ensure there's no non-control-flow</i></td></tr>
<tr><th id="81">81</th><td><i>//     speculation that might undermine the hardening mechanism.</i></td></tr>
<tr><th id="82">82</th><td><i>//</i></td></tr>
<tr><th id="83">83</th><td><i>// Future extensions/improvements could be:</i></td></tr>
<tr><th id="84">84</th><td><i>// - Implement this functionality using full speculation barriers, akin to the</i></td></tr>
<tr><th id="85">85</th><td><i>//   x86-slh-lfence option. This may be more useful for the intrinsics-based</i></td></tr>
<tr><th id="86">86</th><td><i>//   approach than for the SLH approach to masking.</i></td></tr>
<tr><th id="87">87</th><td><i>//   Note that this pass already inserts the full speculation barriers if the</i></td></tr>
<tr><th id="88">88</th><td><i>//   function for some niche reason makes use of X16/W16.</i></td></tr>
<tr><th id="89">89</th><td><i>// - no indirect branch misprediction gets protected/instrumented; but this</i></td></tr>
<tr><th id="90">90</th><td><i>//   could be done for some indirect branches, such as switch jump tables.</i></td></tr>
<tr><th id="91">91</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#include <a href="AArch64InstrInfo.h.html">"AArch64InstrInfo.h"</a></u></td></tr>
<tr><th id="94">94</th><td><u>#include <a href="AArch64Subtarget.h.html">"AArch64Subtarget.h"</a></u></td></tr>
<tr><th id="95">95</th><td><u>#include <a href="Utils/AArch64BaseInfo.h.html">"Utils/AArch64BaseInfo.h"</a></u></td></tr>
<tr><th id="96">96</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="97">97</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="98">98</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="99">99</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="100">100</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="101">101</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="102">102</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="103">103</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="104">104</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="105">105</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="106">106</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="107">107</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="108">108</th><td><u>#include <a href="../../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="109">109</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="110">110</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "aarch64-speculation-hardening"</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/AARCH64_SPECULATION_HARDENING_NAME" data-ref="_M/AARCH64_SPECULATION_HARDENING_NAME">AARCH64_SPECULATION_HARDENING_NAME</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"AArch64 speculation hardening pass"</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="decl def" id="HardenLoads" title='HardenLoads' data-ref="HardenLoads">HardenLoads</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"aarch64-slh-loads"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="119">119</th><td>                          <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Sanitize loads from memory."</q>),</td></tr>
<tr><th id="120">120</th><td>                          <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><b>namespace</b> {</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64SpeculationHardening" title='(anonymous namespace)::AArch64SpeculationHardening' data-ref="(anonymousnamespace)::AArch64SpeculationHardening">AArch64SpeculationHardening</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="125">125</th><td><b>public</b>:</td></tr>
<tr><th id="126">126</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64SpeculationHardening::TII" title='(anonymous namespace)::AArch64SpeculationHardening::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::TII">TII</dfn>;</td></tr>
<tr><th id="127">127</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64SpeculationHardening::TRI" title='(anonymous namespace)::AArch64SpeculationHardening::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::TRI">TRI</dfn>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64SpeculationHardening::ID" title='(anonymous namespace)::AArch64SpeculationHardening::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::ID">ID</dfn>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_127AArch64SpeculationHardeningC1Ev" title='(anonymous namespace)::AArch64SpeculationHardening::AArch64SpeculationHardening' data-type='void (anonymous namespace)::AArch64SpeculationHardening::AArch64SpeculationHardening()' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardeningC1Ev">AArch64SpeculationHardening</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::ID" title='(anonymous namespace)::AArch64SpeculationHardening::ID' data-use='a' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::ID">ID</a>) {</td></tr>
<tr><th id="132">132</th><td>    <a class="ref" href="#182" title='llvm::initializeAArch64SpeculationHardeningPass' data-ref="_ZN4llvm41initializeAArch64SpeculationHardeningPassERNS_12PassRegistryE">initializeAArch64SpeculationHardeningPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="133">133</th><td>  }</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_127AArch64SpeculationHardening20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64SpeculationHardening::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64SpeculationHardening::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="1Fn">Fn</dfn>) override;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening11getPassNameEv" title='(anonymous namespace)::AArch64SpeculationHardening::getPassName' data-type='llvm::StringRef (anonymous namespace)::AArch64SpeculationHardening::getPassName() const' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="138">138</th><td>    <b>return</b> <a class="macro" href="#116" title="&quot;AArch64 speculation hardening pass&quot;" data-ref="_M/AARCH64_SPECULATION_HARDENING_NAME">AARCH64_SPECULATION_HARDENING_NAME</a>;</td></tr>
<tr><th id="139">139</th><td>  }</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><b>private</b>:</td></tr>
<tr><th id="142">142</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64SpeculationHardening::MisspeculatingTaintReg" title='(anonymous namespace)::AArch64SpeculationHardening::MisspeculatingTaintReg' data-type='unsigned int' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::MisspeculatingTaintReg">MisspeculatingTaintReg</dfn>;</td></tr>
<tr><th id="143">143</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64SpeculationHardening::MisspeculatingTaintReg32Bit" title='(anonymous namespace)::AArch64SpeculationHardening::MisspeculatingTaintReg32Bit' data-type='unsigned int' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::MisspeculatingTaintReg32Bit">MisspeculatingTaintReg32Bit</dfn>;</td></tr>
<tr><th id="144">144</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64SpeculationHardening::UseControlFlowSpeculationBarrier" title='(anonymous namespace)::AArch64SpeculationHardening::UseControlFlowSpeculationBarrier' data-type='bool' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::UseControlFlowSpeculationBarrier">UseControlFlowSpeculationBarrier</dfn>;</td></tr>
<tr><th id="145">145</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="tu decl" id="(anonymousnamespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse" title='(anonymous namespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse' data-type='llvm::BitVector' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse">RegsNeedingCSDBBeforeUse</dfn>;</td></tr>
<tr><th id="146">146</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="tu decl" id="(anonymousnamespace)::AArch64SpeculationHardening::RegsAlreadyMasked" title='(anonymous namespace)::AArch64SpeculationHardening::RegsAlreadyMasked' data-type='llvm::BitVector' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::RegsAlreadyMasked">RegsAlreadyMasked</dfn>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29functionUsesHardeningRegisterERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64SpeculationHardening::functionUsesHardeningRegister' data-type='bool (anonymous namespace)::AArch64SpeculationHardening::functionUsesHardeningRegister(llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29functionUsesHardeningRegisterERN4llvm15MachineFunctionE">functionUsesHardeningRegister</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="2MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="149">149</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_127AArch64SpeculationHardening21instrumentControlFlowERN4llvm17MachineBasicBlockERb" title='(anonymous namespace)::AArch64SpeculationHardening::instrumentControlFlow' data-type='bool (anonymous namespace)::AArch64SpeculationHardening::instrumentControlFlow(llvm::MachineBasicBlock &amp; MBB, bool &amp; UsesFullSpeculationBarrier)' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening21instrumentControlFlowERN4llvm17MachineBasicBlockERb">instrumentControlFlow</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3MBB">MBB</dfn>,</td></tr>
<tr><th id="150">150</th><td>                             <em>bool</em> &amp;<dfn class="local col4 decl" id="4UsesFullSpeculationBarrier" title='UsesFullSpeculationBarrier' data-type='bool &amp;' data-ref="4UsesFullSpeculationBarrier">UsesFullSpeculationBarrier</dfn>);</td></tr>
<tr><th id="151">151</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_127AArch64SpeculationHardening23endsWithCondControlFlowERN4llvm17MachineBasicBlockERPS2_S5_RNS1_9AArch64CC8CondCodeE" title='(anonymous namespace)::AArch64SpeculationHardening::endsWithCondControlFlow' data-type='bool (anonymous namespace)::AArch64SpeculationHardening::endsWithCondControlFlow(llvm::MachineBasicBlock &amp; MBB, llvm::MachineBasicBlock *&amp; TBB, llvm::MachineBasicBlock *&amp; FBB, AArch64CC::CondCode &amp; CondCode) const' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening23endsWithCondControlFlowERN4llvm17MachineBasicBlockERPS2_S5_RNS1_9AArch64CC8CondCodeE">endsWithCondControlFlow</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="5MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="5MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col6 decl" id="6TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="6TBB">TBB</dfn>,</td></tr>
<tr><th id="152">152</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col7 decl" id="7FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="7FBB">FBB</dfn>,</td></tr>
<tr><th id="153">153</th><td>                               <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> &amp;<dfn class="local col8 decl" id="8CondCode" title='CondCode' data-type='AArch64CC::CondCode &amp;' data-ref="8CondCode">CondCode</dfn>) <em>const</em>;</td></tr>
<tr><th id="154">154</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_127AArch64SpeculationHardening18insertTrackingCodeERN4llvm17MachineBasicBlockERNS1_9AArch64CC8CondCodeENS1_8DebugLocE" title='(anonymous namespace)::AArch64SpeculationHardening::insertTrackingCode' data-type='void (anonymous namespace)::AArch64SpeculationHardening::insertTrackingCode(llvm::MachineBasicBlock &amp; SplitEdgeBB, AArch64CC::CondCode &amp; CondCode, llvm::DebugLoc DL) const' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening18insertTrackingCodeERN4llvm17MachineBasicBlockERNS1_9AArch64CC8CondCodeENS1_8DebugLocE">insertTrackingCode</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="9SplitEdgeBB" title='SplitEdgeBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="9SplitEdgeBB">SplitEdgeBB</dfn>,</td></tr>
<tr><th id="155">155</th><td>                          <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> &amp;<dfn class="local col0 decl" id="10CondCode" title='CondCode' data-type='AArch64CC::CondCode &amp;' data-ref="10CondCode">CondCode</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="11DL" title='DL' data-type='llvm::DebugLoc' data-ref="11DL">DL</dfn>) <em>const</em>;</td></tr>
<tr><th id="156">156</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertSPToRegTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64SpeculationHardening::insertSPToRegTaintPropagation' data-type='void (anonymous namespace)::AArch64SpeculationHardening::insertSPToRegTaintPropagation(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI) const' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertSPToRegTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">insertSPToRegTaintPropagation</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="12MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="12MBB">MBB</dfn>,</td></tr>
<tr><th id="157">157</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="13MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="13MBBI">MBBI</dfn>) <em>const</em>;</td></tr>
<tr><th id="158">158</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertRegToSPTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::AArch64SpeculationHardening::insertRegToSPTaintPropagation' data-type='void (anonymous namespace)::AArch64SpeculationHardening::insertRegToSPTaintPropagation(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, unsigned int TmpReg) const' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertRegToSPTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">insertRegToSPTaintPropagation</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="14MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="14MBB">MBB</dfn>,</td></tr>
<tr><th id="159">159</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="15MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="15MBBI">MBBI</dfn>,</td></tr>
<tr><th id="160">160</th><td>                                     <em>unsigned</em> <dfn class="local col6 decl" id="16TmpReg" title='TmpReg' data-type='unsigned int' data-ref="16TmpReg">TmpReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="161">161</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_127AArch64SpeculationHardening28insertFullSpeculationBarrierERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machin15354640" title='(anonymous namespace)::AArch64SpeculationHardening::insertFullSpeculationBarrier' data-type='void (anonymous namespace)::AArch64SpeculationHardening::insertFullSpeculationBarrier(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::DebugLoc DL) const' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening28insertFullSpeculationBarrierERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machin15354640">insertFullSpeculationBarrier</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="17MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="17MBB">MBB</dfn>,</td></tr>
<tr><th id="162">162</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="18MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="18MBBI">MBBI</dfn>,</td></tr>
<tr><th id="163">163</th><td>                                    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="19DL" title='DL' data-type='llvm::DebugLoc' data-ref="19DL">DL</dfn>) <em>const</em>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_127AArch64SpeculationHardening8slhLoadsERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::AArch64SpeculationHardening::slhLoads' data-type='bool (anonymous namespace)::AArch64SpeculationHardening::slhLoads(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening8slhLoadsERN4llvm17MachineBasicBlockE">slhLoads</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="20MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="20MBB">MBB</dfn>);</td></tr>
<tr><th id="166">166</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_127AArch64SpeculationHardening22makeGPRSpeculationSafeERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS5_j" title='(anonymous namespace)::AArch64SpeculationHardening::makeGPRSpeculationSafe' data-type='bool (anonymous namespace)::AArch64SpeculationHardening::makeGPRSpeculationSafe(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::MachineInstr &amp; MI, unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening22makeGPRSpeculationSafeERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS5_j">makeGPRSpeculationSafe</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="21MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="21MBB">MBB</dfn>,</td></tr>
<tr><th id="167">167</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="22MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="22MBBI">MBBI</dfn>,</td></tr>
<tr><th id="168">168</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="23MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="23MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="24Reg" title='Reg' data-type='unsigned int' data-ref="24Reg">Reg</dfn>);</td></tr>
<tr><th id="169">169</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_127AArch64SpeculationHardening32lowerSpeculationSafeValuePseudosERN4llvm17MachineBasicBlockEb" title='(anonymous namespace)::AArch64SpeculationHardening::lowerSpeculationSafeValuePseudos' data-type='bool (anonymous namespace)::AArch64SpeculationHardening::lowerSpeculationSafeValuePseudos(llvm::MachineBasicBlock &amp; MBB, bool UsesFullSpeculationBarrier)' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening32lowerSpeculationSafeValuePseudosERN4llvm17MachineBasicBlockEb">lowerSpeculationSafeValuePseudos</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="25MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="25MBB">MBB</dfn>,</td></tr>
<tr><th id="170">170</th><td>                                        <em>bool</em> <dfn class="local col6 decl" id="26UsesFullSpeculationBarrier" title='UsesFullSpeculationBarrier' data-type='bool' data-ref="26UsesFullSpeculationBarrier">UsesFullSpeculationBarrier</dfn>);</td></tr>
<tr><th id="171">171</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_127AArch64SpeculationHardening26expandSpeculationSafeValueERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb" title='(anonymous namespace)::AArch64SpeculationHardening::expandSpeculationSafeValue' data-type='bool (anonymous namespace)::AArch64SpeculationHardening::expandSpeculationSafeValue(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, bool UsesFullSpeculationBarrier)' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening26expandSpeculationSafeValueERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">expandSpeculationSafeValue</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="27MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="27MBB">MBB</dfn>,</td></tr>
<tr><th id="172">172</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="28MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="28MBBI">MBBI</dfn>,</td></tr>
<tr><th id="173">173</th><td>                                  <em>bool</em> <dfn class="local col9 decl" id="29UsesFullSpeculationBarrier" title='UsesFullSpeculationBarrier' data-type='bool' data-ref="29UsesFullSpeculationBarrier">UsesFullSpeculationBarrier</dfn>);</td></tr>
<tr><th id="174">174</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_127AArch64SpeculationHardening10insertCSDBERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE" title='(anonymous namespace)::AArch64SpeculationHardening::insertCSDB' data-type='bool (anonymous namespace)::AArch64SpeculationHardening::insertCSDB(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::DebugLoc DL)' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening10insertCSDBERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE">insertCSDB</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="30MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="30MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="31MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="31MBBI">MBBI</dfn>,</td></tr>
<tr><th id="175">175</th><td>                  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="32DL" title='DL' data-type='llvm::DebugLoc' data-ref="32DL">DL</dfn>);</td></tr>
<tr><th id="176">176</th><td>};</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SpeculationHardening" title='(anonymous namespace)::AArch64SpeculationHardening' data-ref="(anonymousnamespace)::AArch64SpeculationHardening">AArch64SpeculationHardening</a>::<dfn class="tu decl def" id="(anonymousnamespace)::AArch64SpeculationHardening::ID" title='(anonymous namespace)::AArch64SpeculationHardening::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeAArch64SpeculationHardeningPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;AArch64 speculation hardening pass&quot;, &quot;aarch64-speculation-hardening&quot;, &amp;AArch64SpeculationHardening::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;AArch64SpeculationHardening&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeAArch64SpeculationHardeningPassFlag; void llvm::initializeAArch64SpeculationHardeningPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeAArch64SpeculationHardeningPassFlag, initializeAArch64SpeculationHardeningPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64SpeculationHardening" title='(anonymous namespace)::AArch64SpeculationHardening' data-ref="(anonymousnamespace)::AArch64SpeculationHardening">AArch64SpeculationHardening</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"aarch64-speculation-hardening"</q>,</td></tr>
<tr><th id="183">183</th><td>                <a class="macro" href="#116" title="&quot;AArch64 speculation hardening pass&quot;" data-ref="_M/AARCH64_SPECULATION_HARDENING_NAME">AARCH64_SPECULATION_HARDENING_NAME</a>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SpeculationHardening" title='(anonymous namespace)::AArch64SpeculationHardening' data-ref="(anonymousnamespace)::AArch64SpeculationHardening">AArch64SpeculationHardening</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening23endsWithCondControlFlowERN4llvm17MachineBasicBlockERPS2_S5_RNS1_9AArch64CC8CondCodeE" title='(anonymous namespace)::AArch64SpeculationHardening::endsWithCondControlFlow' data-type='bool (anonymous namespace)::AArch64SpeculationHardening::endsWithCondControlFlow(llvm::MachineBasicBlock &amp; MBB, llvm::MachineBasicBlock *&amp; TBB, llvm::MachineBasicBlock *&amp; FBB, AArch64CC::CondCode &amp; CondCode) const' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening23endsWithCondControlFlowERN4llvm17MachineBasicBlockERPS2_S5_RNS1_9AArch64CC8CondCodeE">endsWithCondControlFlow</dfn>(</td></tr>
<tr><th id="186">186</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="33MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="33MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col4 decl" id="34TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="34TBB">TBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col5 decl" id="35FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="35FBB">FBB</dfn>,</td></tr>
<tr><th id="187">187</th><td>    <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> &amp;<dfn class="local col6 decl" id="36CondCode" title='CondCode' data-type='AArch64CC::CondCode &amp;' data-ref="36CondCode">CondCode</dfn>) <em>const</em> {</td></tr>
<tr><th id="188">188</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>1</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="37analyzeBranchCondCode" title='analyzeBranchCondCode' data-type='SmallVector&lt;llvm::MachineOperand, 1&gt;' data-ref="37analyzeBranchCondCode">analyzeBranchCondCode</dfn>;</td></tr>
<tr><th id="189">189</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::TII" title='(anonymous namespace)::AArch64SpeculationHardening::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::TII">TII</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::TargetInstrInfo::analyzeBranch' data-ref="_ZNK4llvm15TargetInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'><a class="local col3 ref" href="#33MBB" title='MBB' data-ref="33MBB">MBB</a></span>, <span class='refarg'><a class="local col4 ref" href="#34TBB" title='TBB' data-ref="34TBB">TBB</a></span>, <span class='refarg'><a class="local col5 ref" href="#35FBB" title='FBB' data-ref="35FBB">FBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#37analyzeBranchCondCode" title='analyzeBranchCondCode' data-ref="37analyzeBranchCondCode">analyzeBranchCondCode</a></span>, <b>false</b>))</td></tr>
<tr><th id="190">190</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>  <i>// Ignore if the BB ends in an unconditional branch/fall-through.</i></td></tr>
<tr><th id="193">193</th><td>  <b>if</b> (<a class="local col7 ref" href="#37analyzeBranchCondCode" title='analyzeBranchCondCode' data-ref="37analyzeBranchCondCode">analyzeBranchCondCode</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="194">194</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <i>// If the BB ends with a single conditional branch, FBB will be set to</i></td></tr>
<tr><th id="197">197</th><td><i>  // nullptr (see API docs for TII-&gt;analyzeBranch). For the rest of the</i></td></tr>
<tr><th id="198">198</th><td><i>  // analysis we want the FBB block to be set always.</i></td></tr>
<tr><th id="199">199</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TBB != nullptr) ? void (0) : __assert_fail (&quot;TBB != nullptr&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp&quot;, 199, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#34TBB" title='TBB' data-ref="34TBB">TBB</a> != <b>nullptr</b>);</td></tr>
<tr><th id="200">200</th><td>  <b>if</b> (<a class="local col5 ref" href="#35FBB" title='FBB' data-ref="35FBB">FBB</a> == <b>nullptr</b>)</td></tr>
<tr><th id="201">201</th><td>    <a class="local col5 ref" href="#35FBB" title='FBB' data-ref="35FBB">FBB</a> = <a class="local col3 ref" href="#33MBB" title='MBB' data-ref="33MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFallThroughEv" title='llvm::MachineBasicBlock::getFallThrough' data-ref="_ZN4llvm17MachineBasicBlock14getFallThroughEv">getFallThrough</a>();</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <i>// If both the true and the false condition jump to the same basic block,</i></td></tr>
<tr><th id="204">204</th><td><i>  // there isn't need for any protection - whether the branch is speculated</i></td></tr>
<tr><th id="205">205</th><td><i>  // correctly or not, we end up executing the architecturally correct code.</i></td></tr>
<tr><th id="206">206</th><td>  <b>if</b> (<a class="local col4 ref" href="#34TBB" title='TBB' data-ref="34TBB">TBB</a> == <a class="local col5 ref" href="#35FBB" title='FBB' data-ref="35FBB">FBB</a>)</td></tr>
<tr><th id="207">207</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBB.succ_size() == 2) ? void (0) : __assert_fail (&quot;MBB.succ_size() == 2&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp&quot;, 209, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#33MBB" title='MBB' data-ref="33MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() == <var>2</var>);</td></tr>
<tr><th id="210">210</th><td>  <i>// translate analyzeBranchCondCode to CondCode.</i></td></tr>
<tr><th id="211">211</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (analyzeBranchCondCode.size() == 1 &amp;&amp; &quot;unknown Cond array format&quot;) ? void (0) : __assert_fail (&quot;analyzeBranchCondCode.size() == 1 &amp;&amp; \&quot;unknown Cond array format\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp&quot;, 211, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#37analyzeBranchCondCode" title='analyzeBranchCondCode' data-ref="37analyzeBranchCondCode">analyzeBranchCondCode</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"unknown Cond array format"</q>);</td></tr>
<tr><th id="212">212</th><td>  <a class="local col6 ref" href="#36CondCode" title='CondCode' data-ref="36CondCode">CondCode</a> = <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a>(<a class="local col7 ref" href="#37analyzeBranchCondCode" title='analyzeBranchCondCode' data-ref="37analyzeBranchCondCode">analyzeBranchCondCode</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="213">213</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="214">214</th><td>}</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SpeculationHardening" title='(anonymous namespace)::AArch64SpeculationHardening' data-ref="(anonymousnamespace)::AArch64SpeculationHardening">AArch64SpeculationHardening</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening28insertFullSpeculationBarrierERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machin15354640" title='(anonymous namespace)::AArch64SpeculationHardening::insertFullSpeculationBarrier' data-type='void (anonymous namespace)::AArch64SpeculationHardening::insertFullSpeculationBarrier(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::DebugLoc DL) const' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening28insertFullSpeculationBarrierERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machin15354640">insertFullSpeculationBarrier</dfn>(</td></tr>
<tr><th id="217">217</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="38MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="38MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="39MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="39MBBI">MBBI</dfn>,</td></tr>
<tr><th id="218">218</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="40DL" title='DL' data-type='llvm::DebugLoc' data-ref="40DL">DL</dfn>) <em>const</em> {</td></tr>
<tr><th id="219">219</th><td>  <i>// A full control flow speculation barrier consists of (DSB SYS + ISB)</i></td></tr>
<tr><th id="220">220</th><td>  BuildMI(MBB, MBBI, DL, TII-&gt;get(AArch64::<span class='error' title="no member named &apos;DSB&apos; in namespace &apos;llvm::AArch64&apos;">DSB</span>)).addImm(<var>0xf</var>);</td></tr>
<tr><th id="221">221</th><td>  BuildMI(MBB, MBBI, DL, TII-&gt;get(AArch64::<span class='error' title="no member named &apos;ISB&apos; in namespace &apos;llvm::AArch64&apos;">ISB</span>)).addImm(<var>0xf</var>);</td></tr>
<tr><th id="222">222</th><td>}</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SpeculationHardening" title='(anonymous namespace)::AArch64SpeculationHardening' data-ref="(anonymousnamespace)::AArch64SpeculationHardening">AArch64SpeculationHardening</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening18insertTrackingCodeERN4llvm17MachineBasicBlockERNS1_9AArch64CC8CondCodeENS1_8DebugLocE" title='(anonymous namespace)::AArch64SpeculationHardening::insertTrackingCode' data-type='void (anonymous namespace)::AArch64SpeculationHardening::insertTrackingCode(llvm::MachineBasicBlock &amp; SplitEdgeBB, AArch64CC::CondCode &amp; CondCode, llvm::DebugLoc DL) const' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening18insertTrackingCodeERN4llvm17MachineBasicBlockERNS1_9AArch64CC8CondCodeENS1_8DebugLocE">insertTrackingCode</dfn>(</td></tr>
<tr><th id="225">225</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="41SplitEdgeBB" title='SplitEdgeBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="41SplitEdgeBB">SplitEdgeBB</dfn>, <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> &amp;<dfn class="local col2 decl" id="42CondCode" title='CondCode' data-type='AArch64CC::CondCode &amp;' data-ref="42CondCode">CondCode</dfn>,</td></tr>
<tr><th id="226">226</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="43DL" title='DL' data-type='llvm::DebugLoc' data-ref="43DL">DL</dfn>) <em>const</em> {</td></tr>
<tr><th id="227">227</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::UseControlFlowSpeculationBarrier" title='(anonymous namespace)::AArch64SpeculationHardening::UseControlFlowSpeculationBarrier' data-use='r' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::UseControlFlowSpeculationBarrier">UseControlFlowSpeculationBarrier</a>) {</td></tr>
<tr><th id="228">228</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_127AArch64SpeculationHardening28insertFullSpeculationBarrierERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machin15354640" title='(anonymous namespace)::AArch64SpeculationHardening::insertFullSpeculationBarrier' data-use='c' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening28insertFullSpeculationBarrierERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machin15354640">insertFullSpeculationBarrier</a>(<span class='refarg'><a class="local col1 ref" href="#41SplitEdgeBB" title='SplitEdgeBB' data-ref="41SplitEdgeBB">SplitEdgeBB</a></span>, <a class="local col1 ref" href="#41SplitEdgeBB" title='SplitEdgeBB' data-ref="41SplitEdgeBB">SplitEdgeBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#43DL" title='DL' data-ref="43DL">DL</a>);</td></tr>
<tr><th id="229">229</th><td>  } <b>else</b> {</td></tr>
<tr><th id="230">230</th><td>    BuildMI(SplitEdgeBB, SplitEdgeBB.begin(), DL, TII-&gt;get(AArch64::<span class='error' title="no member named &apos;CSELXr&apos; in namespace &apos;llvm::AArch64&apos;">CSELXr</span>))</td></tr>
<tr><th id="231">231</th><td>        .addDef(MisspeculatingTaintReg)</td></tr>
<tr><th id="232">232</th><td>        .addUse(MisspeculatingTaintReg)</td></tr>
<tr><th id="233">233</th><td>        .addUse(AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)</td></tr>
<tr><th id="234">234</th><td>        .addImm(CondCode);</td></tr>
<tr><th id="235">235</th><td>    SplitEdgeBB.addLiveIn(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>);</td></tr>
<tr><th id="236">236</th><td>  }</td></tr>
<tr><th id="237">237</th><td>}</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SpeculationHardening" title='(anonymous namespace)::AArch64SpeculationHardening' data-ref="(anonymousnamespace)::AArch64SpeculationHardening">AArch64SpeculationHardening</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_127AArch64SpeculationHardening21instrumentControlFlowERN4llvm17MachineBasicBlockERb" title='(anonymous namespace)::AArch64SpeculationHardening::instrumentControlFlow' data-type='bool (anonymous namespace)::AArch64SpeculationHardening::instrumentControlFlow(llvm::MachineBasicBlock &amp; MBB, bool &amp; UsesFullSpeculationBarrier)' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening21instrumentControlFlowERN4llvm17MachineBasicBlockERb">instrumentControlFlow</dfn>(</td></tr>
<tr><th id="240">240</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="44MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="44MBB">MBB</dfn>, <em>bool</em> &amp;<dfn class="local col5 decl" id="45UsesFullSpeculationBarrier" title='UsesFullSpeculationBarrier' data-type='bool &amp;' data-ref="45UsesFullSpeculationBarrier">UsesFullSpeculationBarrier</dfn>) {</td></tr>
<tr><th id="241">241</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-speculation-hardening&quot;)) { dbgs() &lt;&lt; &quot;Instrument control flow tracking on MBB: &quot; &lt;&lt; MBB; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Instrument control flow tracking on MBB: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_17MachineBasicBlockE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_17MachineBasicBlockE">&lt;&lt;</a> <a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a>);</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <em>bool</em> <dfn class="local col6 decl" id="46Modified" title='Modified' data-type='bool' data-ref="46Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="244">244</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="47TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="47TBB">TBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="245">245</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="48FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="48FBB">FBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="246">246</th><td>  <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> <dfn class="local col9 decl" id="49CondCode" title='CondCode' data-type='AArch64CC::CondCode' data-ref="49CondCode">CondCode</dfn>;</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_127AArch64SpeculationHardening23endsWithCondControlFlowERN4llvm17MachineBasicBlockERPS2_S5_RNS1_9AArch64CC8CondCodeE" title='(anonymous namespace)::AArch64SpeculationHardening::endsWithCondControlFlow' data-use='c' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening23endsWithCondControlFlowERN4llvm17MachineBasicBlockERPS2_S5_RNS1_9AArch64CC8CondCodeE">endsWithCondControlFlow</a>(<span class='refarg'><a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#47TBB" title='TBB' data-ref="47TBB">TBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#48FBB" title='FBB' data-ref="48FBB">FBB</a></span>, <span class='refarg'><a class="local col9 ref" href="#49CondCode" title='CondCode' data-ref="49CondCode">CondCode</a></span>)) {</td></tr>
<tr><th id="249">249</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-speculation-hardening&quot;)) { dbgs() &lt;&lt; &quot;... doesn&apos;t end with CondControlFlow\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"... doesn't end with CondControlFlow\n"</q>);</td></tr>
<tr><th id="250">250</th><td>  } <b>else</b> {</td></tr>
<tr><th id="251">251</th><td>    <i>// Now insert:</i></td></tr>
<tr><th id="252">252</th><td><i>    // "CSEL MisSpeculatingR, MisSpeculatingR, XZR, cond" on the True edge and</i></td></tr>
<tr><th id="253">253</th><td><i>    // "CSEL MisSpeculatingR, MisSpeculatingR, XZR, Invertcond" on the False</i></td></tr>
<tr><th id="254">254</th><td><i>    // edge.</i></td></tr>
<tr><th id="255">255</th><td>    <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> <dfn class="local col0 decl" id="50InvCondCode" title='InvCondCode' data-type='AArch64CC::CondCode' data-ref="50InvCondCode">InvCondCode</dfn> = <span class="namespace">AArch64CC::</span><a class="ref" href="Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" title='llvm::AArch64CC::getInvertedCondCode' data-ref="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE">getInvertedCondCode</a>(<a class="local col9 ref" href="#49CondCode" title='CondCode' data-ref="49CondCode">CondCode</a>);</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="51SplitEdgeTBB" title='SplitEdgeTBB' data-type='llvm::MachineBasicBlock *' data-ref="51SplitEdgeTBB">SplitEdgeTBB</dfn> = <a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock17SplitCriticalEdgeEPS0_RNS_4PassE" title='llvm::MachineBasicBlock::SplitCriticalEdge' data-ref="_ZN4llvm17MachineBasicBlock17SplitCriticalEdgeEPS0_RNS_4PassE">SplitCriticalEdge</a>(<a class="local col7 ref" href="#47TBB" title='TBB' data-ref="47TBB">TBB</a>, <span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="258">258</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="52SplitEdgeFBB" title='SplitEdgeFBB' data-type='llvm::MachineBasicBlock *' data-ref="52SplitEdgeFBB">SplitEdgeFBB</dfn> = <a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock17SplitCriticalEdgeEPS0_RNS_4PassE" title='llvm::MachineBasicBlock::SplitCriticalEdge' data-ref="_ZN4llvm17MachineBasicBlock17SplitCriticalEdgeEPS0_RNS_4PassE">SplitCriticalEdge</a>(<a class="local col8 ref" href="#48FBB" title='FBB' data-ref="48FBB">FBB</a>, <span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SplitEdgeTBB != nullptr) ? void (0) : __assert_fail (&quot;SplitEdgeTBB != nullptr&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp&quot;, 260, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#51SplitEdgeTBB" title='SplitEdgeTBB' data-ref="51SplitEdgeTBB">SplitEdgeTBB</a> != <b>nullptr</b>);</td></tr>
<tr><th id="261">261</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SplitEdgeFBB != nullptr) ? void (0) : __assert_fail (&quot;SplitEdgeFBB != nullptr&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp&quot;, 261, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#52SplitEdgeFBB" title='SplitEdgeFBB' data-ref="52SplitEdgeFBB">SplitEdgeFBB</a> != <b>nullptr</b>);</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col3 decl" id="53DL" title='DL' data-type='llvm::DebugLoc' data-ref="53DL">DL</dfn>;</td></tr>
<tr><th id="264">264</th><td>    <b>if</b> (<a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>() <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>())</td></tr>
<tr><th id="265">265</th><td>      <a class="local col3 ref" href="#53DL" title='DL' data-ref="53DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> (<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>())<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_127AArch64SpeculationHardening18insertTrackingCodeERN4llvm17MachineBasicBlockERNS1_9AArch64CC8CondCodeENS1_8DebugLocE" title='(anonymous namespace)::AArch64SpeculationHardening::insertTrackingCode' data-use='c' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening18insertTrackingCodeERN4llvm17MachineBasicBlockERNS1_9AArch64CC8CondCodeENS1_8DebugLocE">insertTrackingCode</a>(<span class='refarg'>*<a class="local col1 ref" href="#51SplitEdgeTBB" title='SplitEdgeTBB' data-ref="51SplitEdgeTBB">SplitEdgeTBB</a></span>, <span class='refarg'><a class="local col9 ref" href="#49CondCode" title='CondCode' data-ref="49CondCode">CondCode</a></span>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#53DL" title='DL' data-ref="53DL">DL</a>);</td></tr>
<tr><th id="268">268</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_127AArch64SpeculationHardening18insertTrackingCodeERN4llvm17MachineBasicBlockERNS1_9AArch64CC8CondCodeENS1_8DebugLocE" title='(anonymous namespace)::AArch64SpeculationHardening::insertTrackingCode' data-use='c' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening18insertTrackingCodeERN4llvm17MachineBasicBlockERNS1_9AArch64CC8CondCodeENS1_8DebugLocE">insertTrackingCode</a>(<span class='refarg'>*<a class="local col2 ref" href="#52SplitEdgeFBB" title='SplitEdgeFBB' data-ref="52SplitEdgeFBB">SplitEdgeFBB</a></span>, <span class='refarg'><a class="local col0 ref" href="#50InvCondCode" title='InvCondCode' data-ref="50InvCondCode">InvCondCode</a></span>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#53DL" title='DL' data-ref="53DL">DL</a>);</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-speculation-hardening&quot;)) { dbgs() &lt;&lt; &quot;SplitEdgeTBB: &quot; &lt;&lt; *SplitEdgeTBB &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SplitEdgeTBB: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_17MachineBasicBlockE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_17MachineBasicBlockE">&lt;&lt;</a> *<a class="local col1 ref" href="#51SplitEdgeTBB" title='SplitEdgeTBB' data-ref="51SplitEdgeTBB">SplitEdgeTBB</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="271">271</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-speculation-hardening&quot;)) { dbgs() &lt;&lt; &quot;SplitEdgeFBB: &quot; &lt;&lt; *SplitEdgeFBB &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SplitEdgeFBB: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_17MachineBasicBlockE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_17MachineBasicBlockE">&lt;&lt;</a> *<a class="local col2 ref" href="#52SplitEdgeFBB" title='SplitEdgeFBB' data-ref="52SplitEdgeFBB">SplitEdgeFBB</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="272">272</th><td>    <a class="local col6 ref" href="#46Modified" title='Modified' data-ref="46Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="273">273</th><td>  }</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <i>// Perform correct code generation around function calls and before returns.</i></td></tr>
<tr><th id="276">276</th><td><i>  // The below variables record the return/terminator instructions and the call</i></td></tr>
<tr><th id="277">277</th><td><i>  // instructions respectively; including which register is available as a</i></td></tr>
<tr><th id="278">278</th><td><i>  // temporary register just before the recorded instructions.</i></td></tr>
<tr><th id="279">279</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>unsigned</em>&gt;, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="54ReturnInstructions" title='ReturnInstructions' data-type='SmallVector&lt;std::pair&lt;MachineInstr *, unsigned int&gt;, 4&gt;' data-ref="54ReturnInstructions">ReturnInstructions</dfn>;</td></tr>
<tr><th id="280">280</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>unsigned</em>&gt;, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="55CallInstructions" title='CallInstructions' data-type='SmallVector&lt;std::pair&lt;MachineInstr *, unsigned int&gt;, 4&gt;' data-ref="55CallInstructions">CallInstructions</dfn>;</td></tr>
<tr><th id="281">281</th><td>  <i>// if a temporary register is not available for at least one of the</i></td></tr>
<tr><th id="282">282</th><td><i>  // instructions for which we need to transfer taint to the stack pointer, we</i></td></tr>
<tr><th id="283">283</th><td><i>  // need to insert a full speculation barrier.</i></td></tr>
<tr><th id="284">284</th><td><i>  // TmpRegisterNotAvailableEverywhere tracks that condition.</i></td></tr>
<tr><th id="285">285</th><td>  <em>bool</em> <dfn class="local col6 decl" id="56TmpRegisterNotAvailableEverywhere" title='TmpRegisterNotAvailableEverywhere' data-type='bool' data-ref="56TmpRegisterNotAvailableEverywhere">TmpRegisterNotAvailableEverywhere</dfn> = <b>false</b>;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> <a class="ref fake" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavengerC1Ev" title='llvm::RegScavenger::RegScavenger' data-ref="_ZN4llvm12RegScavengerC1Ev"></a><dfn class="local col7 decl" id="57RS" title='RS' data-type='llvm::RegScavenger' data-ref="57RS">RS</dfn>;</td></tr>
<tr><th id="288">288</th><td>  <a class="local col7 ref" href="#57RS" title='RS' data-ref="57RS">RS</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger15enterBasicBlockERNS_17MachineBasicBlockE" title='llvm::RegScavenger::enterBasicBlock' data-ref="_ZN4llvm12RegScavenger15enterBasicBlockERNS_17MachineBasicBlockE">enterBasicBlock</a>(<span class='refarg'><a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a></span>);</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="58I" title='I' data-type='MachineBasicBlock::iterator' data-ref="58I">I</dfn> = <a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>) {</td></tr>
<tr><th id="291">291</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="59MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="59MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a>;</td></tr>
<tr><th id="292">292</th><td>    <b>if</b> (!<a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>() &amp;&amp; !<a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="293">293</th><td>      <b>continue</b>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>    <i>// The RegScavenger represents registers available *after* the MI</i></td></tr>
<tr><th id="296">296</th><td><i>    // instruction pointed to by RS.getCurrentPosition().</i></td></tr>
<tr><th id="297">297</th><td><i>    // We need to have a register that is available *before* the MI is executed.</i></td></tr>
<tr><th id="298">298</th><td>    <b>if</b> (<a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="299">299</th><td>      <a class="local col7 ref" href="#57RS" title='RS' data-ref="57RS">RS</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger7forwardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::RegScavenger::forward' data-ref="_ZN4llvm12RegScavenger7forwardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">forward</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#58I" title='I' data-ref="58I">I</a>));</td></tr>
<tr><th id="300">300</th><td>    <i>// FIXME: The below just finds *a* unused register. Maybe code could be</i></td></tr>
<tr><th id="301">301</th><td><i>    // optimized more if this looks for the register that isn't used for the</i></td></tr>
<tr><th id="302">302</th><td><i>    // longest time around this place, to enable more scheduling freedom. Not</i></td></tr>
<tr><th id="303">303</th><td><i>    // sure if that would actually result in a big performance difference</i></td></tr>
<tr><th id="304">304</th><td><i>    // though. Maybe RegisterScavenger::findSurvivorBackwards has some logic</i></td></tr>
<tr><th id="305">305</th><td><i>    // already to do this - but it's unclear if that could easily be used here.</i></td></tr>
<tr><th id="306">306</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="60TmpReg" title='TmpReg' data-type='unsigned int' data-ref="60TmpReg">TmpReg</dfn> = RS.FindUnusedReg(&amp;AArch64::<span class='error' title="no member named &apos;GPR64commonRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64commonRegClass</span>);</td></tr>
<tr><th id="307">307</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-speculation-hardening&quot;)) { dbgs() &lt;&lt; &quot;RS finds &quot; &lt;&lt; ((TmpReg == 0) ? &quot;no register &quot; : &quot;register &quot;); if (TmpReg != 0) dbgs() &lt;&lt; printReg(TmpReg, TRI) &lt;&lt; &quot; &quot;; dbgs() &lt;&lt; &quot;to be available at MI &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"RS finds "</q></td></tr>
<tr><th id="308">308</th><td>                      &lt;&lt; ((TmpReg == <var>0</var>) ? <q>"no register "</q> : <q>"register "</q>);</td></tr>
<tr><th id="309">309</th><td>               <b>if</b> (TmpReg != <var>0</var>) dbgs() &lt;&lt; printReg(TmpReg, TRI) &lt;&lt; <q>" "</q>;</td></tr>
<tr><th id="310">310</th><td>               <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"to be available at MI "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>);</td></tr>
<tr><th id="311">311</th><td>    <b>if</b> (TmpReg == <var>0</var>)</td></tr>
<tr><th id="312">312</th><td>      <a class="local col6 ref" href="#56TmpRegisterNotAvailableEverywhere" title='TmpRegisterNotAvailableEverywhere' data-ref="56TmpRegisterNotAvailableEverywhere">TmpRegisterNotAvailableEverywhere</a> = <b>true</b>;</td></tr>
<tr><th id="313">313</th><td>    <b>if</b> (MI.isReturn())</td></tr>
<tr><th id="314">314</th><td>      ReturnInstructions.push_back({&amp;MI, TmpReg});</td></tr>
<tr><th id="315">315</th><td>    <b>else</b> <b>if</b> (MI.isCall())</td></tr>
<tr><th id="316">316</th><td>      CallInstructions.push_back({&amp;MI, TmpReg});</td></tr>
<tr><th id="317">317</th><td>  }</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <b>if</b> (<a class="local col6 ref" href="#56TmpRegisterNotAvailableEverywhere" title='TmpRegisterNotAvailableEverywhere' data-ref="56TmpRegisterNotAvailableEverywhere">TmpRegisterNotAvailableEverywhere</a>) {</td></tr>
<tr><th id="320">320</th><td>    <i>// When a temporary register is not available everywhere in this basic</i></td></tr>
<tr><th id="321">321</th><td><i>    // basic block where a propagate-taint-to-sp operation is needed, just</i></td></tr>
<tr><th id="322">322</th><td><i>    // emit a full speculation barrier at the start of this basic block, which</i></td></tr>
<tr><th id="323">323</th><td><i>    // renders the taint/speculation tracking in this basic block unnecessary.</i></td></tr>
<tr><th id="324">324</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_127AArch64SpeculationHardening28insertFullSpeculationBarrierERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machin15354640" title='(anonymous namespace)::AArch64SpeculationHardening::insertFullSpeculationBarrier' data-use='c' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening28insertFullSpeculationBarrierERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machin15354640">insertFullSpeculationBarrier</a>(<span class='refarg'><a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a></span>, <a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(),</td></tr>
<tr><th id="325">325</th><td>                                 <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a>(<a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="326">326</th><td>    <a class="local col5 ref" href="#45UsesFullSpeculationBarrier" title='UsesFullSpeculationBarrier' data-ref="45UsesFullSpeculationBarrier">UsesFullSpeculationBarrier</a> = <b>true</b>;</td></tr>
<tr><th id="327">327</th><td>    <a class="local col6 ref" href="#46Modified" title='Modified' data-ref="46Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="328">328</th><td>  } <b>else</b> {</td></tr>
<tr><th id="329">329</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="61MI_Reg" title='MI_Reg' data-type='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;' data-ref="61MI_Reg">MI_Reg</dfn> : <a class="local col4 ref" href="#54ReturnInstructions" title='ReturnInstructions' data-ref="54ReturnInstructions">ReturnInstructions</a>) {</td></tr>
<tr><th id="330">330</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI_Reg.second != 0) ? void (0) : __assert_fail (&quot;MI_Reg.second != 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp&quot;, 330, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#61MI_Reg" title='MI_Reg' data-ref="61MI_Reg">MI_Reg</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second">second</a> != <var>0</var>);</td></tr>
<tr><th id="331">331</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-speculation-hardening&quot;)) { dbgs() &lt;&lt; &quot; About to insert Reg to SP taint propagation with temp register &quot; &lt;&lt; printReg(MI_Reg.second, TRI) &lt;&lt; &quot; on instruction: &quot; &lt;&lt; *MI_Reg.first; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="332">332</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="333">333</th><td>          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" About to insert Reg to SP taint propagation with temp register "</q></td></tr>
<tr><th id="334">334</th><td>          <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col1 ref" href="#61MI_Reg" title='MI_Reg' data-ref="61MI_Reg">MI_Reg</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second">second</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::TRI" title='(anonymous namespace)::AArch64SpeculationHardening::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::TRI">TRI</a>)</td></tr>
<tr><th id="335">335</th><td>          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" on instruction: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col1 ref" href="#61MI_Reg" title='MI_Reg' data-ref="61MI_Reg">MI_Reg</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="336">336</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertRegToSPTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::AArch64SpeculationHardening::insertRegToSPTaintPropagation' data-use='c' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertRegToSPTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">insertRegToSPTaintPropagation</a>(<span class='refarg'><a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#61MI_Reg" title='MI_Reg' data-ref="61MI_Reg">MI_Reg</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::first' data-ref="std::pair::first">first</a>, <a class="local col1 ref" href="#61MI_Reg" title='MI_Reg' data-ref="61MI_Reg">MI_Reg</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="337">337</th><td>      <a class="local col6 ref" href="#46Modified" title='Modified' data-ref="46Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="338">338</th><td>    }</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="62MI_Reg" title='MI_Reg' data-type='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;' data-ref="62MI_Reg">MI_Reg</dfn> : <a class="local col5 ref" href="#55CallInstructions" title='CallInstructions' data-ref="55CallInstructions">CallInstructions</a>) {</td></tr>
<tr><th id="341">341</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI_Reg.second != 0) ? void (0) : __assert_fail (&quot;MI_Reg.second != 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp&quot;, 341, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#62MI_Reg" title='MI_Reg' data-ref="62MI_Reg">MI_Reg</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second">second</a> != <var>0</var>);</td></tr>
<tr><th id="342">342</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-speculation-hardening&quot;)) { dbgs() &lt;&lt; &quot; About to insert Reg to SP and back taint &quot; &quot;propagation with temp register &quot; &lt;&lt; printReg(MI_Reg.second, TRI) &lt;&lt; &quot; around instruction: &quot; &lt;&lt; *MI_Reg.first; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" About to insert Reg to SP and back taint "</q></td></tr>
<tr><th id="343">343</th><td>                           <q>"propagation with temp register "</q></td></tr>
<tr><th id="344">344</th><td>                        <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col2 ref" href="#62MI_Reg" title='MI_Reg' data-ref="62MI_Reg">MI_Reg</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second">second</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::TRI" title='(anonymous namespace)::AArch64SpeculationHardening::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::TRI">TRI</a>)</td></tr>
<tr><th id="345">345</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" around instruction: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col2 ref" href="#62MI_Reg" title='MI_Reg' data-ref="62MI_Reg">MI_Reg</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="346">346</th><td>      <i>// Just after the call:</i></td></tr>
<tr><th id="347">347</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertSPToRegTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64SpeculationHardening::insertSPToRegTaintPropagation' data-use='c' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertSPToRegTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">insertSPToRegTaintPropagation</a>(</td></tr>
<tr><th id="348">348</th><td>          <span class='refarg'><a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a></span>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a>)<a class="local col2 ref" href="#62MI_Reg" title='MI_Reg' data-ref="62MI_Reg">MI_Reg</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::first' data-ref="std::pair::first">first</a>));</td></tr>
<tr><th id="349">349</th><td>      <i>// Just before the call:</i></td></tr>
<tr><th id="350">350</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertRegToSPTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::AArch64SpeculationHardening::insertRegToSPTaintPropagation' data-use='c' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertRegToSPTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">insertRegToSPTaintPropagation</a>(<span class='refarg'><a class="local col4 ref" href="#44MBB" title='MBB' data-ref="44MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#62MI_Reg" title='MI_Reg' data-ref="62MI_Reg">MI_Reg</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::first' data-ref="std::pair::first">first</a>, <a class="local col2 ref" href="#62MI_Reg" title='MI_Reg' data-ref="62MI_Reg">MI_Reg</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="351">351</th><td>      <a class="local col6 ref" href="#46Modified" title='Modified' data-ref="46Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="352">352</th><td>    }</td></tr>
<tr><th id="353">353</th><td>  }</td></tr>
<tr><th id="354">354</th><td>  <b>return</b> <a class="local col6 ref" href="#46Modified" title='Modified' data-ref="46Modified">Modified</a>;</td></tr>
<tr><th id="355">355</th><td>}</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SpeculationHardening" title='(anonymous namespace)::AArch64SpeculationHardening' data-ref="(anonymousnamespace)::AArch64SpeculationHardening">AArch64SpeculationHardening</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertSPToRegTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64SpeculationHardening::insertSPToRegTaintPropagation' data-type='void (anonymous namespace)::AArch64SpeculationHardening::insertSPToRegTaintPropagation(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI) const' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertSPToRegTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">insertSPToRegTaintPropagation</dfn>(</td></tr>
<tr><th id="358">358</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="63MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="63MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="64MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="64MBBI">MBBI</dfn>) <em>const</em> {</td></tr>
<tr><th id="359">359</th><td>  <i>// If full control flow speculation barriers are used, emit a control flow</i></td></tr>
<tr><th id="360">360</th><td><i>  // barrier to block potential miss-speculation in flight coming in to this</i></td></tr>
<tr><th id="361">361</th><td><i>  // function.</i></td></tr>
<tr><th id="362">362</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::UseControlFlowSpeculationBarrier" title='(anonymous namespace)::AArch64SpeculationHardening::UseControlFlowSpeculationBarrier' data-use='r' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::UseControlFlowSpeculationBarrier">UseControlFlowSpeculationBarrier</a>) {</td></tr>
<tr><th id="363">363</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_127AArch64SpeculationHardening28insertFullSpeculationBarrierERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machin15354640" title='(anonymous namespace)::AArch64SpeculationHardening::insertFullSpeculationBarrier' data-use='c' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening28insertFullSpeculationBarrierERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machin15354640">insertFullSpeculationBarrier</a>(<span class='refarg'><a class="local col3 ref" href="#63MBB" title='MBB' data-ref="63MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#64MBBI" title='MBBI' data-ref="64MBBI">MBBI</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>));</td></tr>
<tr><th id="364">364</th><td>    <b>return</b>;</td></tr>
<tr><th id="365">365</th><td>  }</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <i>// CMP   SP, #0   === SUBS   xzr, SP, #0</i></td></tr>
<tr><th id="368">368</th><td>  BuildMI(MBB, MBBI, DebugLoc(), TII-&gt;get(AArch64::<span class='error' title="no member named &apos;SUBSXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXri</span>))</td></tr>
<tr><th id="369">369</th><td>      .addDef(AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)</td></tr>
<tr><th id="370">370</th><td>      .addUse(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>)</td></tr>
<tr><th id="371">371</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="372">372</th><td>      .addImm(<var>0</var>); <i>// no shift</i></td></tr>
<tr><th id="373">373</th><td>  <i>// CSETM x16, NE  === CSINV  x16, xzr, xzr, EQ</i></td></tr>
<tr><th id="374">374</th><td>  BuildMI(MBB, MBBI, DebugLoc(), TII-&gt;get(AArch64::<span class='error' title="no member named &apos;CSINVXr&apos; in namespace &apos;llvm::AArch64&apos;">CSINVXr</span>))</td></tr>
<tr><th id="375">375</th><td>      .addDef(MisspeculatingTaintReg)</td></tr>
<tr><th id="376">376</th><td>      .addUse(AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)</td></tr>
<tr><th id="377">377</th><td>      .addUse(AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)</td></tr>
<tr><th id="378">378</th><td>      .addImm(AArch64CC::EQ);</td></tr>
<tr><th id="379">379</th><td>}</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SpeculationHardening" title='(anonymous namespace)::AArch64SpeculationHardening' data-ref="(anonymousnamespace)::AArch64SpeculationHardening">AArch64SpeculationHardening</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertRegToSPTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::AArch64SpeculationHardening::insertRegToSPTaintPropagation' data-type='void (anonymous namespace)::AArch64SpeculationHardening::insertRegToSPTaintPropagation(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, unsigned int TmpReg) const' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertRegToSPTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">insertRegToSPTaintPropagation</dfn>(</td></tr>
<tr><th id="382">382</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="65MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="65MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="66MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="66MBBI">MBBI</dfn>,</td></tr>
<tr><th id="383">383</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="67TmpReg" title='TmpReg' data-type='unsigned int' data-ref="67TmpReg">TmpReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="384">384</th><td>  <i>// If full control flow speculation barriers are used, there will not be</i></td></tr>
<tr><th id="385">385</th><td><i>  // miss-speculation when returning from this function, and therefore, also</i></td></tr>
<tr><th id="386">386</th><td><i>  // no need to encode potential miss-speculation into the stack pointer.</i></td></tr>
<tr><th id="387">387</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::UseControlFlowSpeculationBarrier" title='(anonymous namespace)::AArch64SpeculationHardening::UseControlFlowSpeculationBarrier' data-use='r' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::UseControlFlowSpeculationBarrier">UseControlFlowSpeculationBarrier</a>)</td></tr>
<tr><th id="388">388</th><td>    <b>return</b>;</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <i>// mov   Xtmp, SP  === ADD  Xtmp, SP, #0</i></td></tr>
<tr><th id="391">391</th><td>  BuildMI(MBB, MBBI, DebugLoc(), TII-&gt;get(AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>))</td></tr>
<tr><th id="392">392</th><td>      .addDef(TmpReg)</td></tr>
<tr><th id="393">393</th><td>      .addUse(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>)</td></tr>
<tr><th id="394">394</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="395">395</th><td>      .addImm(<var>0</var>); <i>// no shift</i></td></tr>
<tr><th id="396">396</th><td>  <i>// and   Xtmp, Xtmp, TaintReg === AND Xtmp, Xtmp, TaintReg, #0</i></td></tr>
<tr><th id="397">397</th><td>  BuildMI(MBB, MBBI, DebugLoc(), TII-&gt;get(AArch64::<span class='error' title="no member named &apos;ANDXrs&apos; in namespace &apos;llvm::AArch64&apos;">ANDXrs</span>))</td></tr>
<tr><th id="398">398</th><td>      .addDef(TmpReg, RegState::Renamable)</td></tr>
<tr><th id="399">399</th><td>      .addUse(TmpReg, RegState::Kill | RegState::Renamable)</td></tr>
<tr><th id="400">400</th><td>      .addUse(MisspeculatingTaintReg, RegState::Kill)</td></tr>
<tr><th id="401">401</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="402">402</th><td>  <i>// mov   SP, Xtmp === ADD SP, Xtmp, #0</i></td></tr>
<tr><th id="403">403</th><td>  BuildMI(MBB, MBBI, DebugLoc(), TII-&gt;get(AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>))</td></tr>
<tr><th id="404">404</th><td>      .addDef(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>)</td></tr>
<tr><th id="405">405</th><td>      .addUse(TmpReg, RegState::Kill)</td></tr>
<tr><th id="406">406</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="407">407</th><td>      .addImm(<var>0</var>); <i>// no shift</i></td></tr>
<tr><th id="408">408</th><td>}</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SpeculationHardening" title='(anonymous namespace)::AArch64SpeculationHardening' data-ref="(anonymousnamespace)::AArch64SpeculationHardening">AArch64SpeculationHardening</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29functionUsesHardeningRegisterERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64SpeculationHardening::functionUsesHardeningRegister' data-type='bool (anonymous namespace)::AArch64SpeculationHardening::functionUsesHardeningRegister(llvm::MachineFunction &amp; MF) const' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29functionUsesHardeningRegisterERN4llvm15MachineFunctionE">functionUsesHardeningRegister</dfn>(</td></tr>
<tr><th id="411">411</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="68MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="68MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="412">412</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="69MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="69MBB">MBB</dfn> : <a class="local col8 ref" href="#68MF" title='MF' data-ref="68MF">MF</a>) {</td></tr>
<tr><th id="413">413</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="70MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="70MI">MI</dfn> : <a class="local col9 ref" href="#69MBB" title='MBB' data-ref="69MBB">MBB</a>) {</td></tr>
<tr><th id="414">414</th><td>      <i>// treat function calls specially, as the hardening register does not</i></td></tr>
<tr><th id="415">415</th><td><i>      // need to remain live across function calls.</i></td></tr>
<tr><th id="416">416</th><td>      <b>if</b> (<a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="417">417</th><td>        <b>continue</b>;</td></tr>
<tr><th id="418">418</th><td>      <b>if</b> (<a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::MisspeculatingTaintReg" title='(anonymous namespace)::AArch64SpeculationHardening::MisspeculatingTaintReg' data-use='r' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::MisspeculatingTaintReg">MisspeculatingTaintReg</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::TRI" title='(anonymous namespace)::AArch64SpeculationHardening::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::TRI">TRI</a>) ||</td></tr>
<tr><th id="419">419</th><td>          <a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::MisspeculatingTaintReg" title='(anonymous namespace)::AArch64SpeculationHardening::MisspeculatingTaintReg' data-use='r' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::MisspeculatingTaintReg">MisspeculatingTaintReg</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::TRI" title='(anonymous namespace)::AArch64SpeculationHardening::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::TRI">TRI</a>))</td></tr>
<tr><th id="420">420</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="421">421</th><td>    }</td></tr>
<tr><th id="422">422</th><td>  }</td></tr>
<tr><th id="423">423</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="424">424</th><td>}</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><i  data-doc="_ZN12_GLOBAL__N_127AArch64SpeculationHardening22makeGPRSpeculationSafeERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS5_j">// Make GPR register Reg speculation-safe by putting it through the</i></td></tr>
<tr><th id="427">427</th><td><i  data-doc="_ZN12_GLOBAL__N_127AArch64SpeculationHardening22makeGPRSpeculationSafeERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS5_j">// SpeculationSafeValue pseudo instruction, if we can't prove that</i></td></tr>
<tr><th id="428">428</th><td><i  data-doc="_ZN12_GLOBAL__N_127AArch64SpeculationHardening22makeGPRSpeculationSafeERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS5_j">// the value in the register has already been hardened.</i></td></tr>
<tr><th id="429">429</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SpeculationHardening" title='(anonymous namespace)::AArch64SpeculationHardening' data-ref="(anonymousnamespace)::AArch64SpeculationHardening">AArch64SpeculationHardening</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_127AArch64SpeculationHardening22makeGPRSpeculationSafeERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS5_j" title='(anonymous namespace)::AArch64SpeculationHardening::makeGPRSpeculationSafe' data-type='bool (anonymous namespace)::AArch64SpeculationHardening::makeGPRSpeculationSafe(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::MachineInstr &amp; MI, unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening22makeGPRSpeculationSafeERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS5_j">makeGPRSpeculationSafe</dfn>(</td></tr>
<tr><th id="430">430</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="71MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="71MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="72MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="72MBBI">MBBI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="73MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="73MI">MI</dfn>,</td></tr>
<tr><th id="431">431</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="74Reg" title='Reg' data-type='unsigned int' data-ref="74Reg">Reg</dfn>) {</td></tr>
<tr><th id="432">432</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AArch64::GPR32allRegClass.contains(Reg) || AArch64::GPR64allRegClass.contains(Reg)) ? void (0) : __assert_fail (&quot;AArch64::GPR32allRegClass.contains(Reg) || AArch64::GPR64allRegClass.contains(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp&quot;, 433, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(AArch64::<span class='error' title="no member named &apos;GPR32allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32allRegClass</span>.contains(Reg) ||</td></tr>
<tr><th id="433">433</th><td>         AArch64::<span class='error' title="no member named &apos;GPR64allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64allRegClass</span>.contains(Reg));</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <i>// Loads cannot directly load a value into the SP (nor WSP).</i></td></tr>
<tr><th id="436">436</th><td><i>  // Therefore, if Reg is SP or WSP, it is because the instruction loads from</i></td></tr>
<tr><th id="437">437</th><td><i>  // the stack through the stack pointer.</i></td></tr>
<tr><th id="438">438</th><td><i>  //</i></td></tr>
<tr><th id="439">439</th><td><i>  // Since the stack pointer is never dynamically controllable, don't harden it.</i></td></tr>
<tr><th id="440">440</th><td>  <b>if</b> (Reg == AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span> || Reg == AArch64::<span class='error' title="no member named &apos;WSP&apos; in namespace &apos;llvm::AArch64&apos;">WSP</span>)</td></tr>
<tr><th id="441">441</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <i>// Do not harden the register again if already hardened before.</i></td></tr>
<tr><th id="444">444</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::RegsAlreadyMasked" title='(anonymous namespace)::AArch64SpeculationHardening::RegsAlreadyMasked' data-use='m' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::RegsAlreadyMasked">RegsAlreadyMasked</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg">Reg</a>]</a>)</td></tr>
<tr><th id="445">445</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <em>const</em> <em>bool</em> <dfn class="local col5 decl" id="75Is64Bit" title='Is64Bit' data-type='const bool' data-ref="75Is64Bit">Is64Bit</dfn> = AArch64::<span class='error' title="no member named &apos;GPR64allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64allRegClass</span>.contains(Reg);</td></tr>
<tr><th id="448">448</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-speculation-hardening&quot;)) { dbgs() &lt;&lt; &quot;About to harden register : &quot; &lt;&lt; Reg &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"About to harden register : "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg">Reg</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="449">449</th><td>  BuildMI(MBB, MBBI, MI.getDebugLoc(),</td></tr>
<tr><th id="450">450</th><td>          TII-&gt;get(Is64Bit ? AArch64::SpeculationSafeValueX</td></tr>
<tr><th id="451">451</th><td>                           : <span class='error' title="no member named &apos;SpeculationSafeValueW&apos; in namespace &apos;llvm::AArch64&apos;; did you mean &apos;expandSpeculationSafeValue&apos;?">AArch64</span>::SpeculationSafeValueW))</td></tr>
<tr><th id="452">452</th><td>      .addDef(Reg)</td></tr>
<tr><th id="453">453</th><td>      .addUse(Reg);</td></tr>
<tr><th id="454">454</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::RegsAlreadyMasked" title='(anonymous namespace)::AArch64SpeculationHardening::RegsAlreadyMasked' data-use='m' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::RegsAlreadyMasked">RegsAlreadyMasked</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg">Reg</a>);</td></tr>
<tr><th id="455">455</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="456">456</th><td>}</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SpeculationHardening" title='(anonymous namespace)::AArch64SpeculationHardening' data-ref="(anonymousnamespace)::AArch64SpeculationHardening">AArch64SpeculationHardening</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_127AArch64SpeculationHardening8slhLoadsERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::AArch64SpeculationHardening::slhLoads' data-type='bool (anonymous namespace)::AArch64SpeculationHardening::slhLoads(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening8slhLoadsERN4llvm17MachineBasicBlockE">slhLoads</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="76MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="76MBB">MBB</dfn>) {</td></tr>
<tr><th id="459">459</th><td>  <em>bool</em> <dfn class="local col7 decl" id="77Modified" title='Modified' data-type='bool' data-ref="77Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-speculation-hardening&quot;)) { dbgs() &lt;&lt; &quot;slhLoads running on MBB: &quot; &lt;&lt; MBB; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"slhLoads running on MBB: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_17MachineBasicBlockE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_17MachineBasicBlockE">&lt;&lt;</a> <a class="local col6 ref" href="#76MBB" title='MBB' data-ref="76MBB">MBB</a>);</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::RegsAlreadyMasked" title='(anonymous namespace)::AArch64SpeculationHardening::RegsAlreadyMasked' data-use='m' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::RegsAlreadyMasked">RegsAlreadyMasked</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEv" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEv">reset</a>();</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="78MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="78MBBI">MBBI</dfn> = <a class="local col6 ref" href="#76MBB" title='MBB' data-ref="76MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col9 decl" id="79E" title='E' data-type='MachineBasicBlock::iterator' data-ref="79E">E</dfn> = <a class="local col6 ref" href="#76MBB" title='MBB' data-ref="76MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="466">466</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col0 decl" id="80NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator' data-ref="80NextMBBI">NextMBBI</dfn>;</td></tr>
<tr><th id="467">467</th><td>  <b>for</b> (; <a class="local col8 ref" href="#78MBBI" title='MBBI' data-ref="78MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#79E" title='E' data-ref="79E">E</a>; <a class="local col8 ref" href="#78MBBI" title='MBBI' data-ref="78MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col0 ref" href="#80NextMBBI" title='NextMBBI' data-ref="80NextMBBI">NextMBBI</a>) {</td></tr>
<tr><th id="468">468</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="81MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="81MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#78MBBI" title='MBBI' data-ref="78MBBI">MBBI</a>;</td></tr>
<tr><th id="469">469</th><td>    <a class="local col0 ref" href="#80NextMBBI" title='NextMBBI' data-ref="80NextMBBI">NextMBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#78MBBI" title='MBBI' data-ref="78MBBI">MBBI</a>);</td></tr>
<tr><th id="470">470</th><td>    <i>// Only harden loaded values or addresses used in loads.</i></td></tr>
<tr><th id="471">471</th><td>    <b>if</b> (!<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>())</td></tr>
<tr><th id="472">472</th><td>      <b>continue</b>;</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-speculation-hardening&quot;)) { dbgs() &lt;&lt; &quot;About to harden: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"About to harden: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>);</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>    <i>// For general purpose register loads, harden the registers loaded into.</i></td></tr>
<tr><th id="477">477</th><td><i>    // For other loads, harden the address loaded from.</i></td></tr>
<tr><th id="478">478</th><td><i>    // Masking the loaded value is expected to result in less performance</i></td></tr>
<tr><th id="479">479</th><td><i>    // overhead, as the load can still execute speculatively in comparison to</i></td></tr>
<tr><th id="480">480</th><td><i>    // when the address loaded from gets masked. However, masking is only</i></td></tr>
<tr><th id="481">481</th><td><i>    // easy to do efficiently on GPR registers, so for loads into non-GPR</i></td></tr>
<tr><th id="482">482</th><td><i>    // registers (e.g. floating point loads), mask the address loaded from.</i></td></tr>
<tr><th id="483">483</th><td>    <em>bool</em> <dfn class="local col2 decl" id="82AllDefsAreGPR" title='AllDefsAreGPR' data-type='bool' data-ref="82AllDefsAreGPR">AllDefsAreGPR</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6all_ofEOT_T0_" title='llvm::all_of' data-ref="_ZN4llvm6all_ofEOT_T0_">all_of</a>(<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZN4llvm12MachineInstr4defsEv">defs</a>(), [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="83Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="83Op">Op</dfn>) {</td></tr>
<tr><th id="484">484</th><td>      <b>return</b> Op.isReg() &amp;&amp; (AArch64::<span class='error' title="no member named &apos;GPR32allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32allRegClass</span>.contains(Op.getReg()) ||</td></tr>
<tr><th id="485">485</th><td>                            AArch64::<span class='error' title="no member named &apos;GPR64allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64allRegClass</span>.contains(Op.getReg()));</td></tr>
<tr><th id="486">486</th><td>    });</td></tr>
<tr><th id="487">487</th><td>    <i>// FIXME: it might be a worthwhile optimization to not mask loaded</i></td></tr>
<tr><th id="488">488</th><td><i>    // values if all the registers involved in address calculation are already</i></td></tr>
<tr><th id="489">489</th><td><i>    // hardened, leading to this load not able to execute on a miss-speculated</i></td></tr>
<tr><th id="490">490</th><td><i>    // path.</i></td></tr>
<tr><th id="491">491</th><td>    <em>bool</em> <dfn class="local col4 decl" id="84HardenLoadedData" title='HardenLoadedData' data-type='bool' data-ref="84HardenLoadedData">HardenLoadedData</dfn> = <a class="local col2 ref" href="#82AllDefsAreGPR" title='AllDefsAreGPR' data-ref="82AllDefsAreGPR">AllDefsAreGPR</a>;</td></tr>
<tr><th id="492">492</th><td>    <em>bool</em> <dfn class="local col5 decl" id="85HardenAddressLoadedFrom" title='HardenAddressLoadedFrom' data-type='bool' data-ref="85HardenAddressLoadedFrom">HardenAddressLoadedFrom</dfn> = !<a class="local col4 ref" href="#84HardenLoadedData" title='HardenLoadedData' data-ref="84HardenLoadedData">HardenLoadedData</a>;</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>    <i>// First remove registers from AlreadyMaskedRegisters if their value is</i></td></tr>
<tr><th id="495">495</th><td><i>    // updated by this instruction - it makes them contain a new value that is</i></td></tr>
<tr><th id="496">496</th><td><i>    // not guaranteed to already have been masked.</i></td></tr>
<tr><th id="497">497</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col6 decl" id="86Op" title='Op' data-type='llvm::MachineOperand' data-ref="86Op">Op</dfn> : <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZN4llvm12MachineInstr4defsEv">defs</a>())</td></tr>
<tr><th id="498">498</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col7 decl" id="87AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="87AI">AI</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col6 ref" href="#86Op" title='Op' data-ref="86Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::TRI" title='(anonymous namespace)::AArch64SpeculationHardening::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::TRI">TRI</a>, <b>true</b>); <a class="local col7 ref" href="#87AI" title='AI' data-ref="87AI">AI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col7 ref" href="#87AI" title='AI' data-ref="87AI">AI</a>)</td></tr>
<tr><th id="499">499</th><td>        <a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::RegsAlreadyMasked" title='(anonymous namespace)::AArch64SpeculationHardening::RegsAlreadyMasked' data-use='m' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::RegsAlreadyMasked">RegsAlreadyMasked</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col7 ref" href="#87AI" title='AI' data-ref="87AI">AI</a>);</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>    <i>// FIXME: loads from the stack with an immediate offset from the stack</i></td></tr>
<tr><th id="502">502</th><td><i>    // pointer probably shouldn't be hardened, which could result in a</i></td></tr>
<tr><th id="503">503</th><td><i>    // significant optimization. See section "Dont check loads from</i></td></tr>
<tr><th id="504">504</th><td><i>    // compile-time constant stack offsets", in</i></td></tr>
<tr><th id="505">505</th><td><i>    // <a href="https://llvm.org/docs/SpeculativeLoadHardening.html">https://llvm.org/docs/SpeculativeLoadHardening.html</a></i></td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>    <b>if</b> (<a class="local col4 ref" href="#84HardenLoadedData" title='HardenLoadedData' data-ref="84HardenLoadedData">HardenLoadedData</a>)</td></tr>
<tr><th id="508">508</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="88Def" title='Def' data-type='llvm::MachineOperand' data-ref="88Def">Def</dfn> : <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZN4llvm12MachineInstr4defsEv">defs</a>()) {</td></tr>
<tr><th id="509">509</th><td>        <b>if</b> (<a class="local col8 ref" href="#88Def" title='Def' data-ref="88Def">Def</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="510">510</th><td>          <i>// Do not mask a register that is not used further.</i></td></tr>
<tr><th id="511">511</th><td>          <b>continue</b>;</td></tr>
<tr><th id="512">512</th><td>        <i>// FIXME: For pre/post-increment addressing modes, the base register</i></td></tr>
<tr><th id="513">513</th><td><i>        // used in address calculation is also defined by this instruction.</i></td></tr>
<tr><th id="514">514</th><td><i>        // It might be a worthwhile optimization to not harden that</i></td></tr>
<tr><th id="515">515</th><td><i>        // base register increment/decrement when the increment/decrement is</i></td></tr>
<tr><th id="516">516</th><td><i>        // an immediate.</i></td></tr>
<tr><th id="517">517</th><td>        <a class="local col7 ref" href="#77Modified" title='Modified' data-ref="77Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_127AArch64SpeculationHardening22makeGPRSpeculationSafeERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS5_j" title='(anonymous namespace)::AArch64SpeculationHardening::makeGPRSpeculationSafe' data-use='c' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening22makeGPRSpeculationSafeERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS5_j">makeGPRSpeculationSafe</a>(<span class='refarg'><a class="local col6 ref" href="#76MBB" title='MBB' data-ref="76MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#80NextMBBI" title='NextMBBI' data-ref="80NextMBBI">NextMBBI</a>, <span class='refarg'><a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a></span>, <a class="local col8 ref" href="#88Def" title='Def' data-ref="88Def">Def</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="518">518</th><td>      }</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>    <b>if</b> (<a class="local col5 ref" href="#85HardenAddressLoadedFrom" title='HardenAddressLoadedFrom' data-ref="85HardenAddressLoadedFrom">HardenAddressLoadedFrom</a>)</td></tr>
<tr><th id="521">521</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="89Use" title='Use' data-type='llvm::MachineOperand' data-ref="89Use">Use</dfn> : <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="522">522</th><td>        <b>if</b> (!<a class="local col9 ref" href="#89Use" title='Use' data-ref="89Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="523">523</th><td>          <b>continue</b>;</td></tr>
<tr><th id="524">524</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="90Reg" title='Reg' data-type='unsigned int' data-ref="90Reg">Reg</dfn> = <a class="local col9 ref" href="#89Use" title='Use' data-ref="89Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="525">525</th><td>        <i>// Some loads of floating point data have implicit defs/uses on a</i></td></tr>
<tr><th id="526">526</th><td><i>        // super register of that floating point data. Some examples:</i></td></tr>
<tr><th id="527">527</th><td><i>        // $s0 = LDRSui $sp, 22, implicit-def $q0</i></td></tr>
<tr><th id="528">528</th><td><i>        // $q0 = LD1i64 $q0, 1, renamable $x0</i></td></tr>
<tr><th id="529">529</th><td><i>        // We need to filter out these uses for non-GPR register which occur</i></td></tr>
<tr><th id="530">530</th><td><i>        // because the load partially fills a non-GPR register with the loaded</i></td></tr>
<tr><th id="531">531</th><td><i>        // data. Just skipping all non-GPR registers is safe (for now) as all</i></td></tr>
<tr><th id="532">532</th><td><i>        // AArch64 load instructions only use GPR registers to perform the</i></td></tr>
<tr><th id="533">533</th><td><i>        // address calculation. FIXME: However that might change once we can</i></td></tr>
<tr><th id="534">534</th><td><i>        // produce SVE gather instructions.</i></td></tr>
<tr><th id="535">535</th><td>        <b>if</b> (!(AArch64::<span class='error' title="no member named &apos;GPR32allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32allRegClass</span>.contains(Reg) ||</td></tr>
<tr><th id="536">536</th><td>              AArch64::<span class='error' title="no member named &apos;GPR64allRegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64allRegClass</span>.contains(Reg)))</td></tr>
<tr><th id="537">537</th><td>          <b>continue</b>;</td></tr>
<tr><th id="538">538</th><td>        <a class="local col7 ref" href="#77Modified" title='Modified' data-ref="77Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_127AArch64SpeculationHardening22makeGPRSpeculationSafeERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS5_j" title='(anonymous namespace)::AArch64SpeculationHardening::makeGPRSpeculationSafe' data-use='c' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening22makeGPRSpeculationSafeERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS5_j">makeGPRSpeculationSafe</a>(<span class='refarg'><a class="local col6 ref" href="#76MBB" title='MBB' data-ref="76MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#78MBBI" title='MBBI' data-ref="78MBBI">MBBI</a>, <span class='refarg'><a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a></span>, <a class="local col0 ref" href="#90Reg" title='Reg' data-ref="90Reg">Reg</a>);</td></tr>
<tr><th id="539">539</th><td>      }</td></tr>
<tr><th id="540">540</th><td>  }</td></tr>
<tr><th id="541">541</th><td>  <b>return</b> <a class="local col7 ref" href="#77Modified" title='Modified' data-ref="77Modified">Modified</a>;</td></tr>
<tr><th id="542">542</th><td>}</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_127AArch64SpeculationHardening26expandSpeculationSafeValueERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">/// <span class="command">\brief</span> If MBBI references a pseudo instruction that should be expanded</i></td></tr>
<tr><th id="545">545</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_127AArch64SpeculationHardening26expandSpeculationSafeValueERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">/// here, do the expansion and return true. Otherwise return false.</i></td></tr>
<tr><th id="546">546</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SpeculationHardening" title='(anonymous namespace)::AArch64SpeculationHardening' data-ref="(anonymousnamespace)::AArch64SpeculationHardening">AArch64SpeculationHardening</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_127AArch64SpeculationHardening26expandSpeculationSafeValueERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb" title='(anonymous namespace)::AArch64SpeculationHardening::expandSpeculationSafeValue' data-type='bool (anonymous namespace)::AArch64SpeculationHardening::expandSpeculationSafeValue(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, bool UsesFullSpeculationBarrier)' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening26expandSpeculationSafeValueERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">expandSpeculationSafeValue</dfn>(</td></tr>
<tr><th id="547">547</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="91MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="91MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="92MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="92MBBI">MBBI</dfn>,</td></tr>
<tr><th id="548">548</th><td>    <em>bool</em> <dfn class="local col3 decl" id="93UsesFullSpeculationBarrier" title='UsesFullSpeculationBarrier' data-type='bool' data-ref="93UsesFullSpeculationBarrier">UsesFullSpeculationBarrier</dfn>) {</td></tr>
<tr><th id="549">549</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="94MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="94MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#92MBBI" title='MBBI' data-ref="92MBBI">MBBI</a>;</td></tr>
<tr><th id="550">550</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="95Opcode" title='Opcode' data-type='unsigned int' data-ref="95Opcode">Opcode</dfn> = <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="551">551</th><td>  <em>bool</em> <dfn class="local col6 decl" id="96Is64Bit" title='Is64Bit' data-type='bool' data-ref="96Is64Bit">Is64Bit</dfn> = <b>true</b>;</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  <b>switch</b> (Opcode) {</td></tr>
<tr><th id="554">554</th><td>  <b>default</b>:</td></tr>
<tr><th id="555">555</th><td>    <b>break</b>;</td></tr>
<tr><th id="556">556</th><td>  <b>case</b> <span class='error' title="no member named &apos;SpeculationSafeValueW&apos; in namespace &apos;llvm::AArch64&apos;; did you mean &apos;expandSpeculationSafeValue&apos;?">AArch64</span>::<span class='error' title="reference to non-static member function must be called">SpeculationSafeValueW</span>:</td></tr>
<tr><th id="557">557</th><td>    Is64Bit = <b>false</b>;</td></tr>
<tr><th id="558">558</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="559">559</th><td>  <b>case</b> <span class='error' title="no member named &apos;SpeculationSafeValueX&apos; in namespace &apos;llvm::AArch64&apos;; did you mean &apos;expandSpeculationSafeValue&apos;?">AArch64</span>::<span class='error' title="reference to non-static member function must be called">SpeculationSafeValueX</span>:</td></tr>
<tr><th id="560">560</th><td>    <i>// Just remove the SpeculationSafe pseudo's if control flow</i></td></tr>
<tr><th id="561">561</th><td><i>    // miss-speculation isn't happening because we're already inserting barriers</i></td></tr>
<tr><th id="562">562</th><td><i>    // to guarantee that.</i></td></tr>
<tr><th id="563">563</th><td>    <b>if</b> (!UseControlFlowSpeculationBarrier &amp;&amp; !UsesFullSpeculationBarrier) {</td></tr>
<tr><th id="564">564</th><td>      <em>unsigned</em> DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="565">565</th><td>      <em>unsigned</em> SrcReg = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="566">566</th><td>      <i>// Mark this register and all its aliasing registers as needing to be</i></td></tr>
<tr><th id="567">567</th><td><i>      // value speculation hardened before its next use, by using a CSDB</i></td></tr>
<tr><th id="568">568</th><td><i>      // barrier instruction.</i></td></tr>
<tr><th id="569">569</th><td>      <b>for</b> (MachineOperand Op : MI.defs())</td></tr>
<tr><th id="570">570</th><td>        <b>for</b> (MCRegAliasIterator AI(Op.getReg(), TRI, <b>true</b>); AI.isValid(); ++AI)</td></tr>
<tr><th id="571">571</th><td>          RegsNeedingCSDBBeforeUse.set(*AI);</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>      <i>// Mask off with taint state.</i></td></tr>
<tr><th id="574">574</th><td>      BuildMI(MBB, MBBI, MI.getDebugLoc(),</td></tr>
<tr><th id="575">575</th><td>              Is64Bit ? TII-&gt;get(AArch64::<span class='error' title="no member named &apos;ANDXrs&apos; in namespace &apos;llvm::AArch64&apos;">ANDXrs</span>) : TII-&gt;get(AArch64::<span class='error' title="no member named &apos;ANDWrs&apos; in namespace &apos;llvm::AArch64&apos;">ANDWrs</span>))</td></tr>
<tr><th id="576">576</th><td>          .addDef(DstReg)</td></tr>
<tr><th id="577">577</th><td>          .addUse(SrcReg, RegState::Kill)</td></tr>
<tr><th id="578">578</th><td>          .addUse(Is64Bit ? MisspeculatingTaintReg</td></tr>
<tr><th id="579">579</th><td>                          : MisspeculatingTaintReg32Bit)</td></tr>
<tr><th id="580">580</th><td>          .addImm(<var>0</var>);</td></tr>
<tr><th id="581">581</th><td>    }</td></tr>
<tr><th id="582">582</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="583">583</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="584">584</th><td>  }</td></tr>
<tr><th id="585">585</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="586">586</th><td>}</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SpeculationHardening" title='(anonymous namespace)::AArch64SpeculationHardening' data-ref="(anonymousnamespace)::AArch64SpeculationHardening">AArch64SpeculationHardening</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_127AArch64SpeculationHardening10insertCSDBERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE" title='(anonymous namespace)::AArch64SpeculationHardening::insertCSDB' data-type='bool (anonymous namespace)::AArch64SpeculationHardening::insertCSDB(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::DebugLoc DL)' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening10insertCSDBERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE">insertCSDB</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="97MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="97MBB">MBB</dfn>,</td></tr>
<tr><th id="589">589</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="98MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="98MBBI">MBBI</dfn>,</td></tr>
<tr><th id="590">590</th><td>                                             <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="99DL" title='DL' data-type='llvm::DebugLoc' data-ref="99DL">DL</dfn>) {</td></tr>
<tr><th id="591">591</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!UseControlFlowSpeculationBarrier &amp;&amp; &quot;No need to insert CSDBs when &quot; &quot;control flow miss-speculation &quot; &quot;is already blocked&quot;) ? void (0) : __assert_fail (&quot;!UseControlFlowSpeculationBarrier &amp;&amp; \&quot;No need to insert CSDBs when \&quot; \&quot;control flow miss-speculation \&quot; \&quot;is already blocked\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp&quot;, 593, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::UseControlFlowSpeculationBarrier" title='(anonymous namespace)::AArch64SpeculationHardening::UseControlFlowSpeculationBarrier' data-use='r' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::UseControlFlowSpeculationBarrier">UseControlFlowSpeculationBarrier</a> &amp;&amp; <q>"No need to insert CSDBs when "</q></td></tr>
<tr><th id="592">592</th><td>                                              <q>"control flow miss-speculation "</q></td></tr>
<tr><th id="593">593</th><td>                                              <q>"is already blocked"</q>);</td></tr>
<tr><th id="594">594</th><td>  <i>// insert data value speculation barrier (CSDB)</i></td></tr>
<tr><th id="595">595</th><td>  BuildMI(MBB, MBBI, DL, TII-&gt;get(AArch64::<span class='error' title="no member named &apos;HINT&apos; in namespace &apos;llvm::AArch64&apos;">HINT</span>)).addImm(<var>0x14</var>);</td></tr>
<tr><th id="596">596</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse" title='(anonymous namespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse' data-use='m' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse">RegsNeedingCSDBBeforeUse</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEv" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEv">reset</a>();</td></tr>
<tr><th id="597">597</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="598">598</th><td>}</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SpeculationHardening" title='(anonymous namespace)::AArch64SpeculationHardening' data-ref="(anonymousnamespace)::AArch64SpeculationHardening">AArch64SpeculationHardening</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_127AArch64SpeculationHardening32lowerSpeculationSafeValuePseudosERN4llvm17MachineBasicBlockEb" title='(anonymous namespace)::AArch64SpeculationHardening::lowerSpeculationSafeValuePseudos' data-type='bool (anonymous namespace)::AArch64SpeculationHardening::lowerSpeculationSafeValuePseudos(llvm::MachineBasicBlock &amp; MBB, bool UsesFullSpeculationBarrier)' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening32lowerSpeculationSafeValuePseudosERN4llvm17MachineBasicBlockEb">lowerSpeculationSafeValuePseudos</dfn>(</td></tr>
<tr><th id="601">601</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="100MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="100MBB">MBB</dfn>, <em>bool</em> <dfn class="local col1 decl" id="101UsesFullSpeculationBarrier" title='UsesFullSpeculationBarrier' data-type='bool' data-ref="101UsesFullSpeculationBarrier">UsesFullSpeculationBarrier</dfn>) {</td></tr>
<tr><th id="602">602</th><td>  <em>bool</em> <dfn class="local col2 decl" id="102Modified" title='Modified' data-type='bool' data-ref="102Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse" title='(anonymous namespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse' data-use='m' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse">RegsNeedingCSDBBeforeUse</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEv" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEv">reset</a>();</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>  <i>// The following loop iterates over all instructions in the basic block,</i></td></tr>
<tr><th id="607">607</th><td><i>  // and performs 2 operations:</i></td></tr>
<tr><th id="608">608</th><td><i>  // 1. Insert a CSDB at this location if needed.</i></td></tr>
<tr><th id="609">609</th><td><i>  // 2. Expand the SpeculationSafeValuePseudo if the current instruction is</i></td></tr>
<tr><th id="610">610</th><td><i>  // one.</i></td></tr>
<tr><th id="611">611</th><td><i>  //</i></td></tr>
<tr><th id="612">612</th><td><i>  // The insertion of the CSDB is done as late as possible (i.e. just before</i></td></tr>
<tr><th id="613">613</th><td><i>  // the use of a masked register), in the hope that that will reduce the</i></td></tr>
<tr><th id="614">614</th><td><i>  // total number of CSDBs in a block when there are multiple masked registers</i></td></tr>
<tr><th id="615">615</th><td><i>  // in the block.</i></td></tr>
<tr><th id="616">616</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="103MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="103MBBI">MBBI</dfn> = <a class="local col0 ref" href="#100MBB" title='MBB' data-ref="100MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col4 decl" id="104E" title='E' data-type='MachineBasicBlock::iterator' data-ref="104E">E</dfn> = <a class="local col0 ref" href="#100MBB" title='MBB' data-ref="100MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="617">617</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col5 decl" id="105DL" title='DL' data-type='llvm::DebugLoc' data-ref="105DL">DL</dfn>;</td></tr>
<tr><th id="618">618</th><td>  <b>while</b> (<a class="local col3 ref" href="#103MBBI" title='MBBI' data-ref="103MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#104E" title='E' data-ref="104E">E</a>) {</td></tr>
<tr><th id="619">619</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="106MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="106MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#103MBBI" title='MBBI' data-ref="103MBBI">MBBI</a>;</td></tr>
<tr><th id="620">620</th><td>    <a class="local col5 ref" href="#105DL" title='DL' data-ref="105DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="621">621</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="107NMBBI" title='NMBBI' data-type='MachineBasicBlock::iterator' data-ref="107NMBBI">NMBBI</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#103MBBI" title='MBBI' data-ref="103MBBI">MBBI</a>);</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>    <i>// First check if a CSDB needs to be inserted due to earlier registers</i></td></tr>
<tr><th id="624">624</th><td><i>    // that were masked and that are used by the next instruction.</i></td></tr>
<tr><th id="625">625</th><td><i>    // Also emit the barrier on any potential control flow changes.</i></td></tr>
<tr><th id="626">626</th><td>    <em>bool</em> <dfn class="local col8 decl" id="108NeedToEmitBarrier" title='NeedToEmitBarrier' data-type='bool' data-ref="108NeedToEmitBarrier">NeedToEmitBarrier</dfn> = <b>false</b>;</td></tr>
<tr><th id="627">627</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse" title='(anonymous namespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse' data-use='m' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse">RegsNeedingCSDBBeforeUse</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector3anyEv" title='llvm::BitVector::any' data-ref="_ZNK4llvm9BitVector3anyEv">any</a>() &amp;&amp; (<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>()))</td></tr>
<tr><th id="628">628</th><td>      <a class="local col8 ref" href="#108NeedToEmitBarrier" title='NeedToEmitBarrier' data-ref="108NeedToEmitBarrier">NeedToEmitBarrier</a> = <b>true</b>;</td></tr>
<tr><th id="629">629</th><td>    <b>if</b> (!<a class="local col8 ref" href="#108NeedToEmitBarrier" title='NeedToEmitBarrier' data-ref="108NeedToEmitBarrier">NeedToEmitBarrier</a>)</td></tr>
<tr><th id="630">630</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col9 decl" id="109Op" title='Op' data-type='llvm::MachineOperand' data-ref="109Op">Op</dfn> : <a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv">uses</a>())</td></tr>
<tr><th id="631">631</th><td>        <b>if</b> (<a class="local col9 ref" href="#109Op" title='Op' data-ref="109Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="ref fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse" title='(anonymous namespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse' data-use='m' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse">RegsNeedingCSDBBeforeUse</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col9 ref" href="#109Op" title='Op' data-ref="109Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()]</a>) {</td></tr>
<tr><th id="632">632</th><td>          <a class="local col8 ref" href="#108NeedToEmitBarrier" title='NeedToEmitBarrier' data-ref="108NeedToEmitBarrier">NeedToEmitBarrier</a> = <b>true</b>;</td></tr>
<tr><th id="633">633</th><td>          <b>break</b>;</td></tr>
<tr><th id="634">634</th><td>        }</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td>    <b>if</b> (<a class="local col8 ref" href="#108NeedToEmitBarrier" title='NeedToEmitBarrier' data-ref="108NeedToEmitBarrier">NeedToEmitBarrier</a> &amp;&amp; !<a class="local col1 ref" href="#101UsesFullSpeculationBarrier" title='UsesFullSpeculationBarrier' data-ref="101UsesFullSpeculationBarrier">UsesFullSpeculationBarrier</a>)</td></tr>
<tr><th id="637">637</th><td>      <a class="local col2 ref" href="#102Modified" title='Modified' data-ref="102Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_127AArch64SpeculationHardening10insertCSDBERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE" title='(anonymous namespace)::AArch64SpeculationHardening::insertCSDB' data-use='c' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening10insertCSDBERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE">insertCSDB</a>(<span class='refarg'><a class="local col0 ref" href="#100MBB" title='MBB' data-ref="100MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#103MBBI" title='MBBI' data-ref="103MBBI">MBBI</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#105DL" title='DL' data-ref="105DL">DL</a>);</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>    <a class="local col2 ref" href="#102Modified" title='Modified' data-ref="102Modified">Modified</a> |=</td></tr>
<tr><th id="640">640</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_127AArch64SpeculationHardening26expandSpeculationSafeValueERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb" title='(anonymous namespace)::AArch64SpeculationHardening::expandSpeculationSafeValue' data-use='c' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening26expandSpeculationSafeValueERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">expandSpeculationSafeValue</a>(<span class='refarg'><a class="local col0 ref" href="#100MBB" title='MBB' data-ref="100MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#103MBBI" title='MBBI' data-ref="103MBBI">MBBI</a>, <a class="local col1 ref" href="#101UsesFullSpeculationBarrier" title='UsesFullSpeculationBarrier' data-ref="101UsesFullSpeculationBarrier">UsesFullSpeculationBarrier</a>);</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>    <a class="local col3 ref" href="#103MBBI" title='MBBI' data-ref="103MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col7 ref" href="#107NMBBI" title='NMBBI' data-ref="107NMBBI">NMBBI</a>;</td></tr>
<tr><th id="643">643</th><td>  }</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse" title='(anonymous namespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse' data-use='m' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse">RegsNeedingCSDBBeforeUse</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector3anyEv" title='llvm::BitVector::any' data-ref="_ZNK4llvm9BitVector3anyEv">any</a>() &amp;&amp; !<a class="local col1 ref" href="#101UsesFullSpeculationBarrier" title='UsesFullSpeculationBarrier' data-ref="101UsesFullSpeculationBarrier">UsesFullSpeculationBarrier</a>)</td></tr>
<tr><th id="646">646</th><td>    <a class="local col2 ref" href="#102Modified" title='Modified' data-ref="102Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_127AArch64SpeculationHardening10insertCSDBERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE" title='(anonymous namespace)::AArch64SpeculationHardening::insertCSDB' data-use='c' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening10insertCSDBERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE">insertCSDB</a>(<span class='refarg'><a class="local col0 ref" href="#100MBB" title='MBB' data-ref="100MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#103MBBI" title='MBBI' data-ref="103MBBI">MBBI</a>, <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#105DL" title='DL' data-ref="105DL">DL</a>);</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>  <b>return</b> <a class="local col2 ref" href="#102Modified" title='Modified' data-ref="102Modified">Modified</a>;</td></tr>
<tr><th id="649">649</th><td>}</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64SpeculationHardening" title='(anonymous namespace)::AArch64SpeculationHardening' data-ref="(anonymousnamespace)::AArch64SpeculationHardening">AArch64SpeculationHardening</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_127AArch64SpeculationHardening20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64SpeculationHardening::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64SpeculationHardening::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="110MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="110MF">MF</dfn>) {</td></tr>
<tr><th id="652">652</th><td>  <b>if</b> (!MF.getFunction().hasFnAttribute(Attribute::<span class='error' title="no member named &apos;SpeculativeLoadHardening&apos; in &apos;llvm::Attribute&apos;">SpeculativeLoadHardening</span>))</td></tr>
<tr><th id="653">653</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>  MisspeculatingTaintReg = AArch64::<span class='error' title="no member named &apos;X16&apos; in namespace &apos;llvm::AArch64&apos;">X16</span>;</td></tr>
<tr><th id="656">656</th><td>  MisspeculatingTaintReg32Bit = AArch64::<span class='error' title="no member named &apos;W16&apos; in namespace &apos;llvm::AArch64&apos;">W16</span>;</td></tr>
<tr><th id="657">657</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::TII" title='(anonymous namespace)::AArch64SpeculationHardening::TII' data-use='w' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::TII">TII</a> = <a class="local col0 ref" href="#110MF" title='MF' data-ref="110MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="658">658</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::TRI" title='(anonymous namespace)::AArch64SpeculationHardening::TRI' data-use='w' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::TRI">TRI</a> = <a class="local col0 ref" href="#110MF" title='MF' data-ref="110MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="659">659</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse" title='(anonymous namespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse' data-use='m' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::RegsNeedingCSDBBeforeUse">RegsNeedingCSDBBeforeUse</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb">resize</a>(<a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::TRI" title='(anonymous namespace)::AArch64SpeculationHardening::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="660">660</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::RegsAlreadyMasked" title='(anonymous namespace)::AArch64SpeculationHardening::RegsAlreadyMasked' data-use='m' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::RegsAlreadyMasked">RegsAlreadyMasked</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb">resize</a>(<a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::TRI" title='(anonymous namespace)::AArch64SpeculationHardening::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="661">661</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64SpeculationHardening::UseControlFlowSpeculationBarrier" title='(anonymous namespace)::AArch64SpeculationHardening::UseControlFlowSpeculationBarrier' data-use='w' data-ref="(anonymousnamespace)::AArch64SpeculationHardening::UseControlFlowSpeculationBarrier">UseControlFlowSpeculationBarrier</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29functionUsesHardeningRegisterERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64SpeculationHardening::functionUsesHardeningRegister' data-use='c' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29functionUsesHardeningRegisterERN4llvm15MachineFunctionE">functionUsesHardeningRegister</a>(<span class='refarg'><a class="local col0 ref" href="#110MF" title='MF' data-ref="110MF">MF</a></span>);</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>  <em>bool</em> <dfn class="local col1 decl" id="111Modified" title='Modified' data-type='bool' data-ref="111Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td>  <i>// Step 1: Enable automatic insertion of SpeculationSafeValue.</i></td></tr>
<tr><th id="666">666</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="ref" href="#HardenLoads" title='HardenLoads' data-ref="HardenLoads">HardenLoads</a>) {</td></tr>
<tr><th id="667">667</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-speculation-hardening&quot;)) { dbgs() &lt;&lt; &quot;***** AArch64SpeculationHardening - automatic insertion of &quot; &quot;SpeculationSafeValue intrinsics *****\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="668">668</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"***** AArch64SpeculationHardening - automatic insertion of "</q></td></tr>
<tr><th id="669">669</th><td>                  <q>"SpeculationSafeValue intrinsics *****\n"</q>);</td></tr>
<tr><th id="670">670</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="112MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="112MBB">MBB</dfn> : <a class="local col0 ref" href="#110MF" title='MF' data-ref="110MF">MF</a>)</td></tr>
<tr><th id="671">671</th><td>      <a class="local col1 ref" href="#111Modified" title='Modified' data-ref="111Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_127AArch64SpeculationHardening8slhLoadsERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::AArch64SpeculationHardening::slhLoads' data-use='c' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening8slhLoadsERN4llvm17MachineBasicBlockE">slhLoads</a>(<span class='refarg'><a class="local col2 ref" href="#112MBB" title='MBB' data-ref="112MBB">MBB</a></span>);</td></tr>
<tr><th id="672">672</th><td>  }</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>  <i>// 2. Add instrumentation code to function entry and exits.</i></td></tr>
<tr><th id="675">675</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-speculation-hardening&quot;)) { dbgs() &lt;&lt; &quot;***** AArch64SpeculationHardening - track control flow *****\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="676">676</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="677">677</th><td>      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"***** AArch64SpeculationHardening - track control flow *****\n"</q>);</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="113EntryBlocks" title='EntryBlocks' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 2&gt;' data-ref="113EntryBlocks">EntryBlocks</dfn>;</td></tr>
<tr><th id="680">680</th><td>  <a class="local col3 ref" href="#113EntryBlocks" title='EntryBlocks' data-ref="113EntryBlocks">EntryBlocks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col0 ref" href="#110MF" title='MF' data-ref="110MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZN4llvm15MachineFunction5frontEv">front</a>());</td></tr>
<tr><th id="681">681</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::LandingPadInfo" title='llvm::LandingPadInfo' data-ref="llvm::LandingPadInfo">LandingPadInfo</a> &amp;<dfn class="local col4 decl" id="114LPI" title='LPI' data-type='const llvm::LandingPadInfo &amp;' data-ref="114LPI">LPI</dfn> : <a class="local col0 ref" href="#110MF" title='MF' data-ref="110MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction14getLandingPadsEv" title='llvm::MachineFunction::getLandingPads' data-ref="_ZNK4llvm15MachineFunction14getLandingPadsEv">getLandingPads</a>())</td></tr>
<tr><th id="682">682</th><td>    <a class="local col3 ref" href="#113EntryBlocks" title='EntryBlocks' data-ref="113EntryBlocks">EntryBlocks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#114LPI" title='LPI' data-ref="114LPI">LPI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::LandingPadInfo::LandingPadBlock" title='llvm::LandingPadInfo::LandingPadBlock' data-ref="llvm::LandingPadInfo::LandingPadBlock">LandingPadBlock</a>);</td></tr>
<tr><th id="683">683</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="115Entry" title='Entry' data-type='llvm::MachineBasicBlock *' data-ref="115Entry">Entry</dfn> : <a class="local col3 ref" href="#113EntryBlocks" title='EntryBlocks' data-ref="113EntryBlocks">EntryBlocks</a>)</td></tr>
<tr><th id="684">684</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertSPToRegTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64SpeculationHardening::insertSPToRegTaintPropagation' data-use='c' data-ref="_ZNK12_GLOBAL__N_127AArch64SpeculationHardening29insertSPToRegTaintPropagationERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">insertSPToRegTaintPropagation</a>(</td></tr>
<tr><th id="685">685</th><td>        <span class='refarg'>*<a class="local col5 ref" href="#115Entry" title='Entry' data-ref="115Entry">Entry</a></span>, <a class="local col5 ref" href="#115Entry" title='Entry' data-ref="115Entry">Entry</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock22SkipPHIsLabelsAndDebugENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::SkipPHIsLabelsAndDebug' data-ref="_ZN4llvm17MachineBasicBlock22SkipPHIsLabelsAndDebugENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">SkipPHIsLabelsAndDebug</a>(<a class="local col5 ref" href="#115Entry" title='Entry' data-ref="115Entry">Entry</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()));</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>  <i>// 3. Add instrumentation code to every basic block.</i></td></tr>
<tr><th id="688">688</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="116MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="116MBB">MBB</dfn> : <a class="local col0 ref" href="#110MF" title='MF' data-ref="110MF">MF</a>) {</td></tr>
<tr><th id="689">689</th><td>    <em>bool</em> <dfn class="local col7 decl" id="117UsesFullSpeculationBarrier" title='UsesFullSpeculationBarrier' data-type='bool' data-ref="117UsesFullSpeculationBarrier">UsesFullSpeculationBarrier</dfn> = <b>false</b>;</td></tr>
<tr><th id="690">690</th><td>    <a class="local col1 ref" href="#111Modified" title='Modified' data-ref="111Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_127AArch64SpeculationHardening21instrumentControlFlowERN4llvm17MachineBasicBlockERb" title='(anonymous namespace)::AArch64SpeculationHardening::instrumentControlFlow' data-use='c' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening21instrumentControlFlowERN4llvm17MachineBasicBlockERb">instrumentControlFlow</a>(<span class='refarg'><a class="local col6 ref" href="#116MBB" title='MBB' data-ref="116MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#117UsesFullSpeculationBarrier" title='UsesFullSpeculationBarrier' data-ref="117UsesFullSpeculationBarrier">UsesFullSpeculationBarrier</a></span>);</td></tr>
<tr><th id="691">691</th><td>    <a class="local col1 ref" href="#111Modified" title='Modified' data-ref="111Modified">Modified</a> |=</td></tr>
<tr><th id="692">692</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_127AArch64SpeculationHardening32lowerSpeculationSafeValuePseudosERN4llvm17MachineBasicBlockEb" title='(anonymous namespace)::AArch64SpeculationHardening::lowerSpeculationSafeValuePseudos' data-use='c' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardening32lowerSpeculationSafeValuePseudosERN4llvm17MachineBasicBlockEb">lowerSpeculationSafeValuePseudos</a>(<span class='refarg'><a class="local col6 ref" href="#116MBB" title='MBB' data-ref="116MBB">MBB</a></span>, <a class="local col7 ref" href="#117UsesFullSpeculationBarrier" title='UsesFullSpeculationBarrier' data-ref="117UsesFullSpeculationBarrier">UsesFullSpeculationBarrier</a>);</td></tr>
<tr><th id="693">693</th><td>  }</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  <b>return</b> <a class="local col1 ref" href="#111Modified" title='Modified' data-ref="111Modified">Modified</a>;</td></tr>
<tr><th id="696">696</th><td>}</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td><i class="doc">/// <span class="command">\brief</span> Returns an instance of the pseudo instruction expansion pass.</i></td></tr>
<tr><th id="699">699</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm37createAArch64SpeculationHardeningPassEv" title='llvm::createAArch64SpeculationHardeningPass' data-ref="_ZN4llvm37createAArch64SpeculationHardeningPassEv">createAArch64SpeculationHardeningPass</dfn>() {</td></tr>
<tr><th id="700">700</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AArch64SpeculationHardening" title='(anonymous namespace)::AArch64SpeculationHardening' data-ref="(anonymousnamespace)::AArch64SpeculationHardening">AArch64SpeculationHardening</a><a class="tu ref" href="#_ZN12_GLOBAL__N_127AArch64SpeculationHardeningC1Ev" title='(anonymous namespace)::AArch64SpeculationHardening::AArch64SpeculationHardening' data-use='c' data-ref="_ZN12_GLOBAL__N_127AArch64SpeculationHardeningC1Ev">(</a>);</td></tr>
<tr><th id="701">701</th><td>}</td></tr>
<tr><th id="702">702</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
