<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Input / Output - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon.svg">
        <link rel="shortcut icon" href="../../favicon.png">
        <link rel="stylesheet" href="../../css/variables.css">
        <link rel="stylesheet" href="../../css/general.css">
        <link rel="stylesheet" href="../../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="inputoutput"><a class="header" href="#inputoutput">Input/Output</a></h1>
<h2 id="tile-iol"><a class="header" href="#tile-iol">Tile IO.L</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int"><a class="header" href="#switchbox-int">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="6">TCELL0_SINGLE.H0</td><td>TCELL0_LONG.IO.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.IO.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.IO.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.IO.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H0.0</td><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H0.1</td><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H1.0</td><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H1.1</td><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.W.0</td><td>TCELL0_IO.DBUF.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.0.W.1</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.W.2</td><td>TCELL0_IO.DBUF.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.W.0</td><td>TCELL0_IO.DBUF.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.1.W.1</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.W.2</td><td>TCELL0_IO.DBUF.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.V0</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.V1</td><td>TCELL0_IO.DOUBLE.0.W.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.H3</td><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.V0</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.V1</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.TBUF0.TS</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.TBUF1.TS</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB0.O1</td><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.OK</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.IK</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.TS</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB1.O1</td><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.OK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.IK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.TS</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0"><a class="header" href="#bel-tbuf0">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1"><a class="header" href="#bel-tbuf1">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H2</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0"><a class="header" href="#bel-pullup_tbuf0">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1"><a class="header" href="#bel-pullup_tbuf1">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io0"><a class="header" href="#bel-io0">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.LR.IOB0.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.LR.IOB0.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB0.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB0.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.G3.W</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB0.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1"><a class="header" href="#bel-io1">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.LR.IOB1.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.LR.IOB1.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB1.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB1.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.F3.W</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB1.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec0"><a class="header" href="#bel-dec0">Bel DEC0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L bel DEC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.LR.IOB0.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec1"><a class="header" href="#bel-dec1">Bel DEC1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L bel DEC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.CLB.C3.W</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec2"><a class="header" href="#bel-dec2">Bel DEC2</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L bel DEC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.LR.IOB1.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H1</td><td>TBUF0.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H2</td><td>TBUF1.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:DEC.V0</td><td>DEC0.O1, DEC1.O1, DEC2.O1</td></tr>
<tr><td>TCELL0:DEC.V1</td><td>DEC0.O2, DEC1.O2, DEC2.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.F3.W</td><td>IO1.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.G3.W</td><td>IO0.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.C3.W</td><td>DEC1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.TS</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.TS</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.IOB0.O1</td><td>IO0.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB0.OK</td><td>IO0.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.IK</td><td>IO0.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.TS</td><td>IO0.T</td></tr>
<tr><td>TCELL0:IMUX.IOB1.O1</td><td>IO1.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB1.OK</td><td>IO1.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.IK</td><td>IO1.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.TS</td><td>IO1.T</td></tr>
<tr><td>TCELL0:OUT.LR.IOB0.I1</td><td>IO0.I1, DEC0.I</td></tr>
<tr><td>TCELL0:OUT.LR.IOB0.I2</td><td>IO0.I2</td></tr>
<tr><td>TCELL0:OUT.LR.IOB1.I1</td><td>IO1.I1, DEC2.I</td></tr>
<tr><td>TCELL0:OUT.LR.IOB1.I2</td><td>IO1.I2</td></tr>
</tbody>
</table></div>
<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="21">Frame</th></tr>
<tr>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td>-</td>
<td title="0.19.9">
<a href="#tile-xc4000a-IO.L-IO0:INV.T">~IO0:INV.T</a>
</td>
<td title="0.18.9">
<a href="#tile-xc4000a-IO.L-IO0:READBACK_OFF">~IO0:READBACK_OFF</a>
</td>
<td title="0.17.9">
<a href="#tile-xc4000a-IO.L-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td title="0.16.9">
<a href="#tile-xc4000a-IO.L-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc4000a-IO.L-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc4000a-IO.L-IO0:SLEW">IO0:SLEW[0]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc4000a-IO.L-INT:MUX.LONG.H3">INT:MUX.LONG.H3[3]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[4]</a>
</td>
<td title="0.11.9">
<a href="#tile-xc4000a-IO.L-IO0:SLEW">IO0:SLEW[1]</a>
</td>
<td title="0.10.9">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[1]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc4000a-IO.L-INT:MUX.LONG.H3">INT:MUX.LONG.H3[1]</a>
</td>
<td title="0.8.9">
<a href="#tile-xc4000a-IO.L-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.7.9">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[2]</a>
</td>
<td title="0.6.9">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[3]</a>
</td>
<td title="0.5.9">
<a href="#tile-xc4000a-IO.L-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[4]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc4000a-IO.L-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1[0]</a>
</td>
<td title="0.3.9">
<a href="#tile-xc4000a-IO.L-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[2]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc4000a-IO.L-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[0]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td title="0.20.8">
<a href="#tile-xc4000a-IO.L-IO0:IFF_D">IO0:IFF_D[0]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc4000a-IO.L-IO0:OFF_USED">IO0:OFF_USED</a>
</td>
<td title="0.18.8">
<a href="#tile-xc4000a-IO.L-IO0:PULL">IO0:PULL[0]</a>
</td>
<td title="0.17.8">
<a href="#tile-xc4000a-IO.L-IO0:INV.OFF_D">~IO0:INV.OFF_D</a>
</td>
<td title="0.16.8">
<a href="#tile-xc4000a-IO.L-IO0:READBACK_I2">~IO0:READBACK_I2</a>
</td>
<td title="0.15.8">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[5]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[0]</a>
</td>
<td title="0.13.8">
<a href="#tile-xc4000a-IO.L-IO0:OFF_SRVAL">~IO0:OFF_SRVAL</a>
</td>
<td title="0.12.8">
<a href="#tile-xc4000a-IO.L-IO0:MUX.OFF_D">IO0:MUX.OFF_D[0]</a>
</td>
<td title="0.11.8">
<a href="#tile-xc4000a-IO.L-IO0:INV.OFF_CLK">~IO0:INV.OFF_CLK</a>
</td>
<td title="0.10.8">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[0]</a>
</td>
<td title="0.9.8">
<a href="#tile-xc4000a-IO.L-INT:MUX.LONG.H3">INT:MUX.LONG.H3[0]</a>
</td>
<td title="0.8.8">
<a href="#tile-xc4000a-IO.L-INT:MUX.LONG.H3">INT:MUX.LONG.H3[2]</a>
</td>
<td title="0.7.8">
<a href="#tile-xc4000a-IO.L-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1[1]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc4000a-IO.L-INT:PASS.IO.DOUBLE.0.W.2.0.IO.DBUF.V0">~INT:PASS.IO.DOUBLE.0.W.2.0.IO.DBUF.V0</a>
</td>
<td title="0.5.8">
<a href="#tile-xc4000a-IO.L-IO0:PULL">IO0:PULL[1]</a>
</td>
<td title="0.4.8">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.2">~INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.2</a>
</td>
<td title="0.3.8">
<a href="#tile-xc4000a-IO.L-INT:PASS.IO.DOUBLE.1.W.2.0.IO.DBUF.V0">~INT:PASS.IO.DOUBLE.1.W.2.0.IO.DBUF.V0</a>
</td>
<td title="0.2.8">
<a href="#tile-xc4000a-IO.L-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[1]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc4000a-IO.L-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[3]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.0">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.0</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.20.7">
<a href="#tile-xc4000a-IO.L-IO0:I2MUX">IO0:I2MUX[1]</a>
</td>
<td title="0.19.7">
<a href="#tile-xc4000a-IO.L-IO0:I2MUX">IO0:I2MUX[0]</a>
</td>
<td title="0.18.7">
<a href="#tile-xc4000a-IO.L-IO0:I2MUX">IO0:I2MUX[2]</a>
</td>
<td title="0.17.7">
<a href="#tile-xc4000a-IO.L-IO0:INV.IFF_CLK">~IO0:INV.IFF_CLK</a>
</td>
<td title="0.16.7">
<a href="#tile-xc4000a-IO.L-IO0:IFF_SRVAL">~IO0:IFF_SRVAL</a>
</td>
<td title="0.15.7">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[2]</a>
</td>
<td title="0.14.7">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[3]</a>
</td>
<td title="0.13.7">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[1]</a>
</td>
<td title="0.12.7">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[6]</a>
</td>
<td title="0.11.7">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[4]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[7]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[7]</a>
</td>
<td title="0.8.7">
<a href="#tile-xc4000a-IO.L-INT:PASS.SINGLE.H0.0.DEC.V1">~INT:PASS.SINGLE.H0.0.DEC.V1</a>
</td>
<td title="0.7.7">
<a href="#tile-xc4000a-IO.L-INT:PASS.SINGLE.H2.0.DEC.V1">~INT:PASS.SINGLE.H2.0.DEC.V1</a>
</td>
<td title="0.6.7">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.1">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.1</a>
</td>
<td title="0.5.7">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.1">~INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.1</a>
</td>
<td title="0.4.7">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.0">~INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.0</a>
</td>
<td title="0.3.7">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.2">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.2</a>
</td>
<td title="0.2.7">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.1">~INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.1</a>
</td>
<td title="0.1.7">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.1">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.1</a>
</td>
<td title="0.0.7">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.0">~INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.0</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.20.6">
<a href="#tile-xc4000a-IO.L-IO0:I1MUX">IO0:I1MUX[1]</a>
</td>
<td title="0.19.6">
<a href="#tile-xc4000a-IO.L-IO0:I1MUX">IO0:I1MUX[0]</a>
</td>
<td title="0.18.6">
<a href="#tile-xc4000a-IO.L-IO0:I1MUX">IO0:I1MUX[2]</a>
</td>
<td title="0.17.6">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[4]</a>
</td>
<td title="0.16.6">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[0]</a>
</td>
<td title="0.15.6">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[1]</a>
</td>
<td title="0.14.6">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[5]</a>
</td>
<td title="0.13.6">
<a href="#tile-xc4000a-IO.L-DEC1:O1_N">DEC1:O1_N</a>
</td>
<td title="0.12.6">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[6]</a>
</td>
<td title="0.11.6">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[3]</a>
</td>
<td title="0.10.6">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[2]</a>
</td>
<td title="0.9.6">
<a href="#tile-xc4000a-IO.L-INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB0.I2">~INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.8.6">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.2">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.2</a>
</td>
<td title="0.7.6">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.1">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.1</a>
</td>
<td title="0.6.6">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.0">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.0</a>
</td>
<td title="0.5.6">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.0">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.0</a>
</td>
<td title="0.4.6">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.IO.DOUBLE.1.W.0.IO.DOUBLE.1.W.2">~INT:BIPASS.IO.DOUBLE.1.W.0.IO.DOUBLE.1.W.2</a>
</td>
<td title="0.3.6">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.2">~INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.2</a>
</td>
<td title="0.2.6">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.IO.DOUBLE.0.W.0.IO.DOUBLE.0.W.2">~INT:BIPASS.IO.DOUBLE.0.W.0.IO.DOUBLE.0.W.2</a>
</td>
<td title="0.1.6">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.2">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.2</a>
</td>
<td title="0.0.6">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.2">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.2</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.20.5">
<a href="#tile-xc4000a-IO.L-IO1:READBACK_I2">~IO1:READBACK_I2</a>
</td>
<td title="0.19.5">
<a href="#tile-xc4000a-IO.L-IO1:READBACK_I1">~IO1:READBACK_I1</a>
</td>
<td title="0.18.5">
<a href="#tile-xc4000a-IO.L-IO0:READBACK_I1">~IO0:READBACK_I1</a>
</td>
<td title="0.17.5">
<a href="#tile-xc4000a-IO.L-DEC1:O2_P">~DEC1:O2_P</a>
</td>
<td title="0.16.5">
<a href="#tile-xc4000a-IO.L-DEC2:O2_N">~DEC2:O2_N</a>
</td>
<td title="0.15.5">
<a href="#tile-xc4000a-IO.L-IO1:INV.IFF_CLK">~IO1:INV.IFF_CLK</a>
</td>
<td title="0.14.5">
<a href="#tile-xc4000a-IO.L-DEC2:O1_P">DEC2:O1_P</a>
</td>
<td title="0.13.5">
<a href="#tile-xc4000a-IO.L-DEC1:O1_P">~DEC1:O1_P</a>
</td>
<td title="0.12.5">
<a href="#tile-xc4000a-IO.L-INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB1.I1.S">~INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.11.5">
<a href="#tile-xc4000a-IO.L-INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S">~INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.10.5">
<a href="#tile-xc4000a-IO.L-INT:PASS.SINGLE.H1.0.DEC.V0">~INT:PASS.SINGLE.H1.0.DEC.V0</a>
</td>
<td title="0.9.5">
<a href="#tile-xc4000a-IO.L-INT:PASS.SINGLE.H3.0.DEC.V0">~INT:PASS.SINGLE.H3.0.DEC.V0</a>
</td>
<td title="0.8.5">
<a href="#tile-xc4000a-IO.L-INT:PASS.SINGLE.H3.0.LONG.IO.V1">~INT:PASS.SINGLE.H3.0.LONG.IO.V1</a>
</td>
<td title="0.7.5">
<a href="#tile-xc4000a-IO.L-INT:PASS.SINGLE.H1.0.LONG.IO.V1">~INT:PASS.SINGLE.H1.0.LONG.IO.V1</a>
</td>
<td title="0.6.5">
<a href="#tile-xc4000a-IO.L-INT:PASS.IO.DOUBLE.0.W.0.0.IO.DBUF.V1">~INT:PASS.IO.DOUBLE.0.W.0.0.IO.DBUF.V1</a>
</td>
<td title="0.5.5">
<a href="#tile-xc4000a-IO.L-INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1">~INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.4.5">
<a href="#tile-xc4000a-IO.L-INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB1.I2.S">~INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.3.5">
<a href="#tile-xc4000a-IO.L-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[2]</a>
</td>
<td title="0.2.5">
<a href="#tile-xc4000a-IO.L-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[0]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc4000a-IO.L-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[1]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc4000a-IO.L-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[3]</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.20.4">
<a href="#tile-xc4000a-IO.L-IO1:I1MUX">IO1:I1MUX[1]</a>
</td>
<td title="0.19.4">
<a href="#tile-xc4000a-IO.L-IO1:I1MUX">IO1:I1MUX[0]</a>
</td>
<td title="0.18.4">
<a href="#tile-xc4000a-IO.L-IO1:I1MUX">IO1:I1MUX[2]</a>
</td>
<td title="0.17.4">
<a href="#tile-xc4000a-IO.L-DEC1:O2_N">DEC1:O2_N</a>
</td>
<td title="0.16.4">
<a href="#tile-xc4000a-IO.L-DEC2:O2_P">DEC2:O2_P</a>
</td>
<td title="0.15.4">
<a href="#tile-xc4000a-IO.L-DEC0:O2_P">~DEC0:O2_P</a>
</td>
<td title="0.14.4">
<a href="#tile-xc4000a-IO.L-DEC2:O1_N">~DEC2:O1_N</a>
</td>
<td title="0.13.4">
<a href="#tile-xc4000a-IO.L-DEC0:O1_P">~DEC0:O1_P</a>
</td>
<td title="0.12.4">
<a href="#tile-xc4000a-IO.L-INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB0.I1">~INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.11.4">
<a href="#tile-xc4000a-IO.L-INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S">~INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.10.4">
<a href="#tile-xc4000a-IO.L-INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.9.4">
<a href="#tile-xc4000a-IO.L-INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.8.4">
<a href="#tile-xc4000a-IO.L-INT:PASS.IO.DOUBLE.1.W.0.0.IO.DBUF.V1">~INT:PASS.IO.DOUBLE.1.W.0.0.IO.DBUF.V1</a>
</td>
<td title="0.7.4">
<a href="#tile-xc4000a-IO.L-INT:PASS.SINGLE.H0.0.LONG.IO.V0">~INT:PASS.SINGLE.H0.0.LONG.IO.V0</a>
</td>
<td title="0.6.4">
<a href="#tile-xc4000a-IO.L-INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1">~INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.5.4">
<a href="#tile-xc4000a-IO.L-INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S">~INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.4.4">
<a href="#tile-xc4000a-IO.L-INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S">~INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.3.4">
<a href="#tile-xc4000a-IO.L-INT:PASS.SINGLE.H2.0.LONG.IO.V0">~INT:PASS.SINGLE.H2.0.LONG.IO.V0</a>
</td>
<td title="0.2.4">
<a href="#tile-xc4000a-IO.L-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[4]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.0">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.0</a>
</td>
<td title="0.0.4">
<a href="#tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.1">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.1</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.20.3">
<a href="#tile-xc4000a-IO.L-IO1:I2MUX">IO1:I2MUX[1]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc4000a-IO.L-IO1:I2MUX">IO1:I2MUX[0]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc4000a-IO.L-IO1:I2MUX">IO1:I2MUX[2]</a>
</td>
<td title="0.17.3">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[2]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc4000a-IO.L-DEC0:O2_N">DEC0:O2_N</a>
</td>
<td title="0.14.3">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[5]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc4000a-IO.L-DEC0:O1_N">DEC0:O1_N</a>
</td>
<td title="0.12.3">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[0]</a>
</td>
<td title="0.11.3">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[4]</a>
</td>
<td title="0.10.3">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[7]</a>
</td>
<td title="0.9.3">
<a href="#tile-xc4000a-IO.L-TBUF1:DRIVE1">~TBUF1:DRIVE1</a>
</td>
<td title="0.8.3">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[4]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[2]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[5]</a>
</td>
<td>-</td>
<td title="0.4.3">
<a href="#tile-xc4000a-IO.L-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0[1]</a>
</td>
<td title="0.3.3">
<a href="#tile-xc4000a-IO.L-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0[0]</a>
</td>
<td title="0.2.3">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[2]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[5]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc4000a-IO.L-TBUF0:DRIVE1">~TBUF0:DRIVE1</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.20.2">
<a href="#tile-xc4000a-IO.L-IO1:OFF_USED">IO1:OFF_USED</a>
</td>
<td title="0.19.2">
<a href="#tile-xc4000a-IO.L-IO1:IFF_D">IO1:IFF_D[0]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc4000a-IO.L-IO1:IFF_SRVAL">~IO1:IFF_SRVAL</a>
</td>
<td title="0.17.2">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[2]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[1]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[5]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[0]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[3]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[3]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[6]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[4]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[6]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[7]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[0]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[3]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[0]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[3]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[4]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td title="0.20.1">
<a href="#tile-xc4000a-IO.L-IO1:PULL">IO1:PULL[1]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc4000a-IO.L-IO1:INV.OFF_D">~IO1:INV.OFF_D</a>
</td>
<td title="0.18.1">
<a href="#tile-xc4000a-IO.L-IO1:OFF_SRVAL">~IO1:OFF_SRVAL</a>
</td>
<td title="0.17.1">
<a href="#tile-xc4000a-IO.L-IO1:MUX.OFF_D">IO1:MUX.OFF_D[0]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc4000a-IO.L-IO1:READBACK_OFF">~IO1:READBACK_OFF</a>
</td>
<td title="0.15.1">
<a href="#tile-xc4000a-IO.L-IO1:OMUX">IO1:OMUX[2]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[1]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[3]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[4]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[2]</a>
</td>
<td title="0.9.1">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[3]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[1]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[4]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[3]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[1]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[2]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[3]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[4]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.20.0">
<a href="#tile-xc4000a-IO.L-IO1:PULL">IO1:PULL[0]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc4000a-IO.L-IO1:SLEW">IO1:SLEW[0]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc4000a-IO.L-IO1:INV.OFF_CLK">~IO1:INV.OFF_CLK</a>
</td>
<td title="0.17.0">
<a href="#tile-xc4000a-IO.L-IO1:INV.T">~IO1:INV.T</a>
</td>
<td title="0.16.0">
<a href="#tile-xc4000a-IO.L-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc4000a-IO.L-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[2]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc4000a-IO.L-IO1:SLEW">IO1:SLEW[1]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[4]</a>
</td>
<td title="0.11.0">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[0]</a>
</td>
<td title="0.10.0">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[1]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[2]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[3]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[0]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[0]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[2]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[4]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc4000a-IO.L-INT:MUX.LONG.H0">INT:MUX.LONG.H0[0]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc4000a-IO.L-INT:MUX.LONG.H0">INT:MUX.LONG.H0[1]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc4000a-IO.L-INT:MUX.LONG.H0">INT:MUX.LONG.H0[3]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc4000a-IO.L-INT:MUX.LONG.H0">INT:MUX.LONG.H0[2]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>
<tr>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="1.0.9">
<a href="#tile-xc4000a-IO.L-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-DEC0:O1_N">DEC0:O1_N</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-DEC0:O2_N">DEC0:O2_N</th>
<th>0.15.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-DEC1:O1_N">DEC1:O1_N</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-DEC1:O2_N">DEC1:O2_N</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-DEC2:O1_P">DEC2:O1_P</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-DEC2:O2_P">DEC2:O2_P</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO0:OFF_USED">IO0:OFF_USED</th>
<th>0.19.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO1:OFF_USED">IO1:OFF_USED</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-DEC0:O1_P">DEC0:O1_P</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-DEC0:O2_P">DEC0:O2_P</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-DEC1:O1_P">DEC1:O1_P</th>
<th>0.13.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-DEC1:O2_P">DEC1:O2_P</th>
<th>0.17.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-DEC2:O1_N">DEC2:O1_N</th>
<th>0.14.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-DEC2:O2_N">DEC2:O2_N</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.0">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.0</th>
<th>0.0.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.1">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.1</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.2">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.2</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.0">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.0</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.1">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.1</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.2">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.2</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.0">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.0</th>
<th>0.6.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.1">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.1</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.2">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.2</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.0">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.0</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.1">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.1</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.2">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.2</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.IO.DOUBLE.0.W.0.IO.DOUBLE.0.W.2">INT:BIPASS.IO.DOUBLE.0.W.0.IO.DOUBLE.0.W.2</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.IO.DOUBLE.1.W.0.IO.DOUBLE.1.W.2">INT:BIPASS.IO.DOUBLE.1.W.0.IO.DOUBLE.1.W.2</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.0">INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.0</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.2">INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.2</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.1">INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.1</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.0">INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.0</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.2">INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.2</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.1">INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.1</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB1.I1.S">INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB1.I1.S</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB0.I1">INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB0.I1</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB0.I2">INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB0.I2</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB1.I2.S">INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB1.I2.S</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.IO.DOUBLE.0.W.0.0.IO.DBUF.V1">INT:PASS.IO.DOUBLE.0.W.0.0.IO.DBUF.V1</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.IO.DOUBLE.0.W.2.0.IO.DBUF.V0">INT:PASS.IO.DOUBLE.0.W.2.0.IO.DBUF.V0</th>
<th>0.6.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.IO.DOUBLE.1.W.0.0.IO.DBUF.V1">INT:PASS.IO.DOUBLE.1.W.0.0.IO.DBUF.V1</th>
<th>0.8.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.IO.DOUBLE.1.W.2.0.IO.DBUF.V0">INT:PASS.IO.DOUBLE.1.W.2.0.IO.DBUF.V0</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.SINGLE.H0.0.DEC.V1">INT:PASS.SINGLE.H0.0.DEC.V1</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.SINGLE.H0.0.LONG.IO.V0">INT:PASS.SINGLE.H0.0.LONG.IO.V0</th>
<th>0.7.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1">INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S">INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.SINGLE.H1.0.DEC.V0">INT:PASS.SINGLE.H1.0.DEC.V0</th>
<th>0.10.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.SINGLE.H1.0.LONG.IO.V1">INT:PASS.SINGLE.H1.0.LONG.IO.V1</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S">INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.SINGLE.H2.0.DEC.V1">INT:PASS.SINGLE.H2.0.DEC.V1</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.SINGLE.H2.0.LONG.IO.V0">INT:PASS.SINGLE.H2.0.LONG.IO.V0</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1">INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S">INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.SINGLE.H3.0.DEC.V0">INT:PASS.SINGLE.H3.0.DEC.V0</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.SINGLE.H3.0.LONG.IO.V1">INT:PASS.SINGLE.H3.0.LONG.IO.V1</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S">INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO0:IFF_SRVAL">IO0:IFF_SRVAL</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO0:INV.IFF_CLK">IO0:INV.IFF_CLK</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO0:INV.OFF_CLK">IO0:INV.OFF_CLK</th>
<th>0.11.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO0:INV.OFF_D">IO0:INV.OFF_D</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO0:INV.T">IO0:INV.T</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO0:OFF_SRVAL">IO0:OFF_SRVAL</th>
<th>0.13.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO0:READBACK_I1">IO0:READBACK_I1</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO0:READBACK_I2">IO0:READBACK_I2</th>
<th>0.16.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO0:READBACK_OFF">IO0:READBACK_OFF</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO1:IFF_SRVAL">IO1:IFF_SRVAL</th>
<th>0.18.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO1:INV.IFF_CLK">IO1:INV.IFF_CLK</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO1:INV.OFF_CLK">IO1:INV.OFF_CLK</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO1:INV.OFF_D">IO1:INV.OFF_D</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO1:INV.T">IO1:INV.T</th>
<th>0.17.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO1:OFF_SRVAL">IO1:OFF_SRVAL</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO1:READBACK_I1">IO1:READBACK_I1</th>
<th>0.19.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO1:READBACK_I2">IO1:READBACK_I2</th>
<th>0.20.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO1:READBACK_OFF">IO1:READBACK_OFF</th>
<th>0.16.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>1.0.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.8.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-TBUF0:DRIVE1">TBUF0:DRIVE1</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-TBUF1:DRIVE1">TBUF1:DRIVE1</th>
<th>0.9.3</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK</th>
<th>0.10.7</th>
<th>0.12.6</th>
<th>0.14.6</th>
<th>0.17.6</th>
<th>0.11.6</th>
<th>0.10.6</th>
<th>0.15.6</th>
<th>0.16.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1</th>
<th>0.12.9</th>
<th>0.6.9</th>
<th>0.7.9</th>
<th>0.10.9</th>
<th>0.10.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.H0.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK</th>
<th>0.9.7</th>
<th>0.12.7</th>
<th>0.15.8</th>
<th>0.11.7</th>
<th>0.14.7</th>
<th>0.15.7</th>
<th>0.13.7</th>
<th>0.14.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS</th>
<th>0.1.3</th>
<th>0.2.2</th>
<th>0.5.2</th>
<th>0.2.3</th>
<th>0.1.2</th>
<th>0.4.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK</th>
<th>0.10.3</th>
<th>0.11.2</th>
<th>0.14.3</th>
<th>0.11.3</th>
<th>0.12.2</th>
<th>0.16.3</th>
<th>0.17.3</th>
<th>0.12.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1</th>
<th>0.12.0</th>
<th>0.13.1</th>
<th>0.14.0</th>
<th>0.14.1</th>
<th>0.12.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DOUBLE.H0.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK</th>
<th>0.8.2</th>
<th>0.9.2</th>
<th>0.15.2</th>
<th>0.10.2</th>
<th>0.13.2</th>
<th>0.17.2</th>
<th>0.16.2</th>
<th>0.14.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS</th>
<th>0.6.3</th>
<th>0.8.3</th>
<th>0.3.2</th>
<th>0.7.3</th>
<th>0.6.2</th>
<th>0.7.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.4.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS</th>
<th>0.4.0</th>
<th>0.6.1</th>
<th>0.5.0</th>
<th>0.5.1</th>
<th>0.6.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS</th>
<th>0.7.1</th>
<th>0.8.0</th>
<th>0.9.0</th>
<th>0.8.1</th>
<th>0.7.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.W.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I</th>
<th>0.11.1</th>
<th>0.9.1</th>
<th>0.10.1</th>
<th>0.10.0</th>
<th>0.11.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.W.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0</th>
<th>0.4.3</th>
<th>0.3.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1</th>
<th>0.7.8</th>
<th>0.4.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.W.2</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-INT:MUX.LONG.H0">INT:MUX.LONG.H0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-INT:MUX.LONG.H3">INT:MUX.LONG.H3</th>
<th>0.13.9</th>
<th>0.8.8</th>
<th>0.9.9</th>
<th>0.9.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0</th>
<th>0.2.4</th>
<th>0.0.5</th>
<th>0.3.5</th>
<th>0.1.5</th>
<th>0.2.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1</th>
<th>0.5.9</th>
<th>0.1.8</th>
<th>0.3.9</th>
<th>0.2.8</th>
<th>0.2.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-IO0:I1MUX">IO0:I1MUX</th>
<th>0.18.6</th>
<th>0.20.6</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO0:I2MUX">IO0:I2MUX</th>
<th>0.18.7</th>
<th>0.20.7</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO1:I1MUX">IO1:I1MUX</th>
<th>0.18.4</th>
<th>0.20.4</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO1:I2MUX">IO1:I2MUX</th>
<th>0.18.3</th>
<th>0.20.3</th>
<th>0.19.3</th>
</tr>
</thead>
<tbody>
<tr><td>I</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IQL</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IQ</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-IO0:IFF_D">IO0:IFF_D</th>
<th>0.20.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO1:IFF_D">IO1:IFF_D</th>
<th>0.19.2</th>
</tr>
</thead>
<tbody>
<tr><td>DELAY</td>
<td>0</td>
</tr>
<tr><td>I</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-IO0:MUX.OFF_D">IO0:MUX.OFF_D</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO1:MUX.OFF_D">IO1:MUX.OFF_D</th>
<th>0.17.1</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-IO0:OMUX">IO0:OMUX</th>
<th>0.17.9</th>
<th>0.16.9</th>
<th>0.15.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO1:OMUX">IO1:OMUX</th>
<th>0.15.1</th>
<th>0.16.0</th>
<th>0.15.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O1.INV</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>O2.INV</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-IO0:PULL">IO0:PULL</th>
<th>0.5.8</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO1:PULL">IO1:PULL</th>
<th>0.20.1</th>
<th>0.20.0</th>
</tr>
</thead>
<tbody>
<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PULLDOWN</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L-IO0:SLEW">IO0:SLEW</th>
<th>0.11.9</th>
<th>0.14.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.L-IO1:SLEW">IO1:SLEW</th>
<th>0.13.0</th>
<th>0.19.0</th>
</tr>
</thead>
<tbody>
<tr><td>FAST</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MEDSLOW</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>MEDFAST</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SLOW</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-iolt"><a class="header" href="#tile-iolt">Tile IO.L.T</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-1"><a class="header" href="#switchbox-int-1">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L.T switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="6">TCELL0_SINGLE.H0</td><td>TCELL0_LONG.IO.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.IO.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.IO.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.IO.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H0.0</td><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H0.1</td><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H1.0</td><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H1.1</td><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.W.0</td><td>TCELL0_IO.DBUF.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.0.W.1</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.W.2</td><td>TCELL0_IO.DBUF.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.W.0</td><td>TCELL0_IO.DBUF.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.1.W.1</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.W.2</td><td>TCELL0_IO.DBUF.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.V0</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.V1</td><td>TCELL0_IO.DOUBLE.0.W.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.H3</td><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.V0</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.V1</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.TBUF0.TS</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.TBUF1.TS</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB0.O1</td><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.OK</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.IK</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.TS</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB1.O1</td><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.OK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.IK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.TS</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-1"><a class="header" href="#bel-tbuf0-1">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L.T bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-1"><a class="header" href="#bel-tbuf1-1">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L.T bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H2</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-1"><a class="header" href="#bel-pullup_tbuf0-1">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L.T bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-1"><a class="header" href="#bel-pullup_tbuf1-1">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L.T bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io0-1"><a class="header" href="#bel-io0-1">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L.T bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKIN</td><td>output</td><td>TCELL0:OUT.IOB.CLKIN</td></tr>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.LR.IOB0.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.LR.IOB0.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB0.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB0.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.G3.W</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB0.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-1"><a class="header" href="#bel-io1-1">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L.T bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.LR.IOB1.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.LR.IOB1.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB1.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB1.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.F3.W</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB1.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec0-1"><a class="header" href="#bel-dec0-1">Bel DEC0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L.T bel DEC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.LR.IOB0.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec1-1"><a class="header" href="#bel-dec1-1">Bel DEC1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L.T bel DEC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.CLB.C3.W</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec2-1"><a class="header" href="#bel-dec2-1">Bel DEC2</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L.T bel DEC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.LR.IOB1.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L.T bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H1</td><td>TBUF0.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H2</td><td>TBUF1.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:DEC.V0</td><td>DEC0.O1, DEC1.O1, DEC2.O1</td></tr>
<tr><td>TCELL0:DEC.V1</td><td>DEC0.O2, DEC1.O2, DEC2.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.F3.W</td><td>IO1.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.G3.W</td><td>IO0.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.C3.W</td><td>DEC1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.TS</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.TS</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.IOB0.O1</td><td>IO0.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB0.OK</td><td>IO0.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.IK</td><td>IO0.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.TS</td><td>IO0.T</td></tr>
<tr><td>TCELL0:IMUX.IOB1.O1</td><td>IO1.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB1.OK</td><td>IO1.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.IK</td><td>IO1.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.TS</td><td>IO1.T</td></tr>
<tr><td>TCELL0:OUT.LR.IOB0.I1</td><td>IO0.I1, DEC0.I</td></tr>
<tr><td>TCELL0:OUT.LR.IOB0.I2</td><td>IO0.I2</td></tr>
<tr><td>TCELL0:OUT.LR.IOB1.I1</td><td>IO1.I1, DEC2.I</td></tr>
<tr><td>TCELL0:OUT.LR.IOB1.I2</td><td>IO1.I2</td></tr>
<tr><td>TCELL0:OUT.IOB.CLKIN</td><td>IO0.CLKIN</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L.T bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="21">Frame</th></tr>
<tr>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td>-</td>
<td title="0.19.9">
<a href="#tile-xc4000a-IO.L.T-IO0:INV.T">~IO0:INV.T</a>
</td>
<td title="0.18.9">
<a href="#tile-xc4000a-IO.L.T-IO0:READBACK_OFF">~IO0:READBACK_OFF</a>
</td>
<td title="0.17.9">
<a href="#tile-xc4000a-IO.L.T-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td title="0.16.9">
<a href="#tile-xc4000a-IO.L.T-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc4000a-IO.L.T-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc4000a-IO.L.T-IO0:SLEW">IO0:SLEW[0]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.LONG.H3">INT:MUX.LONG.H3[3]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[4]</a>
</td>
<td title="0.11.9">
<a href="#tile-xc4000a-IO.L.T-IO0:SLEW">IO0:SLEW[1]</a>
</td>
<td title="0.10.9">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[1]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.LONG.H3">INT:MUX.LONG.H3[1]</a>
</td>
<td title="0.8.9">
<a href="#tile-xc4000a-IO.L.T-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.7.9">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[2]</a>
</td>
<td title="0.6.9">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[3]</a>
</td>
<td title="0.5.9">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[4]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1[0]</a>
</td>
<td title="0.3.9">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[2]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[0]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td title="0.20.8">
<a href="#tile-xc4000a-IO.L.T-IO0:IFF_D">IO0:IFF_D[0]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc4000a-IO.L.T-IO0:OFF_USED">IO0:OFF_USED</a>
</td>
<td title="0.18.8">
<a href="#tile-xc4000a-IO.L.T-IO0:PULL">IO0:PULL[0]</a>
</td>
<td title="0.17.8">
<a href="#tile-xc4000a-IO.L.T-IO0:INV.OFF_D">~IO0:INV.OFF_D</a>
</td>
<td title="0.16.8">
<a href="#tile-xc4000a-IO.L.T-IO0:READBACK_I2">~IO0:READBACK_I2</a>
</td>
<td title="0.15.8">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[5]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[0]</a>
</td>
<td title="0.13.8">
<a href="#tile-xc4000a-IO.L.T-IO0:OFF_SRVAL">~IO0:OFF_SRVAL</a>
</td>
<td title="0.12.8">
<a href="#tile-xc4000a-IO.L.T-IO0:MUX.OFF_D">IO0:MUX.OFF_D[0]</a>
</td>
<td title="0.11.8">
<a href="#tile-xc4000a-IO.L.T-IO0:INV.OFF_CLK">~IO0:INV.OFF_CLK</a>
</td>
<td title="0.10.8">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[0]</a>
</td>
<td title="0.9.8">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.LONG.H3">INT:MUX.LONG.H3[0]</a>
</td>
<td title="0.8.8">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.LONG.H3">INT:MUX.LONG.H3[2]</a>
</td>
<td title="0.7.8">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1[1]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.IO.DOUBLE.0.W.2.0.IO.DBUF.V0">~INT:PASS.IO.DOUBLE.0.W.2.0.IO.DBUF.V0</a>
</td>
<td title="0.5.8">
<a href="#tile-xc4000a-IO.L.T-IO0:PULL">IO0:PULL[1]</a>
</td>
<td title="0.4.8">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.2">~INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.2</a>
</td>
<td title="0.3.8">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.IO.DOUBLE.1.W.2.0.IO.DBUF.V0">~INT:PASS.IO.DOUBLE.1.W.2.0.IO.DBUF.V0</a>
</td>
<td title="0.2.8">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[1]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[3]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.0">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.0</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.20.7">
<a href="#tile-xc4000a-IO.L.T-IO0:I2MUX">IO0:I2MUX[1]</a>
</td>
<td title="0.19.7">
<a href="#tile-xc4000a-IO.L.T-IO0:I2MUX">IO0:I2MUX[0]</a>
</td>
<td title="0.18.7">
<a href="#tile-xc4000a-IO.L.T-IO0:I2MUX">IO0:I2MUX[2]</a>
</td>
<td title="0.17.7">
<a href="#tile-xc4000a-IO.L.T-IO0:INV.IFF_CLK">~IO0:INV.IFF_CLK</a>
</td>
<td title="0.16.7">
<a href="#tile-xc4000a-IO.L.T-IO0:IFF_SRVAL">~IO0:IFF_SRVAL</a>
</td>
<td title="0.15.7">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[2]</a>
</td>
<td title="0.14.7">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[3]</a>
</td>
<td title="0.13.7">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[1]</a>
</td>
<td title="0.12.7">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[6]</a>
</td>
<td title="0.11.7">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[4]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[7]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[7]</a>
</td>
<td title="0.8.7">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H0.0.DEC.V1">~INT:PASS.SINGLE.H0.0.DEC.V1</a>
</td>
<td title="0.7.7">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H2.0.DEC.V1">~INT:PASS.SINGLE.H2.0.DEC.V1</a>
</td>
<td title="0.6.7">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.1">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.1</a>
</td>
<td title="0.5.7">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.1">~INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.1</a>
</td>
<td title="0.4.7">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.0">~INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.0</a>
</td>
<td title="0.3.7">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.2">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.2</a>
</td>
<td title="0.2.7">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.1">~INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.1</a>
</td>
<td title="0.1.7">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.1">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.1</a>
</td>
<td title="0.0.7">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.0">~INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.0</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.20.6">
<a href="#tile-xc4000a-IO.L.T-IO0:I1MUX">IO0:I1MUX[1]</a>
</td>
<td title="0.19.6">
<a href="#tile-xc4000a-IO.L.T-IO0:I1MUX">IO0:I1MUX[0]</a>
</td>
<td title="0.18.6">
<a href="#tile-xc4000a-IO.L.T-IO0:I1MUX">IO0:I1MUX[2]</a>
</td>
<td title="0.17.6">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[4]</a>
</td>
<td title="0.16.6">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[0]</a>
</td>
<td title="0.15.6">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[1]</a>
</td>
<td title="0.14.6">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[5]</a>
</td>
<td title="0.13.6">
<a href="#tile-xc4000a-IO.L.T-DEC1:O1_N">DEC1:O1_N</a>
</td>
<td title="0.12.6">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[6]</a>
</td>
<td title="0.11.6">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[3]</a>
</td>
<td title="0.10.6">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[2]</a>
</td>
<td title="0.9.6">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB0.I2">~INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.8.6">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.2">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.2</a>
</td>
<td title="0.7.6">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.1">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.1</a>
</td>
<td title="0.6.6">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.0">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.0</a>
</td>
<td title="0.5.6">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.0">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.0</a>
</td>
<td title="0.4.6">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.IO.DOUBLE.1.W.0.IO.DOUBLE.1.W.2">~INT:BIPASS.IO.DOUBLE.1.W.0.IO.DOUBLE.1.W.2</a>
</td>
<td title="0.3.6">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.2">~INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.2</a>
</td>
<td title="0.2.6">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.IO.DOUBLE.0.W.0.IO.DOUBLE.0.W.2">~INT:BIPASS.IO.DOUBLE.0.W.0.IO.DOUBLE.0.W.2</a>
</td>
<td title="0.1.6">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.2">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.2</a>
</td>
<td title="0.0.6">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.2">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.2</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.20.5">
<a href="#tile-xc4000a-IO.L.T-IO1:READBACK_I2">~IO1:READBACK_I2</a>
</td>
<td title="0.19.5">
<a href="#tile-xc4000a-IO.L.T-IO1:READBACK_I1">~IO1:READBACK_I1</a>
</td>
<td title="0.18.5">
<a href="#tile-xc4000a-IO.L.T-IO0:READBACK_I1">~IO0:READBACK_I1</a>
</td>
<td title="0.17.5">
<a href="#tile-xc4000a-IO.L.T-DEC1:O2_P">~DEC1:O2_P</a>
</td>
<td title="0.16.5">
<a href="#tile-xc4000a-IO.L.T-DEC2:O2_N">~DEC2:O2_N</a>
</td>
<td title="0.15.5">
<a href="#tile-xc4000a-IO.L.T-IO1:INV.IFF_CLK">~IO1:INV.IFF_CLK</a>
</td>
<td title="0.14.5">
<a href="#tile-xc4000a-IO.L.T-DEC2:O1_P">DEC2:O1_P</a>
</td>
<td title="0.13.5">
<a href="#tile-xc4000a-IO.L.T-DEC1:O1_P">~DEC1:O1_P</a>
</td>
<td title="0.12.5">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB1.I1.S">~INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.11.5">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S">~INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.10.5">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H1.0.DEC.V0">~INT:PASS.SINGLE.H1.0.DEC.V0</a>
</td>
<td title="0.9.5">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H3.0.DEC.V0">~INT:PASS.SINGLE.H3.0.DEC.V0</a>
</td>
<td title="0.8.5">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H3.0.LONG.IO.V1">~INT:PASS.SINGLE.H3.0.LONG.IO.V1</a>
</td>
<td title="0.7.5">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H1.0.LONG.IO.V1">~INT:PASS.SINGLE.H1.0.LONG.IO.V1</a>
</td>
<td title="0.6.5">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.IO.DOUBLE.0.W.0.0.IO.DBUF.V1">~INT:PASS.IO.DOUBLE.0.W.0.0.IO.DBUF.V1</a>
</td>
<td title="0.5.5">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1">~INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.4.5">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB1.I2.S">~INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.3.5">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[2]</a>
</td>
<td title="0.2.5">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[0]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[1]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[3]</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.20.4">
<a href="#tile-xc4000a-IO.L.T-IO1:I1MUX">IO1:I1MUX[1]</a>
</td>
<td title="0.19.4">
<a href="#tile-xc4000a-IO.L.T-IO1:I1MUX">IO1:I1MUX[0]</a>
</td>
<td title="0.18.4">
<a href="#tile-xc4000a-IO.L.T-IO1:I1MUX">IO1:I1MUX[2]</a>
</td>
<td title="0.17.4">
<a href="#tile-xc4000a-IO.L.T-DEC1:O2_N">DEC1:O2_N</a>
</td>
<td title="0.16.4">
<a href="#tile-xc4000a-IO.L.T-DEC2:O2_P">DEC2:O2_P</a>
</td>
<td title="0.15.4">
<a href="#tile-xc4000a-IO.L.T-DEC0:O2_P">~DEC0:O2_P</a>
</td>
<td title="0.14.4">
<a href="#tile-xc4000a-IO.L.T-DEC2:O1_N">~DEC2:O1_N</a>
</td>
<td title="0.13.4">
<a href="#tile-xc4000a-IO.L.T-DEC0:O1_P">~DEC0:O1_P</a>
</td>
<td title="0.12.4">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB0.I1">~INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.11.4">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S">~INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.10.4">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.9.4">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.8.4">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.IO.DOUBLE.1.W.0.0.IO.DBUF.V1">~INT:PASS.IO.DOUBLE.1.W.0.0.IO.DBUF.V1</a>
</td>
<td title="0.7.4">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H0.0.LONG.IO.V0">~INT:PASS.SINGLE.H0.0.LONG.IO.V0</a>
</td>
<td title="0.6.4">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1">~INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.5.4">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S">~INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.4.4">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S">~INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.3.4">
<a href="#tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H2.0.LONG.IO.V0">~INT:PASS.SINGLE.H2.0.LONG.IO.V0</a>
</td>
<td title="0.2.4">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[4]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.0">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.0</a>
</td>
<td title="0.0.4">
<a href="#tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.1">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.1</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.20.3">
<a href="#tile-xc4000a-IO.L.T-IO1:I2MUX">IO1:I2MUX[1]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc4000a-IO.L.T-IO1:I2MUX">IO1:I2MUX[0]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc4000a-IO.L.T-IO1:I2MUX">IO1:I2MUX[2]</a>
</td>
<td title="0.17.3">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[2]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc4000a-IO.L.T-DEC0:O2_N">DEC0:O2_N</a>
</td>
<td title="0.14.3">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[5]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc4000a-IO.L.T-DEC0:O1_N">DEC0:O1_N</a>
</td>
<td title="0.12.3">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[0]</a>
</td>
<td title="0.11.3">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[4]</a>
</td>
<td title="0.10.3">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[7]</a>
</td>
<td title="0.9.3">
<a href="#tile-xc4000a-IO.L.T-TBUF1:DRIVE1">~TBUF1:DRIVE1</a>
</td>
<td title="0.8.3">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[4]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[2]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[5]</a>
</td>
<td>-</td>
<td title="0.4.3">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0[1]</a>
</td>
<td title="0.3.3">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0[0]</a>
</td>
<td title="0.2.3">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[2]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[5]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc4000a-IO.L.T-TBUF0:DRIVE1">~TBUF0:DRIVE1</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.20.2">
<a href="#tile-xc4000a-IO.L.T-IO1:OFF_USED">IO1:OFF_USED</a>
</td>
<td title="0.19.2">
<a href="#tile-xc4000a-IO.L.T-IO1:IFF_D">IO1:IFF_D[0]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc4000a-IO.L.T-IO1:IFF_SRVAL">~IO1:IFF_SRVAL</a>
</td>
<td title="0.17.2">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[2]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[1]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[5]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[0]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[3]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[3]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[6]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[4]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[6]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[7]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[0]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[3]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[0]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[3]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[4]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td title="0.20.1">
<a href="#tile-xc4000a-IO.L.T-IO1:PULL">IO1:PULL[1]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc4000a-IO.L.T-IO1:INV.OFF_D">~IO1:INV.OFF_D</a>
</td>
<td title="0.18.1">
<a href="#tile-xc4000a-IO.L.T-IO1:OFF_SRVAL">~IO1:OFF_SRVAL</a>
</td>
<td title="0.17.1">
<a href="#tile-xc4000a-IO.L.T-IO1:MUX.OFF_D">IO1:MUX.OFF_D[0]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc4000a-IO.L.T-IO1:READBACK_OFF">~IO1:READBACK_OFF</a>
</td>
<td title="0.15.1">
<a href="#tile-xc4000a-IO.L.T-IO1:OMUX">IO1:OMUX[2]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[1]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[3]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[4]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[2]</a>
</td>
<td title="0.9.1">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[3]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[1]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[4]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[3]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[1]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[2]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[3]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[4]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.20.0">
<a href="#tile-xc4000a-IO.L.T-IO1:PULL">IO1:PULL[0]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc4000a-IO.L.T-IO1:SLEW">IO1:SLEW[0]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc4000a-IO.L.T-IO1:INV.OFF_CLK">~IO1:INV.OFF_CLK</a>
</td>
<td title="0.17.0">
<a href="#tile-xc4000a-IO.L.T-IO1:INV.T">~IO1:INV.T</a>
</td>
<td title="0.16.0">
<a href="#tile-xc4000a-IO.L.T-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc4000a-IO.L.T-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[2]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc4000a-IO.L.T-IO1:SLEW">IO1:SLEW[1]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[4]</a>
</td>
<td title="0.11.0">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[0]</a>
</td>
<td title="0.10.0">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[1]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[2]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[3]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[0]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[0]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[2]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[4]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.LONG.H0">INT:MUX.LONG.H0[0]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.LONG.H0">INT:MUX.LONG.H0[1]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.LONG.H0">INT:MUX.LONG.H0[3]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc4000a-IO.L.T-INT:MUX.LONG.H0">INT:MUX.LONG.H0[2]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc4000a IO.L.T bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>
<tr>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="1.0.9">
<a href="#tile-xc4000a-IO.L.T-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-DEC0:O1_N">DEC0:O1_N</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-DEC0:O2_N">DEC0:O2_N</th>
<th>0.15.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-DEC1:O1_N">DEC1:O1_N</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-DEC1:O2_N">DEC1:O2_N</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-DEC2:O1_P">DEC2:O1_P</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-DEC2:O2_P">DEC2:O2_P</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO0:OFF_USED">IO0:OFF_USED</th>
<th>0.19.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO1:OFF_USED">IO1:OFF_USED</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-DEC0:O1_P">DEC0:O1_P</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-DEC0:O2_P">DEC0:O2_P</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-DEC1:O1_P">DEC1:O1_P</th>
<th>0.13.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-DEC1:O2_P">DEC1:O2_P</th>
<th>0.17.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-DEC2:O1_N">DEC2:O1_N</th>
<th>0.14.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-DEC2:O2_N">DEC2:O2_N</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.0">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.0</th>
<th>0.0.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.1">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.1</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.2">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.2</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.0">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.0</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.1">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.1</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.2">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.2</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.0">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.0</th>
<th>0.6.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.1">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.1</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.2">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.2</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.0">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.0</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.1">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.1</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.2">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.2</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.IO.DOUBLE.0.W.0.IO.DOUBLE.0.W.2">INT:BIPASS.IO.DOUBLE.0.W.0.IO.DOUBLE.0.W.2</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.IO.DOUBLE.1.W.0.IO.DOUBLE.1.W.2">INT:BIPASS.IO.DOUBLE.1.W.0.IO.DOUBLE.1.W.2</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.0">INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.0</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.2">INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.2</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.1">INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.1</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.0">INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.0</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.2">INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.2</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.1">INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.1</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB1.I1.S">INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB1.I1.S</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB0.I1">INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB0.I1</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB0.I2">INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB0.I2</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB1.I2.S">INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB1.I2.S</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.IO.DOUBLE.0.W.0.0.IO.DBUF.V1">INT:PASS.IO.DOUBLE.0.W.0.0.IO.DBUF.V1</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.IO.DOUBLE.0.W.2.0.IO.DBUF.V0">INT:PASS.IO.DOUBLE.0.W.2.0.IO.DBUF.V0</th>
<th>0.6.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.IO.DOUBLE.1.W.0.0.IO.DBUF.V1">INT:PASS.IO.DOUBLE.1.W.0.0.IO.DBUF.V1</th>
<th>0.8.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.IO.DOUBLE.1.W.2.0.IO.DBUF.V0">INT:PASS.IO.DOUBLE.1.W.2.0.IO.DBUF.V0</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H0.0.DEC.V1">INT:PASS.SINGLE.H0.0.DEC.V1</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H0.0.LONG.IO.V0">INT:PASS.SINGLE.H0.0.LONG.IO.V0</th>
<th>0.7.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1">INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S">INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H1.0.DEC.V0">INT:PASS.SINGLE.H1.0.DEC.V0</th>
<th>0.10.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H1.0.LONG.IO.V1">INT:PASS.SINGLE.H1.0.LONG.IO.V1</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S">INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H2.0.DEC.V1">INT:PASS.SINGLE.H2.0.DEC.V1</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H2.0.LONG.IO.V0">INT:PASS.SINGLE.H2.0.LONG.IO.V0</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1">INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S">INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H3.0.DEC.V0">INT:PASS.SINGLE.H3.0.DEC.V0</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H3.0.LONG.IO.V1">INT:PASS.SINGLE.H3.0.LONG.IO.V1</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S">INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO0:IFF_SRVAL">IO0:IFF_SRVAL</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO0:INV.IFF_CLK">IO0:INV.IFF_CLK</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO0:INV.OFF_CLK">IO0:INV.OFF_CLK</th>
<th>0.11.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO0:INV.OFF_D">IO0:INV.OFF_D</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO0:INV.T">IO0:INV.T</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO0:OFF_SRVAL">IO0:OFF_SRVAL</th>
<th>0.13.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO0:READBACK_I1">IO0:READBACK_I1</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO0:READBACK_I2">IO0:READBACK_I2</th>
<th>0.16.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO0:READBACK_OFF">IO0:READBACK_OFF</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO1:IFF_SRVAL">IO1:IFF_SRVAL</th>
<th>0.18.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO1:INV.IFF_CLK">IO1:INV.IFF_CLK</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO1:INV.OFF_CLK">IO1:INV.OFF_CLK</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO1:INV.OFF_D">IO1:INV.OFF_D</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO1:INV.T">IO1:INV.T</th>
<th>0.17.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO1:OFF_SRVAL">IO1:OFF_SRVAL</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO1:READBACK_I1">IO1:READBACK_I1</th>
<th>0.19.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO1:READBACK_I2">IO1:READBACK_I2</th>
<th>0.20.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO1:READBACK_OFF">IO1:READBACK_OFF</th>
<th>0.16.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>1.0.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.8.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-TBUF0:DRIVE1">TBUF0:DRIVE1</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-TBUF1:DRIVE1">TBUF1:DRIVE1</th>
<th>0.9.3</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK</th>
<th>0.10.7</th>
<th>0.12.6</th>
<th>0.14.6</th>
<th>0.17.6</th>
<th>0.11.6</th>
<th>0.10.6</th>
<th>0.15.6</th>
<th>0.16.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1</th>
<th>0.12.9</th>
<th>0.6.9</th>
<th>0.7.9</th>
<th>0.10.9</th>
<th>0.10.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.H0.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK</th>
<th>0.9.7</th>
<th>0.12.7</th>
<th>0.15.8</th>
<th>0.11.7</th>
<th>0.14.7</th>
<th>0.15.7</th>
<th>0.13.7</th>
<th>0.14.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS</th>
<th>0.1.3</th>
<th>0.2.2</th>
<th>0.5.2</th>
<th>0.2.3</th>
<th>0.1.2</th>
<th>0.4.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK</th>
<th>0.10.3</th>
<th>0.11.2</th>
<th>0.14.3</th>
<th>0.11.3</th>
<th>0.12.2</th>
<th>0.16.3</th>
<th>0.17.3</th>
<th>0.12.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1</th>
<th>0.12.0</th>
<th>0.13.1</th>
<th>0.14.0</th>
<th>0.14.1</th>
<th>0.12.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DOUBLE.H0.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK</th>
<th>0.8.2</th>
<th>0.9.2</th>
<th>0.15.2</th>
<th>0.10.2</th>
<th>0.13.2</th>
<th>0.17.2</th>
<th>0.16.2</th>
<th>0.14.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS</th>
<th>0.6.3</th>
<th>0.8.3</th>
<th>0.3.2</th>
<th>0.7.3</th>
<th>0.6.2</th>
<th>0.7.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.4.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS</th>
<th>0.4.0</th>
<th>0.6.1</th>
<th>0.5.0</th>
<th>0.5.1</th>
<th>0.6.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS</th>
<th>0.7.1</th>
<th>0.8.0</th>
<th>0.9.0</th>
<th>0.8.1</th>
<th>0.7.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.W.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I</th>
<th>0.11.1</th>
<th>0.9.1</th>
<th>0.10.1</th>
<th>0.10.0</th>
<th>0.11.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.W.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0</th>
<th>0.4.3</th>
<th>0.3.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1</th>
<th>0.7.8</th>
<th>0.4.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.W.2</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-INT:MUX.LONG.H0">INT:MUX.LONG.H0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-INT:MUX.LONG.H3">INT:MUX.LONG.H3</th>
<th>0.13.9</th>
<th>0.8.8</th>
<th>0.9.9</th>
<th>0.9.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0</th>
<th>0.2.4</th>
<th>0.0.5</th>
<th>0.3.5</th>
<th>0.1.5</th>
<th>0.2.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1</th>
<th>0.5.9</th>
<th>0.1.8</th>
<th>0.3.9</th>
<th>0.2.8</th>
<th>0.2.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-IO0:I1MUX">IO0:I1MUX</th>
<th>0.18.6</th>
<th>0.20.6</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO0:I2MUX">IO0:I2MUX</th>
<th>0.18.7</th>
<th>0.20.7</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO1:I1MUX">IO1:I1MUX</th>
<th>0.18.4</th>
<th>0.20.4</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO1:I2MUX">IO1:I2MUX</th>
<th>0.18.3</th>
<th>0.20.3</th>
<th>0.19.3</th>
</tr>
</thead>
<tbody>
<tr><td>I</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IQL</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IQ</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-IO0:IFF_D">IO0:IFF_D</th>
<th>0.20.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO1:IFF_D">IO1:IFF_D</th>
<th>0.19.2</th>
</tr>
</thead>
<tbody>
<tr><td>DELAY</td>
<td>0</td>
</tr>
<tr><td>I</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-IO0:MUX.OFF_D">IO0:MUX.OFF_D</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO1:MUX.OFF_D">IO1:MUX.OFF_D</th>
<th>0.17.1</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-IO0:OMUX">IO0:OMUX</th>
<th>0.17.9</th>
<th>0.16.9</th>
<th>0.15.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO1:OMUX">IO1:OMUX</th>
<th>0.15.1</th>
<th>0.16.0</th>
<th>0.15.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O1.INV</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>O2.INV</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-IO0:PULL">IO0:PULL</th>
<th>0.5.8</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO1:PULL">IO1:PULL</th>
<th>0.20.1</th>
<th>0.20.0</th>
</tr>
</thead>
<tbody>
<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PULLDOWN</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.L.T-IO0:SLEW">IO0:SLEW</th>
<th>0.11.9</th>
<th>0.14.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.L.T-IO1:SLEW">IO1:SLEW</th>
<th>0.13.0</th>
<th>0.19.0</th>
</tr>
</thead>
<tbody>
<tr><td>FAST</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MEDSLOW</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>MEDFAST</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SLOW</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-iols"><a class="header" href="#tile-iols">Tile IO.LS</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-2"><a class="header" href="#switchbox-int-2">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="5">TCELL0_SINGLE.H0</td><td>TCELL0_LONG.IO.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.IO.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.IO.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.IO.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H0.0</td><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H0.1</td><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H1.0</td><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H1.1</td><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.W.0</td><td>TCELL0_IO.DBUF.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.0.W.1</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.W.2</td><td>TCELL0_IO.DBUF.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.W.0</td><td>TCELL0_IO.DBUF.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.1.W.1</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.W.2</td><td>TCELL0_IO.DBUF.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.V0</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.V1</td><td>TCELL0_IO.DOUBLE.0.W.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.H3</td><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.V0</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.V1</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.TBUF0.TS</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.TBUF1.TS</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB0.O1</td><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.OK</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.IK</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.TS</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB1.O1</td><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.OK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.IK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.TS</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-2"><a class="header" href="#bel-tbuf0-2">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-2"><a class="header" href="#bel-tbuf1-2">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H2</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-2"><a class="header" href="#bel-pullup_tbuf0-2">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-2"><a class="header" href="#bel-pullup_tbuf1-2">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io0-2"><a class="header" href="#bel-io0-2">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.LR.IOB0.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.LR.IOB0.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB0.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB0.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.G3.W</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB0.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-2"><a class="header" href="#bel-io1-2">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.LR.IOB1.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.LR.IOB1.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB1.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB1.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.F3.W</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB1.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec0-2"><a class="header" href="#bel-dec0-2">Bel DEC0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS bel DEC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.LR.IOB0.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec1-2"><a class="header" href="#bel-dec1-2">Bel DEC1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS bel DEC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.CLB.C3.W</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec2-2"><a class="header" href="#bel-dec2-2">Bel DEC2</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS bel DEC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.LR.IOB1.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H1</td><td>TBUF0.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H2</td><td>TBUF1.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:DEC.V0</td><td>DEC0.O1, DEC1.O1, DEC2.O1</td></tr>
<tr><td>TCELL0:DEC.V1</td><td>DEC0.O2, DEC1.O2, DEC2.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.F3.W</td><td>IO1.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.G3.W</td><td>IO0.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.C3.W</td><td>DEC1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.TS</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.TS</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.IOB0.O1</td><td>IO0.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB0.OK</td><td>IO0.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.IK</td><td>IO0.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.TS</td><td>IO0.T</td></tr>
<tr><td>TCELL0:IMUX.IOB1.O1</td><td>IO1.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB1.OK</td><td>IO1.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.IK</td><td>IO1.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.TS</td><td>IO1.T</td></tr>
<tr><td>TCELL0:OUT.LR.IOB0.I1</td><td>IO0.I1, DEC0.I</td></tr>
<tr><td>TCELL0:OUT.LR.IOB0.I2</td><td>IO0.I2</td></tr>
<tr><td>TCELL0:OUT.LR.IOB1.I1</td><td>IO1.I1, DEC2.I</td></tr>
<tr><td>TCELL0:OUT.LR.IOB1.I2</td><td>IO1.I2</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="21">Frame</th></tr>
<tr>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td>-</td>
<td title="0.19.9">
<a href="#tile-xc4000a-IO.LS-IO0:INV.T">~IO0:INV.T</a>
</td>
<td title="0.18.9">
<a href="#tile-xc4000a-IO.LS-IO0:READBACK_OFF">~IO0:READBACK_OFF</a>
</td>
<td title="0.17.9">
<a href="#tile-xc4000a-IO.LS-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td title="0.16.9">
<a href="#tile-xc4000a-IO.LS-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc4000a-IO.LS-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc4000a-IO.LS-IO0:SLEW">IO0:SLEW[0]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc4000a-IO.LS-INT:MUX.LONG.H3">INT:MUX.LONG.H3[3]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[4]</a>
</td>
<td title="0.11.9">
<a href="#tile-xc4000a-IO.LS-IO0:SLEW">IO0:SLEW[1]</a>
</td>
<td title="0.10.9">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[1]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc4000a-IO.LS-INT:MUX.LONG.H3">INT:MUX.LONG.H3[1]</a>
</td>
<td title="0.8.9">
<a href="#tile-xc4000a-IO.LS-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.7.9">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[2]</a>
</td>
<td title="0.6.9">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[3]</a>
</td>
<td title="0.5.9">
<a href="#tile-xc4000a-IO.LS-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[4]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1[0]</a>
</td>
<td title="0.3.9">
<a href="#tile-xc4000a-IO.LS-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[2]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc4000a-IO.LS-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[0]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td title="0.20.8">
<a href="#tile-xc4000a-IO.LS-IO0:IFF_D">IO0:IFF_D[0]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc4000a-IO.LS-IO0:OFF_USED">IO0:OFF_USED</a>
</td>
<td title="0.18.8">
<a href="#tile-xc4000a-IO.LS-IO0:PULL">IO0:PULL[0]</a>
</td>
<td title="0.17.8">
<a href="#tile-xc4000a-IO.LS-IO0:INV.OFF_D">~IO0:INV.OFF_D</a>
</td>
<td title="0.16.8">
<a href="#tile-xc4000a-IO.LS-IO0:READBACK_I2">~IO0:READBACK_I2</a>
</td>
<td title="0.15.8">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[5]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[0]</a>
</td>
<td title="0.13.8">
<a href="#tile-xc4000a-IO.LS-IO0:OFF_SRVAL">~IO0:OFF_SRVAL</a>
</td>
<td title="0.12.8">
<a href="#tile-xc4000a-IO.LS-IO0:MUX.OFF_D">IO0:MUX.OFF_D[0]</a>
</td>
<td title="0.11.8">
<a href="#tile-xc4000a-IO.LS-IO0:INV.OFF_CLK">~IO0:INV.OFF_CLK</a>
</td>
<td title="0.10.8">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[0]</a>
</td>
<td title="0.9.8">
<a href="#tile-xc4000a-IO.LS-INT:MUX.LONG.H3">INT:MUX.LONG.H3[0]</a>
</td>
<td title="0.8.8">
<a href="#tile-xc4000a-IO.LS-INT:MUX.LONG.H3">INT:MUX.LONG.H3[2]</a>
</td>
<td title="0.7.8">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1[1]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc4000a-IO.LS-INT:PASS.IO.DOUBLE.0.W.2.0.IO.DBUF.V0">~INT:PASS.IO.DOUBLE.0.W.2.0.IO.DBUF.V0</a>
</td>
<td title="0.5.8">
<a href="#tile-xc4000a-IO.LS-IO0:PULL">IO0:PULL[1]</a>
</td>
<td title="0.4.8">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.2">~INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.2</a>
</td>
<td title="0.3.8">
<a href="#tile-xc4000a-IO.LS-INT:PASS.IO.DOUBLE.1.W.2.0.IO.DBUF.V0">~INT:PASS.IO.DOUBLE.1.W.2.0.IO.DBUF.V0</a>
</td>
<td title="0.2.8">
<a href="#tile-xc4000a-IO.LS-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[1]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc4000a-IO.LS-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[3]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.0">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.0</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.20.7">
<a href="#tile-xc4000a-IO.LS-IO0:I2MUX">IO0:I2MUX[1]</a>
</td>
<td title="0.19.7">
<a href="#tile-xc4000a-IO.LS-IO0:I2MUX">IO0:I2MUX[0]</a>
</td>
<td title="0.18.7">
<a href="#tile-xc4000a-IO.LS-IO0:I2MUX">IO0:I2MUX[2]</a>
</td>
<td title="0.17.7">
<a href="#tile-xc4000a-IO.LS-IO0:INV.IFF_CLK">~IO0:INV.IFF_CLK</a>
</td>
<td title="0.16.7">
<a href="#tile-xc4000a-IO.LS-IO0:IFF_SRVAL">~IO0:IFF_SRVAL</a>
</td>
<td title="0.15.7">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[2]</a>
</td>
<td title="0.14.7">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[3]</a>
</td>
<td title="0.13.7">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[1]</a>
</td>
<td title="0.12.7">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[6]</a>
</td>
<td title="0.11.7">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[4]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[7]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[7]</a>
</td>
<td title="0.8.7">
<a href="#tile-xc4000a-IO.LS-INT:PASS.SINGLE.H0.0.DEC.V1">~INT:PASS.SINGLE.H0.0.DEC.V1</a>
</td>
<td title="0.7.7">
<a href="#tile-xc4000a-IO.LS-INT:PASS.SINGLE.H2.0.DEC.V1">~INT:PASS.SINGLE.H2.0.DEC.V1</a>
</td>
<td title="0.6.7">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.1">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.1</a>
</td>
<td title="0.5.7">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.1">~INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.1</a>
</td>
<td title="0.4.7">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.0">~INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.0</a>
</td>
<td title="0.3.7">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.2">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.2</a>
</td>
<td title="0.2.7">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.1">~INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.1</a>
</td>
<td title="0.1.7">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.1">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.1</a>
</td>
<td title="0.0.7">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.0">~INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.0</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.20.6">
<a href="#tile-xc4000a-IO.LS-IO0:I1MUX">IO0:I1MUX[1]</a>
</td>
<td title="0.19.6">
<a href="#tile-xc4000a-IO.LS-IO0:I1MUX">IO0:I1MUX[0]</a>
</td>
<td title="0.18.6">
<a href="#tile-xc4000a-IO.LS-IO0:I1MUX">IO0:I1MUX[2]</a>
</td>
<td title="0.17.6">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[4]</a>
</td>
<td title="0.16.6">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[0]</a>
</td>
<td title="0.15.6">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[1]</a>
</td>
<td title="0.14.6">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[5]</a>
</td>
<td title="0.13.6">
<a href="#tile-xc4000a-IO.LS-DEC1:O1_N">DEC1:O1_N</a>
</td>
<td title="0.12.6">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[6]</a>
</td>
<td title="0.11.6">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[3]</a>
</td>
<td title="0.10.6">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[2]</a>
</td>
<td title="0.9.6">
<a href="#tile-xc4000a-IO.LS-INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB0.I2">~INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.8.6">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.2">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.2</a>
</td>
<td title="0.7.6">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.1">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.1</a>
</td>
<td title="0.6.6">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.0">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.0</a>
</td>
<td title="0.5.6">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.0">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.0</a>
</td>
<td title="0.4.6">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.IO.DOUBLE.1.W.0.IO.DOUBLE.1.W.2">~INT:BIPASS.IO.DOUBLE.1.W.0.IO.DOUBLE.1.W.2</a>
</td>
<td title="0.3.6">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.2">~INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.2</a>
</td>
<td title="0.2.6">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.IO.DOUBLE.0.W.0.IO.DOUBLE.0.W.2">~INT:BIPASS.IO.DOUBLE.0.W.0.IO.DOUBLE.0.W.2</a>
</td>
<td title="0.1.6">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.2">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.2</a>
</td>
<td title="0.0.6">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.2">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.2</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.20.5">
<a href="#tile-xc4000a-IO.LS-IO1:READBACK_I2">~IO1:READBACK_I2</a>
</td>
<td title="0.19.5">
<a href="#tile-xc4000a-IO.LS-IO1:READBACK_I1">~IO1:READBACK_I1</a>
</td>
<td title="0.18.5">
<a href="#tile-xc4000a-IO.LS-IO0:READBACK_I1">~IO0:READBACK_I1</a>
</td>
<td title="0.17.5">
<a href="#tile-xc4000a-IO.LS-DEC1:O2_P">~DEC1:O2_P</a>
</td>
<td title="0.16.5">
<a href="#tile-xc4000a-IO.LS-DEC2:O2_N">~DEC2:O2_N</a>
</td>
<td title="0.15.5">
<a href="#tile-xc4000a-IO.LS-IO1:INV.IFF_CLK">~IO1:INV.IFF_CLK</a>
</td>
<td title="0.14.5">
<a href="#tile-xc4000a-IO.LS-DEC2:O1_P">DEC2:O1_P</a>
</td>
<td title="0.13.5">
<a href="#tile-xc4000a-IO.LS-DEC1:O1_P">~DEC1:O1_P</a>
</td>
<td title="0.12.5">
<a href="#tile-xc4000a-IO.LS-INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB1.I1.S">~INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.11.5">
<a href="#tile-xc4000a-IO.LS-INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S">~INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.10.5">
<a href="#tile-xc4000a-IO.LS-INT:PASS.SINGLE.H1.0.DEC.V0">~INT:PASS.SINGLE.H1.0.DEC.V0</a>
</td>
<td title="0.9.5">
<a href="#tile-xc4000a-IO.LS-INT:PASS.SINGLE.H3.0.DEC.V0">~INT:PASS.SINGLE.H3.0.DEC.V0</a>
</td>
<td title="0.8.5">
<a href="#tile-xc4000a-IO.LS-INT:PASS.SINGLE.H3.0.LONG.IO.V1">~INT:PASS.SINGLE.H3.0.LONG.IO.V1</a>
</td>
<td title="0.7.5">
<a href="#tile-xc4000a-IO.LS-INT:PASS.SINGLE.H1.0.LONG.IO.V1">~INT:PASS.SINGLE.H1.0.LONG.IO.V1</a>
</td>
<td title="0.6.5">
<a href="#tile-xc4000a-IO.LS-INT:PASS.IO.DOUBLE.0.W.0.0.IO.DBUF.V1">~INT:PASS.IO.DOUBLE.0.W.0.0.IO.DBUF.V1</a>
</td>
<td title="0.5.5">
<a href="#tile-xc4000a-IO.LS-INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1">~INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.4.5">
<a href="#tile-xc4000a-IO.LS-INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB1.I2.S">~INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.3.5">
<a href="#tile-xc4000a-IO.LS-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[2]</a>
</td>
<td title="0.2.5">
<a href="#tile-xc4000a-IO.LS-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[0]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc4000a-IO.LS-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[1]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc4000a-IO.LS-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[3]</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.20.4">
<a href="#tile-xc4000a-IO.LS-IO1:I1MUX">IO1:I1MUX[1]</a>
</td>
<td title="0.19.4">
<a href="#tile-xc4000a-IO.LS-IO1:I1MUX">IO1:I1MUX[0]</a>
</td>
<td title="0.18.4">
<a href="#tile-xc4000a-IO.LS-IO1:I1MUX">IO1:I1MUX[2]</a>
</td>
<td title="0.17.4">
<a href="#tile-xc4000a-IO.LS-DEC1:O2_N">DEC1:O2_N</a>
</td>
<td title="0.16.4">
<a href="#tile-xc4000a-IO.LS-DEC2:O2_P">DEC2:O2_P</a>
</td>
<td title="0.15.4">
<a href="#tile-xc4000a-IO.LS-DEC0:O2_P">~DEC0:O2_P</a>
</td>
<td title="0.14.4">
<a href="#tile-xc4000a-IO.LS-DEC2:O1_N">~DEC2:O1_N</a>
</td>
<td title="0.13.4">
<a href="#tile-xc4000a-IO.LS-DEC0:O1_P">~DEC0:O1_P</a>
</td>
<td title="0.12.4">
<a href="#tile-xc4000a-IO.LS-INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB0.I1">~INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.11.4">
<a href="#tile-xc4000a-IO.LS-INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S">~INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.10.4">
<a href="#tile-xc4000a-IO.LS-INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.9.4">
<a href="#tile-xc4000a-IO.LS-INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.8.4">
<a href="#tile-xc4000a-IO.LS-INT:PASS.IO.DOUBLE.1.W.0.0.IO.DBUF.V1">~INT:PASS.IO.DOUBLE.1.W.0.0.IO.DBUF.V1</a>
</td>
<td title="0.7.4">
<a href="#tile-xc4000a-IO.LS-INT:PASS.SINGLE.H0.0.LONG.IO.V0">~INT:PASS.SINGLE.H0.0.LONG.IO.V0</a>
</td>
<td title="0.6.4">
<a href="#tile-xc4000a-IO.LS-INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1">~INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.5.4">
<a href="#tile-xc4000a-IO.LS-INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S">~INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.4.4">
<a href="#tile-xc4000a-IO.LS-INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S">~INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.3.4">
<a href="#tile-xc4000a-IO.LS-INT:PASS.SINGLE.H2.0.LONG.IO.V0">~INT:PASS.SINGLE.H2.0.LONG.IO.V0</a>
</td>
<td title="0.2.4">
<a href="#tile-xc4000a-IO.LS-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[4]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.0">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.0</a>
</td>
<td title="0.0.4">
<a href="#tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.1">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.1</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.20.3">
<a href="#tile-xc4000a-IO.LS-IO1:I2MUX">IO1:I2MUX[1]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc4000a-IO.LS-IO1:I2MUX">IO1:I2MUX[0]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc4000a-IO.LS-IO1:I2MUX">IO1:I2MUX[2]</a>
</td>
<td title="0.17.3">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[2]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc4000a-IO.LS-DEC0:O2_N">DEC0:O2_N</a>
</td>
<td title="0.14.3">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[5]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc4000a-IO.LS-DEC0:O1_N">DEC0:O1_N</a>
</td>
<td title="0.12.3">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[0]</a>
</td>
<td title="0.11.3">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[4]</a>
</td>
<td title="0.10.3">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[7]</a>
</td>
<td title="0.9.3">
<a href="#tile-xc4000a-IO.LS-TBUF1:DRIVE1">~TBUF1:DRIVE1</a>
</td>
<td title="0.8.3">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[4]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[2]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[5]</a>
</td>
<td>-</td>
<td title="0.4.3">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0[1]</a>
</td>
<td title="0.3.3">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0[0]</a>
</td>
<td title="0.2.3">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[2]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[5]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc4000a-IO.LS-TBUF0:DRIVE1">~TBUF0:DRIVE1</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.20.2">
<a href="#tile-xc4000a-IO.LS-IO1:OFF_USED">IO1:OFF_USED</a>
</td>
<td title="0.19.2">
<a href="#tile-xc4000a-IO.LS-IO1:IFF_D">IO1:IFF_D[0]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc4000a-IO.LS-IO1:IFF_SRVAL">~IO1:IFF_SRVAL</a>
</td>
<td title="0.17.2">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[2]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[1]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[5]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[0]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[3]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[3]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[6]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[4]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[6]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[7]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[0]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[3]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[0]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[3]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[4]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td title="0.20.1">
<a href="#tile-xc4000a-IO.LS-IO1:PULL">IO1:PULL[1]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc4000a-IO.LS-IO1:INV.OFF_D">~IO1:INV.OFF_D</a>
</td>
<td title="0.18.1">
<a href="#tile-xc4000a-IO.LS-IO1:OFF_SRVAL">~IO1:OFF_SRVAL</a>
</td>
<td title="0.17.1">
<a href="#tile-xc4000a-IO.LS-IO1:MUX.OFF_D">IO1:MUX.OFF_D[0]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc4000a-IO.LS-IO1:READBACK_OFF">~IO1:READBACK_OFF</a>
</td>
<td title="0.15.1">
<a href="#tile-xc4000a-IO.LS-IO1:OMUX">IO1:OMUX[2]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[1]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[3]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[4]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[2]</a>
</td>
<td title="0.9.1">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[3]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[1]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[4]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[3]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[1]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[2]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[3]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[4]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.20.0">
<a href="#tile-xc4000a-IO.LS-IO1:PULL">IO1:PULL[0]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc4000a-IO.LS-IO1:SLEW">IO1:SLEW[0]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc4000a-IO.LS-IO1:INV.OFF_CLK">~IO1:INV.OFF_CLK</a>
</td>
<td title="0.17.0">
<a href="#tile-xc4000a-IO.LS-IO1:INV.T">~IO1:INV.T</a>
</td>
<td title="0.16.0">
<a href="#tile-xc4000a-IO.LS-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc4000a-IO.LS-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[2]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc4000a-IO.LS-IO1:SLEW">IO1:SLEW[1]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[4]</a>
</td>
<td title="0.11.0">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[0]</a>
</td>
<td title="0.10.0">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[1]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[2]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[3]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[0]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[0]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[2]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[4]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc4000a-IO.LS-INT:MUX.LONG.H0">INT:MUX.LONG.H0[0]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc4000a-IO.LS-INT:MUX.LONG.H0">INT:MUX.LONG.H0[1]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc4000a-IO.LS-INT:MUX.LONG.H0">INT:MUX.LONG.H0[3]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc4000a-IO.LS-INT:MUX.LONG.H0">INT:MUX.LONG.H0[2]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>
<tr>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="1.0.9">
<a href="#tile-xc4000a-IO.LS-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-DEC0:O1_N">DEC0:O1_N</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-DEC0:O2_N">DEC0:O2_N</th>
<th>0.15.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-DEC1:O1_N">DEC1:O1_N</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-DEC1:O2_N">DEC1:O2_N</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-DEC2:O1_P">DEC2:O1_P</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-DEC2:O2_P">DEC2:O2_P</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO0:OFF_USED">IO0:OFF_USED</th>
<th>0.19.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO1:OFF_USED">IO1:OFF_USED</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-DEC0:O1_P">DEC0:O1_P</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-DEC0:O2_P">DEC0:O2_P</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-DEC1:O1_P">DEC1:O1_P</th>
<th>0.13.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-DEC1:O2_P">DEC1:O2_P</th>
<th>0.17.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-DEC2:O1_N">DEC2:O1_N</th>
<th>0.14.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-DEC2:O2_N">DEC2:O2_N</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.0">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.0</th>
<th>0.0.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.1">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.1</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.2">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.2</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.0">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.0</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.1">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.1</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.2">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.2</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.0">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.0</th>
<th>0.6.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.1">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.1</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.2">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.2</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.0">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.0</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.1">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.1</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.2">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.2</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.IO.DOUBLE.0.W.0.IO.DOUBLE.0.W.2">INT:BIPASS.IO.DOUBLE.0.W.0.IO.DOUBLE.0.W.2</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.IO.DOUBLE.1.W.0.IO.DOUBLE.1.W.2">INT:BIPASS.IO.DOUBLE.1.W.0.IO.DOUBLE.1.W.2</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.1">INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.1</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.0">INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.0</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.2">INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.2</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.1">INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.1</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.0">INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.0</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.2">INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.2</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB1.I1.S">INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB1.I1.S</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB0.I1">INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB0.I1</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB0.I2">INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB0.I2</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB1.I2.S">INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB1.I2.S</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.IO.DOUBLE.0.W.0.0.IO.DBUF.V1">INT:PASS.IO.DOUBLE.0.W.0.0.IO.DBUF.V1</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.IO.DOUBLE.0.W.2.0.IO.DBUF.V0">INT:PASS.IO.DOUBLE.0.W.2.0.IO.DBUF.V0</th>
<th>0.6.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.IO.DOUBLE.1.W.0.0.IO.DBUF.V1">INT:PASS.IO.DOUBLE.1.W.0.0.IO.DBUF.V1</th>
<th>0.8.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.IO.DOUBLE.1.W.2.0.IO.DBUF.V0">INT:PASS.IO.DOUBLE.1.W.2.0.IO.DBUF.V0</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.SINGLE.H0.0.DEC.V1">INT:PASS.SINGLE.H0.0.DEC.V1</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.SINGLE.H0.0.LONG.IO.V0">INT:PASS.SINGLE.H0.0.LONG.IO.V0</th>
<th>0.7.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1">INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S">INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.SINGLE.H1.0.DEC.V0">INT:PASS.SINGLE.H1.0.DEC.V0</th>
<th>0.10.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.SINGLE.H1.0.LONG.IO.V1">INT:PASS.SINGLE.H1.0.LONG.IO.V1</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S">INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.SINGLE.H2.0.DEC.V1">INT:PASS.SINGLE.H2.0.DEC.V1</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.SINGLE.H2.0.LONG.IO.V0">INT:PASS.SINGLE.H2.0.LONG.IO.V0</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1">INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S">INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.SINGLE.H3.0.DEC.V0">INT:PASS.SINGLE.H3.0.DEC.V0</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.SINGLE.H3.0.LONG.IO.V1">INT:PASS.SINGLE.H3.0.LONG.IO.V1</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S">INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO0:IFF_SRVAL">IO0:IFF_SRVAL</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO0:INV.IFF_CLK">IO0:INV.IFF_CLK</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO0:INV.OFF_CLK">IO0:INV.OFF_CLK</th>
<th>0.11.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO0:INV.OFF_D">IO0:INV.OFF_D</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO0:INV.T">IO0:INV.T</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO0:OFF_SRVAL">IO0:OFF_SRVAL</th>
<th>0.13.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO0:READBACK_I1">IO0:READBACK_I1</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO0:READBACK_I2">IO0:READBACK_I2</th>
<th>0.16.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO0:READBACK_OFF">IO0:READBACK_OFF</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO1:IFF_SRVAL">IO1:IFF_SRVAL</th>
<th>0.18.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO1:INV.IFF_CLK">IO1:INV.IFF_CLK</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO1:INV.OFF_CLK">IO1:INV.OFF_CLK</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO1:INV.OFF_D">IO1:INV.OFF_D</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO1:INV.T">IO1:INV.T</th>
<th>0.17.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO1:OFF_SRVAL">IO1:OFF_SRVAL</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO1:READBACK_I1">IO1:READBACK_I1</th>
<th>0.19.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO1:READBACK_I2">IO1:READBACK_I2</th>
<th>0.20.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO1:READBACK_OFF">IO1:READBACK_OFF</th>
<th>0.16.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>1.0.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.8.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-TBUF0:DRIVE1">TBUF0:DRIVE1</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-TBUF1:DRIVE1">TBUF1:DRIVE1</th>
<th>0.9.3</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK</th>
<th>0.10.7</th>
<th>0.12.6</th>
<th>0.14.6</th>
<th>0.17.6</th>
<th>0.11.6</th>
<th>0.10.6</th>
<th>0.15.6</th>
<th>0.16.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1</th>
<th>0.12.9</th>
<th>0.6.9</th>
<th>0.7.9</th>
<th>0.10.9</th>
<th>0.10.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.H0.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK</th>
<th>0.9.7</th>
<th>0.12.7</th>
<th>0.15.8</th>
<th>0.11.7</th>
<th>0.14.7</th>
<th>0.15.7</th>
<th>0.13.7</th>
<th>0.14.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS</th>
<th>0.1.3</th>
<th>0.2.2</th>
<th>0.5.2</th>
<th>0.2.3</th>
<th>0.1.2</th>
<th>0.4.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK</th>
<th>0.10.3</th>
<th>0.11.2</th>
<th>0.14.3</th>
<th>0.11.3</th>
<th>0.12.2</th>
<th>0.16.3</th>
<th>0.17.3</th>
<th>0.12.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1</th>
<th>0.12.0</th>
<th>0.13.1</th>
<th>0.14.0</th>
<th>0.14.1</th>
<th>0.12.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DOUBLE.H0.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK</th>
<th>0.8.2</th>
<th>0.9.2</th>
<th>0.15.2</th>
<th>0.10.2</th>
<th>0.13.2</th>
<th>0.17.2</th>
<th>0.16.2</th>
<th>0.14.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS</th>
<th>0.6.3</th>
<th>0.8.3</th>
<th>0.3.2</th>
<th>0.7.3</th>
<th>0.6.2</th>
<th>0.7.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.4.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS</th>
<th>0.4.0</th>
<th>0.6.1</th>
<th>0.5.0</th>
<th>0.5.1</th>
<th>0.6.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS</th>
<th>0.7.1</th>
<th>0.8.0</th>
<th>0.9.0</th>
<th>0.8.1</th>
<th>0.7.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.W.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I</th>
<th>0.11.1</th>
<th>0.9.1</th>
<th>0.10.1</th>
<th>0.10.0</th>
<th>0.11.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.W.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0</th>
<th>0.4.3</th>
<th>0.3.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1</th>
<th>0.7.8</th>
<th>0.4.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.W.2</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-INT:MUX.LONG.H0">INT:MUX.LONG.H0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-INT:MUX.LONG.H3">INT:MUX.LONG.H3</th>
<th>0.13.9</th>
<th>0.8.8</th>
<th>0.9.9</th>
<th>0.9.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0</th>
<th>0.2.4</th>
<th>0.0.5</th>
<th>0.3.5</th>
<th>0.1.5</th>
<th>0.2.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1</th>
<th>0.5.9</th>
<th>0.1.8</th>
<th>0.3.9</th>
<th>0.2.8</th>
<th>0.2.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-IO0:I1MUX">IO0:I1MUX</th>
<th>0.18.6</th>
<th>0.20.6</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO0:I2MUX">IO0:I2MUX</th>
<th>0.18.7</th>
<th>0.20.7</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO1:I1MUX">IO1:I1MUX</th>
<th>0.18.4</th>
<th>0.20.4</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO1:I2MUX">IO1:I2MUX</th>
<th>0.18.3</th>
<th>0.20.3</th>
<th>0.19.3</th>
</tr>
</thead>
<tbody>
<tr><td>I</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IQL</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IQ</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-IO0:IFF_D">IO0:IFF_D</th>
<th>0.20.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO1:IFF_D">IO1:IFF_D</th>
<th>0.19.2</th>
</tr>
</thead>
<tbody>
<tr><td>DELAY</td>
<td>0</td>
</tr>
<tr><td>I</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-IO0:MUX.OFF_D">IO0:MUX.OFF_D</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO1:MUX.OFF_D">IO1:MUX.OFF_D</th>
<th>0.17.1</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-IO0:OMUX">IO0:OMUX</th>
<th>0.17.9</th>
<th>0.16.9</th>
<th>0.15.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO1:OMUX">IO1:OMUX</th>
<th>0.15.1</th>
<th>0.16.0</th>
<th>0.15.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O1.INV</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>O2.INV</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-IO0:PULL">IO0:PULL</th>
<th>0.5.8</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO1:PULL">IO1:PULL</th>
<th>0.20.1</th>
<th>0.20.0</th>
</tr>
</thead>
<tbody>
<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PULLDOWN</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS-IO0:SLEW">IO0:SLEW</th>
<th>0.11.9</th>
<th>0.14.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS-IO1:SLEW">IO1:SLEW</th>
<th>0.13.0</th>
<th>0.19.0</th>
</tr>
</thead>
<tbody>
<tr><td>FAST</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MEDSLOW</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>MEDFAST</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SLOW</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-iolsb"><a class="header" href="#tile-iolsb">Tile IO.LS.B</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-3"><a class="header" href="#switchbox-int-3">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS.B switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="5">TCELL0_SINGLE.H0</td><td>TCELL0_LONG.IO.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.IO.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.IO.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.IO.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H0.0</td><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H0.1</td><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H1.0</td><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H1.1</td><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.W.0</td><td>TCELL0_IO.DBUF.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.0.W.1</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.W.2</td><td>TCELL0_IO.DBUF.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.W.0</td><td>TCELL0_IO.DBUF.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.1.W.1</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.W.2</td><td>TCELL0_IO.DBUF.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.V0</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.V1</td><td>TCELL0_IO.DOUBLE.0.W.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.2</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.H3</td><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.V0</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.V1</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.TBUF0.TS</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.TBUF1.TS</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB0.O1</td><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.OK</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.IK</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.TS</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB1.O1</td><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.OK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.IK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.TS</td><td>TCELL0_IO.DOUBLE.0.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.W.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-3"><a class="header" href="#bel-tbuf0-3">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS.B bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-3"><a class="header" href="#bel-tbuf1-3">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS.B bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H2</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-3"><a class="header" href="#bel-pullup_tbuf0-3">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS.B bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-3"><a class="header" href="#bel-pullup_tbuf1-3">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS.B bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io0-3"><a class="header" href="#bel-io0-3">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS.B bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.LR.IOB0.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.LR.IOB0.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB0.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB0.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.G3.W</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB0.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-3"><a class="header" href="#bel-io1-3">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS.B bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKIN</td><td>output</td><td>TCELL0:OUT.IOB.CLKIN</td></tr>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.LR.IOB1.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.LR.IOB1.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB1.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB1.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.F3.W</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB1.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec0-3"><a class="header" href="#bel-dec0-3">Bel DEC0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS.B bel DEC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.LR.IOB0.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec1-3"><a class="header" href="#bel-dec1-3">Bel DEC1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS.B bel DEC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.CLB.C3.W</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec2-3"><a class="header" href="#bel-dec2-3">Bel DEC2</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS.B bel DEC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.LR.IOB1.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS.B bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H1</td><td>TBUF0.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H2</td><td>TBUF1.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:DEC.V0</td><td>DEC0.O1, DEC1.O1, DEC2.O1</td></tr>
<tr><td>TCELL0:DEC.V1</td><td>DEC0.O2, DEC1.O2, DEC2.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.F3.W</td><td>IO1.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.G3.W</td><td>IO0.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.C3.W</td><td>DEC1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.TS</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.TS</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.IOB0.O1</td><td>IO0.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB0.OK</td><td>IO0.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.IK</td><td>IO0.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.TS</td><td>IO0.T</td></tr>
<tr><td>TCELL0:IMUX.IOB1.O1</td><td>IO1.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB1.OK</td><td>IO1.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.IK</td><td>IO1.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.TS</td><td>IO1.T</td></tr>
<tr><td>TCELL0:OUT.LR.IOB0.I1</td><td>IO0.I1, DEC0.I</td></tr>
<tr><td>TCELL0:OUT.LR.IOB0.I2</td><td>IO0.I2</td></tr>
<tr><td>TCELL0:OUT.LR.IOB1.I1</td><td>IO1.I1, DEC2.I</td></tr>
<tr><td>TCELL0:OUT.LR.IOB1.I2</td><td>IO1.I2</td></tr>
<tr><td>TCELL0:OUT.IOB.CLKIN</td><td>IO1.CLKIN</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS.B bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="21">Frame</th></tr>
<tr>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td>-</td>
<td title="0.19.9">
<a href="#tile-xc4000a-IO.LS.B-IO0:INV.T">~IO0:INV.T</a>
</td>
<td title="0.18.9">
<a href="#tile-xc4000a-IO.LS.B-IO0:READBACK_OFF">~IO0:READBACK_OFF</a>
</td>
<td title="0.17.9">
<a href="#tile-xc4000a-IO.LS.B-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td title="0.16.9">
<a href="#tile-xc4000a-IO.LS.B-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc4000a-IO.LS.B-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc4000a-IO.LS.B-IO0:SLEW">IO0:SLEW[0]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.LONG.H3">INT:MUX.LONG.H3[3]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[4]</a>
</td>
<td title="0.11.9">
<a href="#tile-xc4000a-IO.LS.B-IO0:SLEW">IO0:SLEW[1]</a>
</td>
<td title="0.10.9">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[1]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.LONG.H3">INT:MUX.LONG.H3[1]</a>
</td>
<td title="0.8.9">
<a href="#tile-xc4000a-IO.LS.B-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.7.9">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[2]</a>
</td>
<td title="0.6.9">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[3]</a>
</td>
<td title="0.5.9">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[4]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1[0]</a>
</td>
<td title="0.3.9">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[2]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[0]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td title="0.20.8">
<a href="#tile-xc4000a-IO.LS.B-IO0:IFF_D">IO0:IFF_D[0]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc4000a-IO.LS.B-IO0:OFF_USED">IO0:OFF_USED</a>
</td>
<td title="0.18.8">
<a href="#tile-xc4000a-IO.LS.B-IO0:PULL">IO0:PULL[0]</a>
</td>
<td title="0.17.8">
<a href="#tile-xc4000a-IO.LS.B-IO0:INV.OFF_D">~IO0:INV.OFF_D</a>
</td>
<td title="0.16.8">
<a href="#tile-xc4000a-IO.LS.B-IO0:READBACK_I2">~IO0:READBACK_I2</a>
</td>
<td title="0.15.8">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[5]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[0]</a>
</td>
<td title="0.13.8">
<a href="#tile-xc4000a-IO.LS.B-IO0:OFF_SRVAL">~IO0:OFF_SRVAL</a>
</td>
<td title="0.12.8">
<a href="#tile-xc4000a-IO.LS.B-IO0:MUX.OFF_D">IO0:MUX.OFF_D[0]</a>
</td>
<td title="0.11.8">
<a href="#tile-xc4000a-IO.LS.B-IO0:INV.OFF_CLK">~IO0:INV.OFF_CLK</a>
</td>
<td title="0.10.8">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[0]</a>
</td>
<td title="0.9.8">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.LONG.H3">INT:MUX.LONG.H3[0]</a>
</td>
<td title="0.8.8">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.LONG.H3">INT:MUX.LONG.H3[2]</a>
</td>
<td title="0.7.8">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1[1]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.IO.DOUBLE.0.W.2.0.IO.DBUF.V0">~INT:PASS.IO.DOUBLE.0.W.2.0.IO.DBUF.V0</a>
</td>
<td title="0.5.8">
<a href="#tile-xc4000a-IO.LS.B-IO0:PULL">IO0:PULL[1]</a>
</td>
<td title="0.4.8">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.2">~INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.2</a>
</td>
<td title="0.3.8">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.IO.DOUBLE.1.W.2.0.IO.DBUF.V0">~INT:PASS.IO.DOUBLE.1.W.2.0.IO.DBUF.V0</a>
</td>
<td title="0.2.8">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[1]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[3]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.0">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.0</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.20.7">
<a href="#tile-xc4000a-IO.LS.B-IO0:I2MUX">IO0:I2MUX[1]</a>
</td>
<td title="0.19.7">
<a href="#tile-xc4000a-IO.LS.B-IO0:I2MUX">IO0:I2MUX[0]</a>
</td>
<td title="0.18.7">
<a href="#tile-xc4000a-IO.LS.B-IO0:I2MUX">IO0:I2MUX[2]</a>
</td>
<td title="0.17.7">
<a href="#tile-xc4000a-IO.LS.B-IO0:INV.IFF_CLK">~IO0:INV.IFF_CLK</a>
</td>
<td title="0.16.7">
<a href="#tile-xc4000a-IO.LS.B-IO0:IFF_SRVAL">~IO0:IFF_SRVAL</a>
</td>
<td title="0.15.7">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[2]</a>
</td>
<td title="0.14.7">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[3]</a>
</td>
<td title="0.13.7">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[1]</a>
</td>
<td title="0.12.7">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[6]</a>
</td>
<td title="0.11.7">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[4]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[7]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[7]</a>
</td>
<td title="0.8.7">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H0.0.DEC.V1">~INT:PASS.SINGLE.H0.0.DEC.V1</a>
</td>
<td title="0.7.7">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H2.0.DEC.V1">~INT:PASS.SINGLE.H2.0.DEC.V1</a>
</td>
<td title="0.6.7">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.1">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.1</a>
</td>
<td title="0.5.7">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.1">~INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.1</a>
</td>
<td title="0.4.7">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.0">~INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.0</a>
</td>
<td title="0.3.7">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.2">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.2</a>
</td>
<td title="0.2.7">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.1">~INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.1</a>
</td>
<td title="0.1.7">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.1">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.1</a>
</td>
<td title="0.0.7">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.0">~INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.0</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.20.6">
<a href="#tile-xc4000a-IO.LS.B-IO0:I1MUX">IO0:I1MUX[1]</a>
</td>
<td title="0.19.6">
<a href="#tile-xc4000a-IO.LS.B-IO0:I1MUX">IO0:I1MUX[0]</a>
</td>
<td title="0.18.6">
<a href="#tile-xc4000a-IO.LS.B-IO0:I1MUX">IO0:I1MUX[2]</a>
</td>
<td title="0.17.6">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[4]</a>
</td>
<td title="0.16.6">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[0]</a>
</td>
<td title="0.15.6">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[1]</a>
</td>
<td title="0.14.6">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[5]</a>
</td>
<td title="0.13.6">
<a href="#tile-xc4000a-IO.LS.B-DEC1:O1_N">DEC1:O1_N</a>
</td>
<td title="0.12.6">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[6]</a>
</td>
<td title="0.11.6">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[3]</a>
</td>
<td title="0.10.6">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[2]</a>
</td>
<td title="0.9.6">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB0.I2">~INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.8.6">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.2">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.2</a>
</td>
<td title="0.7.6">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.1">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.1</a>
</td>
<td title="0.6.6">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.0">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.0</a>
</td>
<td title="0.5.6">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.0">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.0</a>
</td>
<td title="0.4.6">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.IO.DOUBLE.1.W.0.IO.DOUBLE.1.W.2">~INT:BIPASS.IO.DOUBLE.1.W.0.IO.DOUBLE.1.W.2</a>
</td>
<td title="0.3.6">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.2">~INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.2</a>
</td>
<td title="0.2.6">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.IO.DOUBLE.0.W.0.IO.DOUBLE.0.W.2">~INT:BIPASS.IO.DOUBLE.0.W.0.IO.DOUBLE.0.W.2</a>
</td>
<td title="0.1.6">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.2">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.2</a>
</td>
<td title="0.0.6">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.2">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.2</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.20.5">
<a href="#tile-xc4000a-IO.LS.B-IO1:READBACK_I2">~IO1:READBACK_I2</a>
</td>
<td title="0.19.5">
<a href="#tile-xc4000a-IO.LS.B-IO1:READBACK_I1">~IO1:READBACK_I1</a>
</td>
<td title="0.18.5">
<a href="#tile-xc4000a-IO.LS.B-IO0:READBACK_I1">~IO0:READBACK_I1</a>
</td>
<td title="0.17.5">
<a href="#tile-xc4000a-IO.LS.B-DEC1:O2_P">~DEC1:O2_P</a>
</td>
<td title="0.16.5">
<a href="#tile-xc4000a-IO.LS.B-DEC2:O2_N">~DEC2:O2_N</a>
</td>
<td title="0.15.5">
<a href="#tile-xc4000a-IO.LS.B-IO1:INV.IFF_CLK">~IO1:INV.IFF_CLK</a>
</td>
<td title="0.14.5">
<a href="#tile-xc4000a-IO.LS.B-DEC2:O1_P">DEC2:O1_P</a>
</td>
<td title="0.13.5">
<a href="#tile-xc4000a-IO.LS.B-DEC1:O1_P">~DEC1:O1_P</a>
</td>
<td title="0.12.5">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB1.I1.S">~INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.11.5">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S">~INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.10.5">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H1.0.DEC.V0">~INT:PASS.SINGLE.H1.0.DEC.V0</a>
</td>
<td title="0.9.5">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H3.0.DEC.V0">~INT:PASS.SINGLE.H3.0.DEC.V0</a>
</td>
<td title="0.8.5">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H3.0.LONG.IO.V1">~INT:PASS.SINGLE.H3.0.LONG.IO.V1</a>
</td>
<td title="0.7.5">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H1.0.LONG.IO.V1">~INT:PASS.SINGLE.H1.0.LONG.IO.V1</a>
</td>
<td title="0.6.5">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.IO.DOUBLE.0.W.0.0.IO.DBUF.V1">~INT:PASS.IO.DOUBLE.0.W.0.0.IO.DBUF.V1</a>
</td>
<td title="0.5.5">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1">~INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.4.5">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB1.I2.S">~INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.3.5">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[2]</a>
</td>
<td title="0.2.5">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[0]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[1]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[3]</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.20.4">
<a href="#tile-xc4000a-IO.LS.B-IO1:I1MUX">IO1:I1MUX[1]</a>
</td>
<td title="0.19.4">
<a href="#tile-xc4000a-IO.LS.B-IO1:I1MUX">IO1:I1MUX[0]</a>
</td>
<td title="0.18.4">
<a href="#tile-xc4000a-IO.LS.B-IO1:I1MUX">IO1:I1MUX[2]</a>
</td>
<td title="0.17.4">
<a href="#tile-xc4000a-IO.LS.B-DEC1:O2_N">DEC1:O2_N</a>
</td>
<td title="0.16.4">
<a href="#tile-xc4000a-IO.LS.B-DEC2:O2_P">DEC2:O2_P</a>
</td>
<td title="0.15.4">
<a href="#tile-xc4000a-IO.LS.B-DEC0:O2_P">~DEC0:O2_P</a>
</td>
<td title="0.14.4">
<a href="#tile-xc4000a-IO.LS.B-DEC2:O1_N">~DEC2:O1_N</a>
</td>
<td title="0.13.4">
<a href="#tile-xc4000a-IO.LS.B-DEC0:O1_P">~DEC0:O1_P</a>
</td>
<td title="0.12.4">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB0.I1">~INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.11.4">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S">~INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.10.4">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.9.4">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.8.4">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.IO.DOUBLE.1.W.0.0.IO.DBUF.V1">~INT:PASS.IO.DOUBLE.1.W.0.0.IO.DBUF.V1</a>
</td>
<td title="0.7.4">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H0.0.LONG.IO.V0">~INT:PASS.SINGLE.H0.0.LONG.IO.V0</a>
</td>
<td title="0.6.4">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1">~INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.5.4">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S">~INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.4.4">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S">~INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.3.4">
<a href="#tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H2.0.LONG.IO.V0">~INT:PASS.SINGLE.H2.0.LONG.IO.V0</a>
</td>
<td title="0.2.4">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[4]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.0">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.0</a>
</td>
<td title="0.0.4">
<a href="#tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.1">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.1</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.20.3">
<a href="#tile-xc4000a-IO.LS.B-IO1:I2MUX">IO1:I2MUX[1]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc4000a-IO.LS.B-IO1:I2MUX">IO1:I2MUX[0]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc4000a-IO.LS.B-IO1:I2MUX">IO1:I2MUX[2]</a>
</td>
<td title="0.17.3">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[2]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc4000a-IO.LS.B-DEC0:O2_N">DEC0:O2_N</a>
</td>
<td title="0.14.3">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[5]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc4000a-IO.LS.B-DEC0:O1_N">DEC0:O1_N</a>
</td>
<td title="0.12.3">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[0]</a>
</td>
<td title="0.11.3">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[4]</a>
</td>
<td title="0.10.3">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[7]</a>
</td>
<td title="0.9.3">
<a href="#tile-xc4000a-IO.LS.B-TBUF1:DRIVE1">~TBUF1:DRIVE1</a>
</td>
<td title="0.8.3">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[4]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[2]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[5]</a>
</td>
<td>-</td>
<td title="0.4.3">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0[1]</a>
</td>
<td title="0.3.3">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0[0]</a>
</td>
<td title="0.2.3">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[2]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[5]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc4000a-IO.LS.B-TBUF0:DRIVE1">~TBUF0:DRIVE1</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.20.2">
<a href="#tile-xc4000a-IO.LS.B-IO1:OFF_USED">IO1:OFF_USED</a>
</td>
<td title="0.19.2">
<a href="#tile-xc4000a-IO.LS.B-IO1:IFF_D">IO1:IFF_D[0]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc4000a-IO.LS.B-IO1:IFF_SRVAL">~IO1:IFF_SRVAL</a>
</td>
<td title="0.17.2">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[2]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[1]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[5]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[0]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[3]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[3]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[6]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[4]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[6]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[7]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[0]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[3]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[0]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[3]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[4]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td title="0.20.1">
<a href="#tile-xc4000a-IO.LS.B-IO1:PULL">IO1:PULL[1]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc4000a-IO.LS.B-IO1:INV.OFF_D">~IO1:INV.OFF_D</a>
</td>
<td title="0.18.1">
<a href="#tile-xc4000a-IO.LS.B-IO1:OFF_SRVAL">~IO1:OFF_SRVAL</a>
</td>
<td title="0.17.1">
<a href="#tile-xc4000a-IO.LS.B-IO1:MUX.OFF_D">IO1:MUX.OFF_D[0]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc4000a-IO.LS.B-IO1:READBACK_OFF">~IO1:READBACK_OFF</a>
</td>
<td title="0.15.1">
<a href="#tile-xc4000a-IO.LS.B-IO1:OMUX">IO1:OMUX[2]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[1]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[3]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[4]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[2]</a>
</td>
<td title="0.9.1">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[3]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[1]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[4]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[3]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[1]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[2]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[3]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[4]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.20.0">
<a href="#tile-xc4000a-IO.LS.B-IO1:PULL">IO1:PULL[0]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc4000a-IO.LS.B-IO1:SLEW">IO1:SLEW[0]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc4000a-IO.LS.B-IO1:INV.OFF_CLK">~IO1:INV.OFF_CLK</a>
</td>
<td title="0.17.0">
<a href="#tile-xc4000a-IO.LS.B-IO1:INV.T">~IO1:INV.T</a>
</td>
<td title="0.16.0">
<a href="#tile-xc4000a-IO.LS.B-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc4000a-IO.LS.B-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[2]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc4000a-IO.LS.B-IO1:SLEW">IO1:SLEW[1]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[4]</a>
</td>
<td title="0.11.0">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[0]</a>
</td>
<td title="0.10.0">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[1]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[2]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[3]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[0]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[0]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[2]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[4]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.LONG.H0">INT:MUX.LONG.H0[0]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.LONG.H0">INT:MUX.LONG.H0[1]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.LONG.H0">INT:MUX.LONG.H0[3]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc4000a-IO.LS.B-INT:MUX.LONG.H0">INT:MUX.LONG.H0[2]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc4000a IO.LS.B bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>5</td>
<td title="1.3.5">
<a href="#tile-xc4000a-IO.LS.B-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-DEC0:O1_N">DEC0:O1_N</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-DEC0:O2_N">DEC0:O2_N</th>
<th>0.15.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-DEC1:O1_N">DEC1:O1_N</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-DEC1:O2_N">DEC1:O2_N</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-DEC2:O1_P">DEC2:O1_P</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-DEC2:O2_P">DEC2:O2_P</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO0:OFF_USED">IO0:OFF_USED</th>
<th>0.19.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO1:OFF_USED">IO1:OFF_USED</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-DEC0:O1_P">DEC0:O1_P</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-DEC0:O2_P">DEC0:O2_P</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-DEC1:O1_P">DEC1:O1_P</th>
<th>0.13.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-DEC1:O2_P">DEC1:O2_P</th>
<th>0.17.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-DEC2:O1_N">DEC2:O1_N</th>
<th>0.14.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-DEC2:O2_N">DEC2:O2_N</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.0">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.0</th>
<th>0.0.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.1">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.1</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.2">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.0.W.2</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.0">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.0</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.1">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.1</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.2">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.1.W.2</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.0">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.0</th>
<th>0.6.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.1">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.1</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.2">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.1.W.2</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.0">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.0</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.1">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.1</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.2">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.0.W.2</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.IO.DOUBLE.0.W.0.IO.DOUBLE.0.W.2">INT:BIPASS.IO.DOUBLE.0.W.0.IO.DOUBLE.0.W.2</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.IO.DOUBLE.1.W.0.IO.DOUBLE.1.W.2">INT:BIPASS.IO.DOUBLE.1.W.0.IO.DOUBLE.1.W.2</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.1">INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.W.1</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.0">INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.0</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.2">INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.W.2</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.1">INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.W.1</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.0">INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.0</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.2">INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.W.2</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB1.I1.S">INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB1.I1.S</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB0.I1">INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB0.I1</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB0.I2">INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB0.I2</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB1.I2.S">INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB1.I2.S</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.IO.DOUBLE.0.W.0.0.IO.DBUF.V1">INT:PASS.IO.DOUBLE.0.W.0.0.IO.DBUF.V1</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.IO.DOUBLE.0.W.2.0.IO.DBUF.V0">INT:PASS.IO.DOUBLE.0.W.2.0.IO.DBUF.V0</th>
<th>0.6.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.IO.DOUBLE.1.W.0.0.IO.DBUF.V1">INT:PASS.IO.DOUBLE.1.W.0.0.IO.DBUF.V1</th>
<th>0.8.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.IO.DOUBLE.1.W.2.0.IO.DBUF.V0">INT:PASS.IO.DOUBLE.1.W.2.0.IO.DBUF.V0</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H0.0.DEC.V1">INT:PASS.SINGLE.H0.0.DEC.V1</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H0.0.LONG.IO.V0">INT:PASS.SINGLE.H0.0.LONG.IO.V0</th>
<th>0.7.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1">INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S">INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H1.0.DEC.V0">INT:PASS.SINGLE.H1.0.DEC.V0</th>
<th>0.10.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H1.0.LONG.IO.V1">INT:PASS.SINGLE.H1.0.LONG.IO.V1</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S">INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H2.0.DEC.V1">INT:PASS.SINGLE.H2.0.DEC.V1</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H2.0.LONG.IO.V0">INT:PASS.SINGLE.H2.0.LONG.IO.V0</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1">INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S">INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H3.0.DEC.V0">INT:PASS.SINGLE.H3.0.DEC.V0</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H3.0.LONG.IO.V1">INT:PASS.SINGLE.H3.0.LONG.IO.V1</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S">INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO0:IFF_SRVAL">IO0:IFF_SRVAL</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO0:INV.IFF_CLK">IO0:INV.IFF_CLK</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO0:INV.OFF_CLK">IO0:INV.OFF_CLK</th>
<th>0.11.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO0:INV.OFF_D">IO0:INV.OFF_D</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO0:INV.T">IO0:INV.T</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO0:OFF_SRVAL">IO0:OFF_SRVAL</th>
<th>0.13.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO0:READBACK_I1">IO0:READBACK_I1</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO0:READBACK_I2">IO0:READBACK_I2</th>
<th>0.16.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO0:READBACK_OFF">IO0:READBACK_OFF</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO1:IFF_SRVAL">IO1:IFF_SRVAL</th>
<th>0.18.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO1:INV.IFF_CLK">IO1:INV.IFF_CLK</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO1:INV.OFF_CLK">IO1:INV.OFF_CLK</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO1:INV.OFF_D">IO1:INV.OFF_D</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO1:INV.T">IO1:INV.T</th>
<th>0.17.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO1:OFF_SRVAL">IO1:OFF_SRVAL</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO1:READBACK_I1">IO1:READBACK_I1</th>
<th>0.19.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO1:READBACK_I2">IO1:READBACK_I2</th>
<th>0.20.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO1:READBACK_OFF">IO1:READBACK_OFF</th>
<th>0.16.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>1.3.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.8.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-TBUF0:DRIVE1">TBUF0:DRIVE1</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-TBUF1:DRIVE1">TBUF1:DRIVE1</th>
<th>0.9.3</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK</th>
<th>0.10.7</th>
<th>0.12.6</th>
<th>0.14.6</th>
<th>0.17.6</th>
<th>0.11.6</th>
<th>0.10.6</th>
<th>0.15.6</th>
<th>0.16.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1</th>
<th>0.12.9</th>
<th>0.6.9</th>
<th>0.7.9</th>
<th>0.10.9</th>
<th>0.10.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.H0.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK</th>
<th>0.9.7</th>
<th>0.12.7</th>
<th>0.15.8</th>
<th>0.11.7</th>
<th>0.14.7</th>
<th>0.15.7</th>
<th>0.13.7</th>
<th>0.14.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS</th>
<th>0.1.3</th>
<th>0.2.2</th>
<th>0.5.2</th>
<th>0.2.3</th>
<th>0.1.2</th>
<th>0.4.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK</th>
<th>0.10.3</th>
<th>0.11.2</th>
<th>0.14.3</th>
<th>0.11.3</th>
<th>0.12.2</th>
<th>0.16.3</th>
<th>0.17.3</th>
<th>0.12.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1</th>
<th>0.12.0</th>
<th>0.13.1</th>
<th>0.14.0</th>
<th>0.14.1</th>
<th>0.12.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DOUBLE.H0.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK</th>
<th>0.8.2</th>
<th>0.9.2</th>
<th>0.15.2</th>
<th>0.10.2</th>
<th>0.13.2</th>
<th>0.17.2</th>
<th>0.16.2</th>
<th>0.14.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS</th>
<th>0.6.3</th>
<th>0.8.3</th>
<th>0.3.2</th>
<th>0.7.3</th>
<th>0.6.2</th>
<th>0.7.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.4.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS</th>
<th>0.4.0</th>
<th>0.6.1</th>
<th>0.5.0</th>
<th>0.5.1</th>
<th>0.6.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS</th>
<th>0.7.1</th>
<th>0.8.0</th>
<th>0.9.0</th>
<th>0.8.1</th>
<th>0.7.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.W.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I</th>
<th>0.11.1</th>
<th>0.9.1</th>
<th>0.10.1</th>
<th>0.10.0</th>
<th>0.11.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.W.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0</th>
<th>0.4.3</th>
<th>0.3.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.W.0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.W.0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1</th>
<th>0.7.8</th>
<th>0.4.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.W.2</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.W.2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-INT:MUX.LONG.H0">INT:MUX.LONG.H0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-INT:MUX.LONG.H3">INT:MUX.LONG.H3</th>
<th>0.13.9</th>
<th>0.8.8</th>
<th>0.9.9</th>
<th>0.9.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0</th>
<th>0.2.4</th>
<th>0.0.5</th>
<th>0.3.5</th>
<th>0.1.5</th>
<th>0.2.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1</th>
<th>0.5.9</th>
<th>0.1.8</th>
<th>0.3.9</th>
<th>0.2.8</th>
<th>0.2.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-IO0:I1MUX">IO0:I1MUX</th>
<th>0.18.6</th>
<th>0.20.6</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO0:I2MUX">IO0:I2MUX</th>
<th>0.18.7</th>
<th>0.20.7</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO1:I1MUX">IO1:I1MUX</th>
<th>0.18.4</th>
<th>0.20.4</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO1:I2MUX">IO1:I2MUX</th>
<th>0.18.3</th>
<th>0.20.3</th>
<th>0.19.3</th>
</tr>
</thead>
<tbody>
<tr><td>I</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IQL</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IQ</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-IO0:IFF_D">IO0:IFF_D</th>
<th>0.20.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO1:IFF_D">IO1:IFF_D</th>
<th>0.19.2</th>
</tr>
</thead>
<tbody>
<tr><td>DELAY</td>
<td>0</td>
</tr>
<tr><td>I</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-IO0:MUX.OFF_D">IO0:MUX.OFF_D</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO1:MUX.OFF_D">IO1:MUX.OFF_D</th>
<th>0.17.1</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-IO0:OMUX">IO0:OMUX</th>
<th>0.17.9</th>
<th>0.16.9</th>
<th>0.15.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO1:OMUX">IO1:OMUX</th>
<th>0.15.1</th>
<th>0.16.0</th>
<th>0.15.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O1.INV</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>O2.INV</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-IO0:PULL">IO0:PULL</th>
<th>0.5.8</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO1:PULL">IO1:PULL</th>
<th>0.20.1</th>
<th>0.20.0</th>
</tr>
</thead>
<tbody>
<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PULLDOWN</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.LS.B-IO0:SLEW">IO0:SLEW</th>
<th>0.11.9</th>
<th>0.14.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.LS.B-IO1:SLEW">IO1:SLEW</th>
<th>0.13.0</th>
<th>0.19.0</th>
</tr>
</thead>
<tbody>
<tr><td>FAST</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MEDSLOW</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>MEDFAST</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SLOW</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-ior"><a class="header" href="#tile-ior">Tile IO.R</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-4"><a class="header" href="#switchbox-int-4">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="9">TCELL0_SINGLE.H0</td><td>TCELL0_LONG.IO.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H0.E</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.IO.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H1.E</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="10">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.V3</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.GY.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V1</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.GYQ.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.GY.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.H3</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.GYQ.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_DOUBLE.H0.0</td><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H0.1</td><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.H0.2</td><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_DOUBLE.H1.0</td><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H1.1</td><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.H1.2</td><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V0.0</td><td>TCELL0_OUT.CLB.GYQ.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_DOUBLE.V0.1</td><td>TCELL0_OUT.CLB.GY.E</td><td>pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.V0.2</td><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V1.0</td><td>TCELL0_OUT.LR.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_DOUBLE.V1.1</td><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.V1.2</td><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.E.0</td><td>TCELL0_IO.DBUF.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.0.E.1</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.E.2</td><td>TCELL0_IO.DBUF.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.E.0</td><td>TCELL0_IO.DBUF.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.1.E.1</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.E.2</td><td>TCELL0_IO.DBUF.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.V0</td><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.V1</td><td>TCELL0_IO.DOUBLE.0.E.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_SINGLE.V1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H2</td><td>TCELL0_SINGLE.V2</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.H3</td><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H0.E</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H1.E</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V2</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V3</td><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.V0</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.V1</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.F1</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.G1</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.C1</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="13">TCELL0_IMUX.CLB.F3</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="13">TCELL0_IMUX.CLB.G3</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="13">TCELL0_IMUX.CLB.C3</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_IO.DOUBLE.1.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.TBUF0.TS</td><td>TCELL0_IO.DOUBLE.0.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_IO.DOUBLE.1.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.TBUF1.TS</td><td>TCELL0_IO.DOUBLE.0.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB0.O1</td><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.OK</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.IK</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.TS</td><td>TCELL0_IO.DOUBLE.0.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB1.O1</td><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.OK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.IK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.TS</td><td>TCELL0_IO.DOUBLE.0.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-4"><a class="header" href="#bel-tbuf0-4">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-4"><a class="header" href="#bel-tbuf1-4">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H2</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-4"><a class="header" href="#bel-pullup_tbuf0-4">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-4"><a class="header" href="#bel-pullup_tbuf1-4">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io0-4"><a class="header" href="#bel-io0-4">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.LR.IOB0.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.LR.IOB0.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB0.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB0.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.G1</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB0.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-4"><a class="header" href="#bel-io1-4">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.LR.IOB1.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.LR.IOB1.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB1.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB1.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.F1</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB1.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec0-4"><a class="header" href="#bel-dec0-4">Bel DEC0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R bel DEC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.LR.IOB0.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec1-4"><a class="header" href="#bel-dec1-4">Bel DEC1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R bel DEC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.CLB.C1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec2-4"><a class="header" href="#bel-dec2-4">Bel DEC2</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R bel DEC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.LR.IOB1.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-4"><a class="header" href="#bel-wires-4">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H1</td><td>TBUF0.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H2</td><td>TBUF1.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:DEC.V0</td><td>DEC0.O1, DEC1.O1, DEC2.O1</td></tr>
<tr><td>TCELL0:DEC.V1</td><td>DEC0.O2, DEC1.O2, DEC2.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.F1</td><td>IO1.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.G1</td><td>IO0.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.C1</td><td>DEC1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.TS</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.TS</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.IOB0.O1</td><td>IO0.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB0.OK</td><td>IO0.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.IK</td><td>IO0.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.TS</td><td>IO0.T</td></tr>
<tr><td>TCELL0:IMUX.IOB1.O1</td><td>IO1.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB1.OK</td><td>IO1.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.IK</td><td>IO1.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.TS</td><td>IO1.T</td></tr>
<tr><td>TCELL0:OUT.LR.IOB0.I1</td><td>IO0.I1, DEC0.I</td></tr>
<tr><td>TCELL0:OUT.LR.IOB0.I2</td><td>IO0.I2</td></tr>
<tr><td>TCELL0:OUT.LR.IOB1.I1</td><td>IO1.I1, DEC2.I</td></tr>
<tr><td>TCELL0:OUT.LR.IOB1.I2</td><td>IO1.I2</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-4"><a class="header" href="#bitstream-4">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="0.31.9">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.V2.0.LONG.H2">~INT:PASS.SINGLE.V2.0.LONG.H2</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.28.9">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.27.9">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.SINGLE.V2.S</a>
</td>
<td title="0.26.9">
<a href="#tile-xc4000a-IO.R-INT:BUF.LONG.H3.0.SINGLE.V3">~INT:BUF.LONG.H3.0.SINGLE.V3</a>
</td>
<td title="0.25.9">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.V3.0.LONG.H3">~INT:PASS.SINGLE.V3.0.LONG.H3</a>
</td>
<td title="0.24.9">
<a href="#tile-xc4000a-IO.R-INT:BUF.LONG.H2.0.SINGLE.V2">~INT:BUF.LONG.H2.0.SINGLE.V2</a>
</td>
<td title="0.23.9">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.22.9">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.19.9">
<a href="#tile-xc4000a-IO.R-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[1]</a>
</td>
<td title="0.18.9">
<a href="#tile-xc4000a-IO.R-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[0]</a>
</td>
<td title="0.17.9">
<a href="#tile-xc4000a-IO.R-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[2]</a>
</td>
<td title="0.16.9">
<a href="#tile-xc4000a-IO.R-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[4]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc4000a-IO.R-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[3]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc4000a-IO.R-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1[1]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[1]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[2]</a>
</td>
<td title="0.11.9">
<a href="#tile-xc4000a-IO.R-INT:MUX.LONG.H3">INT:MUX.LONG.H3[1]</a>
</td>
<td title="0.10.9">
<a href="#tile-xc4000a-IO.R-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.9.9">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[3]</a>
</td>
<td title="0.8.9">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[4]</a>
</td>
<td title="0.7.9">
<a href="#tile-xc4000a-IO.R-INT:MUX.LONG.H3">INT:MUX.LONG.H3[3]</a>
</td>
<td title="0.6.9">
<a href="#tile-xc4000a-IO.R-IO0:SLEW">IO0:SLEW[1]</a>
</td>
<td title="0.5.9">
<a href="#tile-xc4000a-IO.R-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc4000a-IO.R-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td title="0.3.9">
<a href="#tile-xc4000a-IO.R-IO0:SLEW">IO0:SLEW[0]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc4000a-IO.R-IO0:READBACK_OFF">~IO0:READBACK_OFF</a>
</td>
<td title="0.1.9">
<a href="#tile-xc4000a-IO.R-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc4000a-IO.R-IO0:INV.T">~IO0:INV.T</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.31.8">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</a>
</td>
<td title="0.30.8">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S</a>
</td>
<td title="0.29.8">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H2.SINGLE.V2">~INT:BIPASS.SINGLE.H2.SINGLE.V2</a>
</td>
<td title="0.28.8">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">~INT:BIPASS.SINGLE.H2.SINGLE.H2.E</a>
</td>
<td title="0.27.8">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0</a>
</td>
<td title="0.26.8">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0">~INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0</a>
</td>
<td title="0.25.8">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2</a>
</td>
<td title="0.24.8">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2</a>
</td>
<td title="0.23.8">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2</a>
</td>
<td title="0.22.8">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2</a>
</td>
<td title="0.21.8">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S</a>
</td>
<td title="0.20.8">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.2">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.2</a>
</td>
<td title="0.19.8">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td title="0.18.8">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td title="0.17.8">
<a href="#tile-xc4000a-IO.R-INT:PASS.IO.DOUBLE.1.E.0.0.IO.DBUF.V0">~INT:PASS.IO.DOUBLE.1.E.0.0.IO.DBUF.V0</a>
</td>
<td title="0.16.8">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.0">~INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.0</a>
</td>
<td title="0.15.8">
<a href="#tile-xc4000a-IO.R-IO0:PULL">IO0:PULL[1]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc4000a-IO.R-INT:PASS.IO.DOUBLE.0.E.0.0.IO.DBUF.V0">~INT:PASS.IO.DOUBLE.0.E.0.0.IO.DBUF.V0</a>
</td>
<td title="0.13.8">
<a href="#tile-xc4000a-IO.R-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1[0]</a>
</td>
<td title="0.12.8">
<a href="#tile-xc4000a-IO.R-INT:MUX.LONG.H3">INT:MUX.LONG.H3[0]</a>
</td>
<td title="0.11.8">
<a href="#tile-xc4000a-IO.R-INT:MUX.LONG.H3">INT:MUX.LONG.H3[2]</a>
</td>
<td title="0.10.8">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[0]</a>
</td>
<td title="0.9.8">
<a href="#tile-xc4000a-IO.R-IO0:INV.OFF_CLK">~IO0:INV.OFF_CLK</a>
</td>
<td title="0.8.8">
<a href="#tile-xc4000a-IO.R-IO0:MUX.OFF_D">IO0:MUX.OFF_D[0]</a>
</td>
<td title="0.7.8">
<a href="#tile-xc4000a-IO.R-IO0:OFF_SRVAL">~IO0:OFF_SRVAL</a>
</td>
<td title="0.6.8">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[0]</a>
</td>
<td title="0.5.8">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[7]</a>
</td>
<td title="0.4.8">
<a href="#tile-xc4000a-IO.R-IO0:READBACK_I2">~IO0:READBACK_I2</a>
</td>
<td title="0.3.8">
<a href="#tile-xc4000a-IO.R-IO0:INV.OFF_D">~IO0:INV.OFF_D</a>
</td>
<td title="0.2.8">
<a href="#tile-xc4000a-IO.R-IO0:PULL">IO0:PULL[0]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc4000a-IO.R-IO0:OFF_USED">IO0:OFF_USED</a>
</td>
<td title="0.0.8">
<a href="#tile-xc4000a-IO.R-IO0:IFF_D">IO0:IFF_D[0]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.31.7">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</a>
</td>
<td title="0.30.7">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S</a>
</td>
<td title="0.29.7">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.28.7">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">~INT:BIPASS.SINGLE.H0.SINGLE.H0.E</a>
</td>
<td title="0.27.7">
<a href="#tile-xc4000a-IO.R-INT:BUF.LONG.V3.0.SINGLE.H3">~INT:BUF.LONG.V3.0.SINGLE.H3</a>
</td>
<td title="0.26.7">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S</a>
</td>
<td title="0.25.7">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.24.7">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.23.7">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.22.7">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.21.7">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0</a>
</td>
<td title="0.20.7">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.2">~INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.2</a>
</td>
<td title="0.19.7">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.1">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.1</a>
</td>
<td title="0.18.7">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.1">~INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.1</a>
</td>
<td title="0.17.7">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.0">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.0</a>
</td>
<td title="0.16.7">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.2">~INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.2</a>
</td>
<td title="0.15.7">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.1">~INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.1</a>
</td>
<td title="0.14.7">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.1">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.1</a>
</td>
<td title="0.13.7">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H2.0.DEC.V0">~INT:PASS.SINGLE.H2.0.DEC.V0</a>
</td>
<td title="0.12.7">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H0.0.DEC.V0">~INT:PASS.SINGLE.H0.0.DEC.V0</a>
</td>
<td title="0.11.7">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[5]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[6]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[4]</a>
</td>
<td title="0.8.7">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[6]</a>
</td>
<td title="0.7.7">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[1]</a>
</td>
<td title="0.6.7">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[3]</a>
</td>
<td title="0.5.7">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[2]</a>
</td>
<td title="0.4.7">
<a href="#tile-xc4000a-IO.R-IO0:IFF_SRVAL">~IO0:IFF_SRVAL</a>
</td>
<td title="0.3.7">
<a href="#tile-xc4000a-IO.R-IO0:INV.IFF_CLK">~IO0:INV.IFF_CLK</a>
</td>
<td title="0.2.7">
<a href="#tile-xc4000a-IO.R-IO0:I2MUX">IO0:I2MUX[1]</a>
</td>
<td title="0.1.7">
<a href="#tile-xc4000a-IO.R-IO0:I2MUX">IO0:I2MUX[0]</a>
</td>
<td title="0.0.7">
<a href="#tile-xc4000a-IO.R-IO0:I2MUX">IO0:I2MUX[2]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.31.6">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H0.E.0.LONG.V0">~INT:PASS.SINGLE.H0.E.0.LONG.V0</a>
</td>
<td title="0.30.6">
<a href="#tile-xc4000a-IO.R-INT:BUF.LONG.V0.0.SINGLE.H0.E">~INT:BUF.LONG.V0.0.SINGLE.H0.E</a>
</td>
<td title="0.29.6">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H0.SINGLE.V0">~INT:BIPASS.SINGLE.H0.SINGLE.V0</a>
</td>
<td title="0.28.6">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V0.S</a>
</td>
<td title="0.27.6">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H3.0.LONG.V3">~INT:PASS.SINGLE.H3.0.LONG.V3</a>
</td>
<td title="0.26.6">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.25.6">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2</a>
</td>
<td title="0.24.6">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0">~INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0</a>
</td>
<td title="0.23.6">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2</a>
</td>
<td title="0.22.6">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2</a>
</td>
<td title="0.21.6">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2</a>
</td>
<td title="0.20.6">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.0">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.0</a>
</td>
<td title="0.19.6">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.0">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.0</a>
</td>
<td title="0.18.6">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.IO.DOUBLE.0.E.0.IO.DOUBLE.0.E.2">~INT:BIPASS.IO.DOUBLE.0.E.0.IO.DOUBLE.0.E.2</a>
</td>
<td title="0.17.6">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.0">~INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.0</a>
</td>
<td title="0.16.6">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.IO.DOUBLE.1.E.0.IO.DOUBLE.1.E.2">~INT:BIPASS.IO.DOUBLE.1.E.0.IO.DOUBLE.1.E.2</a>
</td>
<td title="0.15.6">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.2">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.2</a>
</td>
<td title="0.14.6">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.2">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.2</a>
</td>
<td title="0.13.6">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.1">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.1</a>
</td>
<td title="0.12.6">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.0">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.0</a>
</td>
<td title="0.11.6">
<a href="#tile-xc4000a-IO.R-INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB0.I2">~INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.10.6">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[2]</a>
</td>
<td title="0.9.6">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[3]</a>
</td>
<td title="0.8.6">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[5]</a>
</td>
<td title="0.7.6">
<a href="#tile-xc4000a-IO.R-DEC1:O2_N">DEC1:O2_N</a>
</td>
<td title="0.6.6">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[4]</a>
</td>
<td title="0.5.6">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[1]</a>
</td>
<td title="0.4.6">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[0]</a>
</td>
<td title="0.3.6">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[7]</a>
</td>
<td title="0.2.6">
<a href="#tile-xc4000a-IO.R-IO0:I1MUX">IO0:I1MUX[1]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc4000a-IO.R-IO0:I1MUX">IO0:I1MUX[0]</a>
</td>
<td title="0.0.6">
<a href="#tile-xc4000a-IO.R-IO0:I1MUX">IO0:I1MUX[2]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.31.5">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.V0.0.OUT.CLB.GY.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.GY.E</a>
</td>
<td title="0.30.5">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H1.E.0.LONG.V1">~INT:PASS.SINGLE.H1.E.0.LONG.V1</a>
</td>
<td title="0.29.5">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.V2.0.OUT.CLB.GY.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.GY.E</a>
</td>
<td title="0.28.5">
<a href="#tile-xc4000a-IO.R-INT:BUF.LONG.V1.0.SINGLE.H1.E">~INT:BUF.LONG.V1.0.SINGLE.H1.E</a>
</td>
<td title="0.27.5">
<a href="#tile-xc4000a-IO.R-INT:BUF.LONG.V2.0.SINGLE.H2">~INT:BUF.LONG.V2.0.SINGLE.H2</a>
</td>
<td title="0.26.5">
<a href="#tile-xc4000a-IO.R-INT:PASS.DOUBLE.V0.1.0.OUT.CLB.GY.E">~INT:PASS.DOUBLE.V0.1.0.OUT.CLB.GY.E</a>
</td>
<td title="0.25.5">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H2.0.LONG.V2">~INT:PASS.SINGLE.H2.0.LONG.V2</a>
</td>
<td title="0.24.5">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.V1.0.OUT.LR.IOB1.I2">~INT:PASS.SINGLE.V1.0.OUT.LR.IOB1.I2</a>
</td>
<td title="0.23.5">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.V3.0.OUT.LR.IOB1.I2">~INT:PASS.SINGLE.V3.0.OUT.LR.IOB1.I2</a>
</td>
<td title="0.22.5">
<a href="#tile-xc4000a-IO.R-INT:BUF.LONG.H1.0.SINGLE.V1">~INT:BUF.LONG.H1.0.SINGLE.V1</a>
</td>
<td title="0.21.5">
<a href="#tile-xc4000a-IO.R-INT:PASS.DOUBLE.V1.0.0.OUT.LR.IOB1.I2">~INT:PASS.DOUBLE.V1.0.0.OUT.LR.IOB1.I2</a>
</td>
<td title="0.20.5">
<a href="#tile-xc4000a-IO.R-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[1]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc4000a-IO.R-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[0]</a>
</td>
<td title="0.18.5">
<a href="#tile-xc4000a-IO.R-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[2]</a>
</td>
<td title="0.17.5">
<a href="#tile-xc4000a-IO.R-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[3]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc4000a-IO.R-INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB1.I2.S">~INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.15.5">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1">~INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.14.5">
<a href="#tile-xc4000a-IO.R-INT:PASS.IO.DOUBLE.0.E.2.0.IO.DBUF.V1">~INT:PASS.IO.DOUBLE.0.E.2.0.IO.DBUF.V1</a>
</td>
<td title="0.13.5">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H1.0.LONG.IO.V1">~INT:PASS.SINGLE.H1.0.LONG.IO.V1</a>
</td>
<td title="0.12.5">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H3.0.LONG.IO.V1">~INT:PASS.SINGLE.H3.0.LONG.IO.V1</a>
</td>
<td title="0.11.5">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H3.0.DEC.V1">~INT:PASS.SINGLE.H3.0.DEC.V1</a>
</td>
<td title="0.10.5">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H1.0.DEC.V1">~INT:PASS.SINGLE.H1.0.DEC.V1</a>
</td>
<td title="0.9.5">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S">~INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.8.5">
<a href="#tile-xc4000a-IO.R-INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB1.I1.S">~INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.7.5">
<a href="#tile-xc4000a-IO.R-DEC1:O2_P">~DEC1:O2_P</a>
</td>
<td title="0.6.5">
<a href="#tile-xc4000a-IO.R-DEC2:O2_P">DEC2:O2_P</a>
</td>
<td title="0.5.5">
<a href="#tile-xc4000a-IO.R-IO1:INV.IFF_CLK">~IO1:INV.IFF_CLK</a>
</td>
<td title="0.4.5">
<a href="#tile-xc4000a-IO.R-DEC2:O1_N">~DEC2:O1_N</a>
</td>
<td title="0.3.5">
<a href="#tile-xc4000a-IO.R-DEC1:O1_P">~DEC1:O1_P</a>
</td>
<td title="0.2.5">
<a href="#tile-xc4000a-IO.R-IO0:READBACK_I1">~IO0:READBACK_I1</a>
</td>
<td title="0.1.5">
<a href="#tile-xc4000a-IO.R-IO1:READBACK_I1">~IO1:READBACK_I1</a>
</td>
<td title="0.0.5">
<a href="#tile-xc4000a-IO.R-IO1:READBACK_I2">~IO1:READBACK_I2</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.31.4">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[0]</a>
</td>
<td title="0.30.4">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.V0.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.V0.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.29.4">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.V2.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.V2.0.OUT.LR.IOB0.I2</a>
</td>
<td>-</td>
<td title="0.27.4">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.V1.0.OUT.CLB.GYQ.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.GYQ.E</a>
</td>
<td title="0.26.4">
<a href="#tile-xc4000a-IO.R-INT:PASS.DOUBLE.V0.0.0.OUT.CLB.GYQ.E">~INT:PASS.DOUBLE.V0.0.0.OUT.CLB.GYQ.E</a>
</td>
<td title="0.25.4">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.V3.0.OUT.CLB.GYQ.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.GYQ.E</a>
</td>
<td title="0.24.4">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[6]</a>
</td>
<td title="0.23.4">
<a href="#tile-xc4000a-IO.R-INT:PASS.DOUBLE.V1.1.0.OUT.LR.IOB0.I2">~INT:PASS.DOUBLE.V1.1.0.OUT.LR.IOB0.I2</a>
</td>
<td>-</td>
<td title="0.21.4">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.20.4">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.1">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.1</a>
</td>
<td title="0.19.4">
<a href="#tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.2">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.2</a>
</td>
<td title="0.18.4">
<a href="#tile-xc4000a-IO.R-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[4]</a>
</td>
<td title="0.17.4">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H2.0.LONG.IO.V0">~INT:PASS.SINGLE.H2.0.LONG.IO.V0</a>
</td>
<td title="0.16.4">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S">~INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.15.4">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S">~INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.14.4">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1">~INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.13.4">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H0.0.LONG.IO.V0">~INT:PASS.SINGLE.H0.0.LONG.IO.V0</a>
</td>
<td title="0.12.4">
<a href="#tile-xc4000a-IO.R-INT:PASS.IO.DOUBLE.1.E.2.0.IO.DBUF.V1">~INT:PASS.IO.DOUBLE.1.E.2.0.IO.DBUF.V1</a>
</td>
<td title="0.11.4">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.10.4">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.9.4">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S">~INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.8.4">
<a href="#tile-xc4000a-IO.R-INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB0.I1">~INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.7.4">
<a href="#tile-xc4000a-IO.R-DEC0:O2_P">~DEC0:O2_P</a>
</td>
<td title="0.6.4">
<a href="#tile-xc4000a-IO.R-DEC2:O2_N">~DEC2:O2_N</a>
</td>
<td title="0.5.4">
<a href="#tile-xc4000a-IO.R-DEC0:O1_P">~DEC0:O1_P</a>
</td>
<td title="0.4.4">
<a href="#tile-xc4000a-IO.R-DEC2:O1_P">DEC2:O1_P</a>
</td>
<td title="0.3.4">
<a href="#tile-xc4000a-IO.R-DEC1:O1_N">DEC1:O1_N</a>
</td>
<td title="0.2.4">
<a href="#tile-xc4000a-IO.R-IO1:I1MUX">IO1:I1MUX[1]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc4000a-IO.R-IO1:I1MUX">IO1:I1MUX[0]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc4000a-IO.R-IO1:I1MUX">IO1:I1MUX[2]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.31.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[3]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[2]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[1]</a>
</td>
<td title="0.28.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[3]</a>
</td>
<td title="0.27.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[3]</a>
</td>
<td title="0.26.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[2]</a>
</td>
<td title="0.25.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[0]</a>
</td>
<td title="0.24.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[4]</a>
</td>
<td title="0.23.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[0]</a>
</td>
<td title="0.22.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[2]</a>
</td>
<td title="0.21.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[3]</a>
</td>
<td title="0.20.3">
<a href="#tile-xc4000a-IO.R-TBUF0:DRIVE1">~TBUF0:DRIVE1</a>
</td>
<td title="0.19.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[4]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[2]</a>
</td>
<td title="0.17.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0[0]</a>
</td>
<td>-</td>
<td title="0.14.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[2]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[4]</a>
</td>
<td title="0.12.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[5]</a>
</td>
<td title="0.11.3">
<a href="#tile-xc4000a-IO.R-TBUF1:DRIVE1">~TBUF1:DRIVE1</a>
</td>
<td title="0.10.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[0]</a>
</td>
<td title="0.9.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[4]</a>
</td>
<td title="0.8.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[1]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc4000a-IO.R-DEC0:O2_N">DEC0:O2_N</a>
</td>
<td title="0.6.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[5]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc4000a-IO.R-DEC0:O1_N">DEC0:O1_N</a>
</td>
<td title="0.4.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[2]</a>
</td>
<td title="0.3.3">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[7]</a>
</td>
<td title="0.2.3">
<a href="#tile-xc4000a-IO.R-IO1:I2MUX">IO1:I2MUX[1]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc4000a-IO.R-IO1:I2MUX">IO1:I2MUX[0]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc4000a-IO.R-IO1:I2MUX">IO1:I2MUX[2]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.31.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[5]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[2]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[4]</a>
</td>
<td title="0.28.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[7]</a>
</td>
<td title="0.27.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[4]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[1]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[3]</a>
</td>
<td title="0.24.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[1]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[1]</a>
</td>
<td title="0.22.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[5]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[6]</a>
</td>
<td>-</td>
<td title="0.19.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[1]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[0]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[5]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[3]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[1]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[3]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[1]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[6]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[4]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[6]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[3]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[3]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[0]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[5]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[2]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[7]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc4000a-IO.R-IO1:IFF_SRVAL">~IO1:IFF_SRVAL</a>
</td>
<td title="0.1.2">
<a href="#tile-xc4000a-IO.R-IO1:IFF_D">IO1:IFF_D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc4000a-IO.R-IO1:OFF_USED">IO1:OFF_USED</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.31.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[7]</a>
</td>
<td title="0.30.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[4]</a>
</td>
<td title="0.29.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[5]</a>
</td>
<td title="0.28.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[0]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[1]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[7]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[4]</a>
</td>
<td title="0.24.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[5]</a>
</td>
<td title="0.23.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[6]</a>
</td>
<td>-</td>
<td title="0.21.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[4]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[4]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[1]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[0]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[2]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[3]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[3]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[4]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[3]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[1]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[0]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[2]</a>
</td>
<td title="0.9.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[4]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[3]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[1]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc4000a-IO.R-IO1:PULL">IO1:PULL[1]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc4000a-IO.R-IO1:READBACK_OFF">~IO1:READBACK_OFF</a>
</td>
<td title="0.3.1">
<a href="#tile-xc4000a-IO.R-IO1:MUX.OFF_D">IO1:MUX.OFF_D[0]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc4000a-IO.R-IO1:OFF_SRVAL">~IO1:OFF_SRVAL</a>
</td>
<td title="0.1.1">
<a href="#tile-xc4000a-IO.R-IO1:INV.OFF_D">~IO1:INV.OFF_D</a>
</td>
<td title="0.0.1">
<a href="#tile-xc4000a-IO.R-IO1:OMUX">IO1:OMUX[2]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.31.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[6]</a>
</td>
<td title="0.30.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[1]</a>
</td>
<td title="0.29.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[6]</a>
</td>
<td title="0.28.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[6]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[0]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[2]</a>
</td>
<td title="0.25.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[5]</a>
</td>
<td title="0.24.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[5]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[0]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[2]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[3]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.LONG.H0">INT:MUX.LONG.H0[0]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.LONG.H0">INT:MUX.LONG.H0[3]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.LONG.H0">INT:MUX.LONG.H0[1]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.LONG.H0">INT:MUX.LONG.H0[2]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[2]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[1]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[0]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[2]</a>
</td>
<td title="0.11.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[4]</a>
</td>
<td title="0.10.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[1]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[3]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[2]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc4000a-IO.R-IO1:SLEW">IO1:SLEW[1]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[4]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc4000a-IO.R-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc4000a-IO.R-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc4000a-IO.R-IO1:INV.T">~IO1:INV.T</a>
</td>
<td title="0.2.0">
<a href="#tile-xc4000a-IO.R-IO1:INV.OFF_CLK">~IO1:INV.OFF_CLK</a>
</td>
<td title="0.1.0">
<a href="#tile-xc4000a-IO.R-IO1:SLEW">IO1:SLEW[0]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc4000a-IO.R-IO1:PULL">IO1:PULL[0]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="31">Frame</th></tr>
<tr>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="1.30.9">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.V0.0.LONG.H0">~INT:PASS.SINGLE.V0.0.LONG.H0</a>
</td>
<td title="1.29.9">
<a href="#tile-xc4000a-IO.R-INT:BUF.LONG.H0.0.SINGLE.V0">~INT:BUF.LONG.H0.0.SINGLE.V0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.21.9">
<a href="#tile-xc4000a-IO.R-INT:PASS.SINGLE.V1.0.LONG.H1">~INT:PASS.SINGLE.V1.0.LONG.H1</a>
</td>
<td title="1.20.9">
<a href="#tile-xc4000a-IO.R-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-DEC0:O1_N">DEC0:O1_N</th>
<th>0.5.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-DEC0:O2_N">DEC0:O2_N</th>
<th>0.7.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-DEC1:O1_N">DEC1:O1_N</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-DEC1:O2_N">DEC1:O2_N</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-DEC2:O1_P">DEC2:O1_P</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-DEC2:O2_P">DEC2:O2_P</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO0:OFF_USED">IO0:OFF_USED</th>
<th>0.1.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO1:OFF_USED">IO1:OFF_USED</th>
<th>0.0.2</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-DEC0:O1_P">DEC0:O1_P</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-DEC0:O2_P">DEC0:O2_P</th>
<th>0.7.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-DEC1:O1_P">DEC1:O1_P</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-DEC1:O2_P">DEC1:O2_P</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-DEC2:O1_N">DEC2:O1_N</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-DEC2:O2_N">DEC2:O2_N</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2">INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2</th>
<th>0.25.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0">INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0</th>
<th>0.27.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2">INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2</th>
<th>0.24.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.0">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.0</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.1">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.1</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.2">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.2</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.0">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.0</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.1">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.1</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.2">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.2</th>
<th>0.20.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0">INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2">INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2</th>
<th>0.23.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2">INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2</th>
<th>0.23.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0">INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2">INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.0">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.0</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.1">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.1</th>
<th>0.20.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.2">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.2</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.0">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.0</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.1">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.1</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.2">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.2</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0">INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2">INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2</th>
<th>0.25.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2">INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2</th>
<th>0.22.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2">INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2</th>
<th>0.22.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.IO.DOUBLE.0.E.0.IO.DOUBLE.0.E.2">INT:BIPASS.IO.DOUBLE.0.E.0.IO.DOUBLE.0.E.2</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.IO.DOUBLE.1.E.0.IO.DOUBLE.1.E.2">INT:BIPASS.IO.DOUBLE.1.E.0.IO.DOUBLE.1.E.2</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.29.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</th>
<th>0.31.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.0">INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.0</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.2">INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.2</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">INT:BIPASS.SINGLE.H0.SINGLE.H0.E</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H0.SINGLE.V0">INT:BIPASS.SINGLE.H0.SINGLE.V0</th>
<th>0.29.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.SINGLE.V0.S</th>
<th>0.28.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.22.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S</th>
<th>0.21.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.1">INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.1</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.19.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.28.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</th>
<th>0.31.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.0">INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.0</th>
<th>0.16.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.2">INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.2</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">INT:BIPASS.SINGLE.H2.SINGLE.H2.E</th>
<th>0.28.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H2.SINGLE.V2">INT:BIPASS.SINGLE.H2.SINGLE.V2</th>
<th>0.29.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.SINGLE.V2.S</th>
<th>0.27.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S</th>
<th>0.26.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.1">INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.1</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.22.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">INT:BIPASS.SINGLE.V0.SINGLE.V0.S</th>
<th>0.30.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.23.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">INT:BIPASS.SINGLE.V2.SINGLE.V2.S</th>
<th>0.30.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BUF.LONG.H0.0.SINGLE.V0">INT:BUF.LONG.H0.0.SINGLE.V0</th>
<th>1.29.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BUF.LONG.H1.0.SINGLE.V1">INT:BUF.LONG.H1.0.SINGLE.V1</th>
<th>0.22.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BUF.LONG.H2.0.SINGLE.V2">INT:BUF.LONG.H2.0.SINGLE.V2</th>
<th>0.24.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BUF.LONG.H3.0.SINGLE.V3">INT:BUF.LONG.H3.0.SINGLE.V3</th>
<th>0.26.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BUF.LONG.V0.0.SINGLE.H0.E">INT:BUF.LONG.V0.0.SINGLE.H0.E</th>
<th>0.30.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BUF.LONG.V1.0.SINGLE.H1.E">INT:BUF.LONG.V1.0.SINGLE.H1.E</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BUF.LONG.V2.0.SINGLE.H2">INT:BUF.LONG.V2.0.SINGLE.H2</th>
<th>0.27.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:BUF.LONG.V3.0.SINGLE.H3">INT:BUF.LONG.V3.0.SINGLE.H3</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB0.I1">INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB0.I1</th>
<th>0.8.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB1.I1.S">INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB1.I1.S</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB1.I2.S">INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB1.I2.S</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB0.I2">INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB0.I2</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.DOUBLE.V0.0.0.OUT.CLB.GYQ.E">INT:PASS.DOUBLE.V0.0.0.OUT.CLB.GYQ.E</th>
<th>0.26.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.DOUBLE.V0.1.0.OUT.CLB.GY.E">INT:PASS.DOUBLE.V0.1.0.OUT.CLB.GY.E</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.DOUBLE.V1.0.0.OUT.LR.IOB1.I2">INT:PASS.DOUBLE.V1.0.0.OUT.LR.IOB1.I2</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.DOUBLE.V1.1.0.OUT.LR.IOB0.I2">INT:PASS.DOUBLE.V1.1.0.OUT.LR.IOB0.I2</th>
<th>0.23.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.IO.DOUBLE.0.E.0.0.IO.DBUF.V0">INT:PASS.IO.DOUBLE.0.E.0.0.IO.DBUF.V0</th>
<th>0.14.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.IO.DOUBLE.0.E.2.0.IO.DBUF.V1">INT:PASS.IO.DOUBLE.0.E.2.0.IO.DBUF.V1</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.IO.DOUBLE.1.E.0.0.IO.DBUF.V0">INT:PASS.IO.DOUBLE.1.E.0.0.IO.DBUF.V0</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.IO.DOUBLE.1.E.2.0.IO.DBUF.V1">INT:PASS.IO.DOUBLE.1.E.2.0.IO.DBUF.V1</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H0.0.DEC.V0">INT:PASS.SINGLE.H0.0.DEC.V0</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H0.0.LONG.IO.V0">INT:PASS.SINGLE.H0.0.LONG.IO.V0</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1">INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S">INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H0.E.0.LONG.V0">INT:PASS.SINGLE.H0.E.0.LONG.V0</th>
<th>0.31.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H1.0.DEC.V1">INT:PASS.SINGLE.H1.0.DEC.V1</th>
<th>0.10.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H1.0.LONG.IO.V1">INT:PASS.SINGLE.H1.0.LONG.IO.V1</th>
<th>0.13.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S">INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H1.E.0.LONG.V1">INT:PASS.SINGLE.H1.E.0.LONG.V1</th>
<th>0.30.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H2.0.DEC.V0">INT:PASS.SINGLE.H2.0.DEC.V0</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H2.0.LONG.IO.V0">INT:PASS.SINGLE.H2.0.LONG.IO.V0</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H2.0.LONG.V2">INT:PASS.SINGLE.H2.0.LONG.V2</th>
<th>0.25.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1">INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1</th>
<th>0.14.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S">INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H3.0.DEC.V1">INT:PASS.SINGLE.H3.0.DEC.V1</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H3.0.LONG.IO.V1">INT:PASS.SINGLE.H3.0.LONG.IO.V1</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H3.0.LONG.V3">INT:PASS.SINGLE.H3.0.LONG.V3</th>
<th>0.27.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S">INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.V0.0.LONG.H0">INT:PASS.SINGLE.V0.0.LONG.H0</th>
<th>1.30.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.V0.0.OUT.CLB.GY.E">INT:PASS.SINGLE.V0.0.OUT.CLB.GY.E</th>
<th>0.31.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.V0.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.V0.0.OUT.LR.IOB0.I2</th>
<th>0.30.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.V1.0.LONG.H1">INT:PASS.SINGLE.V1.0.LONG.H1</th>
<th>1.21.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.V1.0.OUT.CLB.GYQ.E">INT:PASS.SINGLE.V1.0.OUT.CLB.GYQ.E</th>
<th>0.27.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.V1.0.OUT.LR.IOB1.I2">INT:PASS.SINGLE.V1.0.OUT.LR.IOB1.I2</th>
<th>0.24.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.V2.0.LONG.H2">INT:PASS.SINGLE.V2.0.LONG.H2</th>
<th>0.31.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.V2.0.OUT.CLB.GY.E">INT:PASS.SINGLE.V2.0.OUT.CLB.GY.E</th>
<th>0.29.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.V2.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.V2.0.OUT.LR.IOB0.I2</th>
<th>0.29.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.V3.0.LONG.H3">INT:PASS.SINGLE.V3.0.LONG.H3</th>
<th>0.25.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.V3.0.OUT.CLB.GYQ.E">INT:PASS.SINGLE.V3.0.OUT.CLB.GYQ.E</th>
<th>0.25.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:PASS.SINGLE.V3.0.OUT.LR.IOB1.I2">INT:PASS.SINGLE.V3.0.OUT.LR.IOB1.I2</th>
<th>0.23.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO0:IFF_SRVAL">IO0:IFF_SRVAL</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO0:INV.IFF_CLK">IO0:INV.IFF_CLK</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO0:INV.OFF_CLK">IO0:INV.OFF_CLK</th>
<th>0.9.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO0:INV.OFF_D">IO0:INV.OFF_D</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO0:INV.T">IO0:INV.T</th>
<th>0.0.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO0:OFF_SRVAL">IO0:OFF_SRVAL</th>
<th>0.7.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO0:READBACK_I1">IO0:READBACK_I1</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO0:READBACK_I2">IO0:READBACK_I2</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO0:READBACK_OFF">IO0:READBACK_OFF</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO1:IFF_SRVAL">IO1:IFF_SRVAL</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO1:INV.IFF_CLK">IO1:INV.IFF_CLK</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO1:INV.OFF_CLK">IO1:INV.OFF_CLK</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO1:INV.OFF_D">IO1:INV.OFF_D</th>
<th>0.1.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO1:INV.T">IO1:INV.T</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO1:OFF_SRVAL">IO1:OFF_SRVAL</th>
<th>0.2.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO1:READBACK_I1">IO1:READBACK_I1</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO1:READBACK_I2">IO1:READBACK_I2</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO1:READBACK_OFF">IO1:READBACK_OFF</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>1.20.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.10.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-TBUF0:DRIVE1">TBUF0:DRIVE1</th>
<th>0.20.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-TBUF1:DRIVE1">TBUF1:DRIVE1</th>
<th>0.11.3</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1</th>
<th>0.21.2</th>
<th>0.22.2</th>
<th>0.21.1</th>
<th>0.21.3</th>
<th>0.22.3</th>
<th>0.23.2</th>
<th>0.23.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.V1.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3</th>
<th>0.26.1</th>
<th>0.28.0</th>
<th>0.25.0</th>
<th>0.27.2</th>
<th>0.27.3</th>
<th>0.26.0</th>
<th>0.27.1</th>
<th>0.27.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1</th>
<th>0.23.1</th>
<th>0.24.1</th>
<th>0.24.3</th>
<th>0.21.0</th>
<th>0.22.0</th>
<th>0.24.2</th>
<th>0.23.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3</th>
<th>0.31.1</th>
<th>0.31.0</th>
<th>0.31.2</th>
<th>0.30.1</th>
<th>0.31.3</th>
<th>0.30.3</th>
<th>0.30.0</th>
<th>0.31.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1</th>
<th>0.24.4</th>
<th>0.24.0</th>
<th>0.25.1</th>
<th>0.25.2</th>
<th>0.26.3</th>
<th>0.26.2</th>
<th>0.25.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3</th>
<th>0.28.2</th>
<th>0.29.0</th>
<th>0.29.1</th>
<th>0.29.2</th>
<th>0.28.3</th>
<th>0.30.2</th>
<th>0.29.3</th>
<th>0.28.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>CIN</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK</th>
<th>0.3.6</th>
<th>0.10.7</th>
<th>0.8.6</th>
<th>0.6.6</th>
<th>0.9.6</th>
<th>0.10.6</th>
<th>0.5.6</th>
<th>0.4.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1</th>
<th>0.8.9</th>
<th>0.9.9</th>
<th>0.12.9</th>
<th>0.13.9</th>
<th>0.10.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK</th>
<th>0.5.8</th>
<th>0.8.7</th>
<th>0.11.7</th>
<th>0.9.7</th>
<th>0.6.7</th>
<th>0.5.7</th>
<th>0.7.7</th>
<th>0.6.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS</th>
<th>0.16.2</th>
<th>0.19.3</th>
<th>0.15.2</th>
<th>0.18.3</th>
<th>0.19.2</th>
<th>0.17.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK</th>
<th>0.3.3</th>
<th>0.9.2</th>
<th>0.6.3</th>
<th>0.9.3</th>
<th>0.8.2</th>
<th>0.4.3</th>
<th>0.8.3</th>
<th>0.10.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1</th>
<th>0.6.0</th>
<th>0.7.1</th>
<th>0.8.0</th>
<th>0.6.1</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DOUBLE.H1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK</th>
<th>0.3.2</th>
<th>0.11.2</th>
<th>0.5.2</th>
<th>0.10.2</th>
<th>0.7.2</th>
<th>0.4.2</th>
<th>0.12.2</th>
<th>0.6.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS</th>
<th>0.12.3</th>
<th>0.13.3</th>
<th>0.13.2</th>
<th>0.14.3</th>
<th>0.14.2</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I</th>
<th>0.20.1</th>
<th>0.16.1</th>
<th>0.17.1</th>
<th>0.19.1</th>
<th>0.18.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.16.0</th>
<th>0.15.0</th>
<th>0.14.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS</th>
<th>0.11.0</th>
<th>0.13.1</th>
<th>0.12.0</th>
<th>0.12.1</th>
<th>0.13.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.E.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I</th>
<th>0.9.1</th>
<th>0.9.0</th>
<th>0.10.1</th>
<th>0.10.0</th>
<th>0.11.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.E.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0</th>
<th>0.17.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.E.2</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1</th>
<th>0.14.9</th>
<th>0.13.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.E.0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.LONG.H0">INT:MUX.LONG.H0</th>
<th>0.19.0</th>
<th>0.17.0</th>
<th>0.18.0</th>
<th>0.20.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.LONG.H3">INT:MUX.LONG.H3</th>
<th>0.7.9</th>
<th>0.11.8</th>
<th>0.11.9</th>
<th>0.12.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0</th>
<th>0.18.4</th>
<th>0.17.5</th>
<th>0.18.5</th>
<th>0.20.5</th>
<th>0.19.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1</th>
<th>0.16.9</th>
<th>0.15.9</th>
<th>0.17.9</th>
<th>0.19.9</th>
<th>0.18.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-IO0:I1MUX">IO0:I1MUX</th>
<th>0.0.6</th>
<th>0.2.6</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO0:I2MUX">IO0:I2MUX</th>
<th>0.0.7</th>
<th>0.2.7</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO1:I1MUX">IO1:I1MUX</th>
<th>0.0.4</th>
<th>0.2.4</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO1:I2MUX">IO1:I2MUX</th>
<th>0.0.3</th>
<th>0.2.3</th>
<th>0.1.3</th>
</tr>
</thead>
<tbody>
<tr><td>I</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IQL</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IQ</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-IO0:IFF_D">IO0:IFF_D</th>
<th>0.0.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO1:IFF_D">IO1:IFF_D</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>DELAY</td>
<td>0</td>
</tr>
<tr><td>I</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-IO0:MUX.OFF_D">IO0:MUX.OFF_D</th>
<th>0.8.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO1:MUX.OFF_D">IO1:MUX.OFF_D</th>
<th>0.3.1</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-IO0:OMUX">IO0:OMUX</th>
<th>0.1.9</th>
<th>0.4.9</th>
<th>0.5.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO1:OMUX">IO1:OMUX</th>
<th>0.0.1</th>
<th>0.4.0</th>
<th>0.5.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O1.INV</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>O2.INV</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-IO0:PULL">IO0:PULL</th>
<th>0.15.8</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO1:PULL">IO1:PULL</th>
<th>0.5.1</th>
<th>0.0.0</th>
</tr>
</thead>
<tbody>
<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PULLDOWN</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R-IO0:SLEW">IO0:SLEW</th>
<th>0.6.9</th>
<th>0.3.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R-IO1:SLEW">IO1:SLEW</th>
<th>0.7.0</th>
<th>0.1.0</th>
</tr>
</thead>
<tbody>
<tr><td>FAST</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MEDSLOW</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>MEDFAST</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SLOW</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-iort"><a class="header" href="#tile-iort">Tile IO.R.T</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-5"><a class="header" href="#switchbox-int-5">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R.T switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="9">TCELL0_SINGLE.H0</td><td>TCELL0_LONG.IO.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H0.E</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.IO.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H1.E</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="10">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.V3</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.GY.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V1</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.GYQ.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.GY.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.H3</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.GYQ.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_DOUBLE.H0.0</td><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H0.1</td><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.H0.2</td><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_DOUBLE.H1.0</td><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H1.1</td><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.H1.2</td><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V0.0</td><td>TCELL0_OUT.CLB.GYQ.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_DOUBLE.V0.1</td><td>TCELL0_OUT.CLB.GY.E</td><td>pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.V0.2</td><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V1.0</td><td>TCELL0_OUT.LR.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_DOUBLE.V1.1</td><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.V1.2</td><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.E.0</td><td>TCELL0_IO.DBUF.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.0.E.1</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.E.2</td><td>TCELL0_IO.DBUF.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.E.0</td><td>TCELL0_IO.DBUF.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.1.E.1</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.E.2</td><td>TCELL0_IO.DBUF.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.V0</td><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.V1</td><td>TCELL0_IO.DOUBLE.0.E.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_SINGLE.V1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H2</td><td>TCELL0_SINGLE.V2</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.H3</td><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H0.E</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H1.E</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V2</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V3</td><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.V0</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.V1</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.F1</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.G1</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.C1</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="13">TCELL0_IMUX.CLB.F3</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="13">TCELL0_IMUX.CLB.G3</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="13">TCELL0_IMUX.CLB.C3</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_IO.DOUBLE.1.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.TBUF0.TS</td><td>TCELL0_IO.DOUBLE.0.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_IO.DOUBLE.1.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.TBUF1.TS</td><td>TCELL0_IO.DOUBLE.0.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB0.O1</td><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.OK</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.IK</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.TS</td><td>TCELL0_IO.DOUBLE.0.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB1.O1</td><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.OK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.IK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.TS</td><td>TCELL0_IO.DOUBLE.0.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-5"><a class="header" href="#bel-tbuf0-5">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R.T bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-5"><a class="header" href="#bel-tbuf1-5">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R.T bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H2</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-5"><a class="header" href="#bel-pullup_tbuf0-5">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R.T bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-5"><a class="header" href="#bel-pullup_tbuf1-5">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R.T bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io0-5"><a class="header" href="#bel-io0-5">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R.T bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKIN</td><td>output</td><td>TCELL0:OUT.IOB.CLKIN</td></tr>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.LR.IOB0.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.LR.IOB0.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB0.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB0.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.G1</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB0.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-5"><a class="header" href="#bel-io1-5">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R.T bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.LR.IOB1.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.LR.IOB1.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB1.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB1.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.F1</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB1.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec0-5"><a class="header" href="#bel-dec0-5">Bel DEC0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R.T bel DEC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.LR.IOB0.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec1-5"><a class="header" href="#bel-dec1-5">Bel DEC1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R.T bel DEC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.CLB.C1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec2-5"><a class="header" href="#bel-dec2-5">Bel DEC2</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R.T bel DEC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.LR.IOB1.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-5"><a class="header" href="#bel-wires-5">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R.T bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H1</td><td>TBUF0.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H2</td><td>TBUF1.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:DEC.V0</td><td>DEC0.O1, DEC1.O1, DEC2.O1</td></tr>
<tr><td>TCELL0:DEC.V1</td><td>DEC0.O2, DEC1.O2, DEC2.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.F1</td><td>IO1.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.G1</td><td>IO0.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.C1</td><td>DEC1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.TS</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.TS</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.IOB0.O1</td><td>IO0.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB0.OK</td><td>IO0.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.IK</td><td>IO0.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.TS</td><td>IO0.T</td></tr>
<tr><td>TCELL0:IMUX.IOB1.O1</td><td>IO1.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB1.OK</td><td>IO1.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.IK</td><td>IO1.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.TS</td><td>IO1.T</td></tr>
<tr><td>TCELL0:OUT.LR.IOB0.I1</td><td>IO0.I1, DEC0.I</td></tr>
<tr><td>TCELL0:OUT.LR.IOB0.I2</td><td>IO0.I2</td></tr>
<tr><td>TCELL0:OUT.LR.IOB1.I1</td><td>IO1.I1, DEC2.I</td></tr>
<tr><td>TCELL0:OUT.LR.IOB1.I2</td><td>IO1.I2</td></tr>
<tr><td>TCELL0:OUT.IOB.CLKIN</td><td>IO0.CLKIN</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-5"><a class="header" href="#bitstream-5">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R.T bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="0.31.9">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V2.0.LONG.H2">~INT:PASS.SINGLE.V2.0.LONG.H2</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.28.9">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.27.9">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.SINGLE.V2.S</a>
</td>
<td title="0.26.9">
<a href="#tile-xc4000a-IO.R.T-INT:BUF.LONG.H3.0.SINGLE.V3">~INT:BUF.LONG.H3.0.SINGLE.V3</a>
</td>
<td title="0.25.9">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V3.0.LONG.H3">~INT:PASS.SINGLE.V3.0.LONG.H3</a>
</td>
<td title="0.24.9">
<a href="#tile-xc4000a-IO.R.T-INT:BUF.LONG.H2.0.SINGLE.V2">~INT:BUF.LONG.H2.0.SINGLE.V2</a>
</td>
<td title="0.23.9">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.22.9">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.19.9">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[1]</a>
</td>
<td title="0.18.9">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[0]</a>
</td>
<td title="0.17.9">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[2]</a>
</td>
<td title="0.16.9">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[4]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[3]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1[1]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[1]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[2]</a>
</td>
<td title="0.11.9">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.LONG.H3">INT:MUX.LONG.H3[1]</a>
</td>
<td title="0.10.9">
<a href="#tile-xc4000a-IO.R.T-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.9.9">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[3]</a>
</td>
<td title="0.8.9">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[4]</a>
</td>
<td title="0.7.9">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.LONG.H3">INT:MUX.LONG.H3[3]</a>
</td>
<td title="0.6.9">
<a href="#tile-xc4000a-IO.R.T-IO0:SLEW">IO0:SLEW[1]</a>
</td>
<td title="0.5.9">
<a href="#tile-xc4000a-IO.R.T-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc4000a-IO.R.T-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td title="0.3.9">
<a href="#tile-xc4000a-IO.R.T-IO0:SLEW">IO0:SLEW[0]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc4000a-IO.R.T-IO0:READBACK_OFF">~IO0:READBACK_OFF</a>
</td>
<td title="0.1.9">
<a href="#tile-xc4000a-IO.R.T-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc4000a-IO.R.T-IO0:INV.T">~IO0:INV.T</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.31.8">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</a>
</td>
<td title="0.30.8">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S</a>
</td>
<td title="0.29.8">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H2.SINGLE.V2">~INT:BIPASS.SINGLE.H2.SINGLE.V2</a>
</td>
<td title="0.28.8">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">~INT:BIPASS.SINGLE.H2.SINGLE.H2.E</a>
</td>
<td title="0.27.8">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0</a>
</td>
<td title="0.26.8">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0">~INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0</a>
</td>
<td title="0.25.8">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2</a>
</td>
<td title="0.24.8">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2</a>
</td>
<td title="0.23.8">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2</a>
</td>
<td title="0.22.8">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2</a>
</td>
<td title="0.21.8">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S</a>
</td>
<td title="0.20.8">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.2">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.2</a>
</td>
<td title="0.19.8">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td title="0.18.8">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td title="0.17.8">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.IO.DOUBLE.1.E.0.0.IO.DBUF.V0">~INT:PASS.IO.DOUBLE.1.E.0.0.IO.DBUF.V0</a>
</td>
<td title="0.16.8">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.0">~INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.0</a>
</td>
<td title="0.15.8">
<a href="#tile-xc4000a-IO.R.T-IO0:PULL">IO0:PULL[1]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.IO.DOUBLE.0.E.0.0.IO.DBUF.V0">~INT:PASS.IO.DOUBLE.0.E.0.0.IO.DBUF.V0</a>
</td>
<td title="0.13.8">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1[0]</a>
</td>
<td title="0.12.8">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.LONG.H3">INT:MUX.LONG.H3[0]</a>
</td>
<td title="0.11.8">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.LONG.H3">INT:MUX.LONG.H3[2]</a>
</td>
<td title="0.10.8">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[0]</a>
</td>
<td title="0.9.8">
<a href="#tile-xc4000a-IO.R.T-IO0:INV.OFF_CLK">~IO0:INV.OFF_CLK</a>
</td>
<td title="0.8.8">
<a href="#tile-xc4000a-IO.R.T-IO0:MUX.OFF_D">IO0:MUX.OFF_D[0]</a>
</td>
<td title="0.7.8">
<a href="#tile-xc4000a-IO.R.T-IO0:OFF_SRVAL">~IO0:OFF_SRVAL</a>
</td>
<td title="0.6.8">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[0]</a>
</td>
<td title="0.5.8">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[7]</a>
</td>
<td title="0.4.8">
<a href="#tile-xc4000a-IO.R.T-IO0:READBACK_I2">~IO0:READBACK_I2</a>
</td>
<td title="0.3.8">
<a href="#tile-xc4000a-IO.R.T-IO0:INV.OFF_D">~IO0:INV.OFF_D</a>
</td>
<td title="0.2.8">
<a href="#tile-xc4000a-IO.R.T-IO0:PULL">IO0:PULL[0]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc4000a-IO.R.T-IO0:OFF_USED">IO0:OFF_USED</a>
</td>
<td title="0.0.8">
<a href="#tile-xc4000a-IO.R.T-IO0:IFF_D">IO0:IFF_D[0]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.31.7">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</a>
</td>
<td title="0.30.7">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S</a>
</td>
<td title="0.29.7">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.28.7">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">~INT:BIPASS.SINGLE.H0.SINGLE.H0.E</a>
</td>
<td title="0.27.7">
<a href="#tile-xc4000a-IO.R.T-INT:BUF.LONG.V3.0.SINGLE.H3">~INT:BUF.LONG.V3.0.SINGLE.H3</a>
</td>
<td title="0.26.7">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S</a>
</td>
<td title="0.25.7">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.24.7">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.23.7">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.22.7">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.21.7">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0</a>
</td>
<td title="0.20.7">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.2">~INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.2</a>
</td>
<td title="0.19.7">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.1">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.1</a>
</td>
<td title="0.18.7">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.1">~INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.1</a>
</td>
<td title="0.17.7">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.0">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.0</a>
</td>
<td title="0.16.7">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.2">~INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.2</a>
</td>
<td title="0.15.7">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.1">~INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.1</a>
</td>
<td title="0.14.7">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.1">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.1</a>
</td>
<td title="0.13.7">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H2.0.DEC.V0">~INT:PASS.SINGLE.H2.0.DEC.V0</a>
</td>
<td title="0.12.7">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H0.0.DEC.V0">~INT:PASS.SINGLE.H0.0.DEC.V0</a>
</td>
<td title="0.11.7">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[5]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[6]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[4]</a>
</td>
<td title="0.8.7">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[6]</a>
</td>
<td title="0.7.7">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[1]</a>
</td>
<td title="0.6.7">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[3]</a>
</td>
<td title="0.5.7">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[2]</a>
</td>
<td title="0.4.7">
<a href="#tile-xc4000a-IO.R.T-IO0:IFF_SRVAL">~IO0:IFF_SRVAL</a>
</td>
<td title="0.3.7">
<a href="#tile-xc4000a-IO.R.T-IO0:INV.IFF_CLK">~IO0:INV.IFF_CLK</a>
</td>
<td title="0.2.7">
<a href="#tile-xc4000a-IO.R.T-IO0:I2MUX">IO0:I2MUX[1]</a>
</td>
<td title="0.1.7">
<a href="#tile-xc4000a-IO.R.T-IO0:I2MUX">IO0:I2MUX[0]</a>
</td>
<td title="0.0.7">
<a href="#tile-xc4000a-IO.R.T-IO0:I2MUX">IO0:I2MUX[2]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.31.6">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H0.E.0.LONG.V0">~INT:PASS.SINGLE.H0.E.0.LONG.V0</a>
</td>
<td title="0.30.6">
<a href="#tile-xc4000a-IO.R.T-INT:BUF.LONG.V0.0.SINGLE.H0.E">~INT:BUF.LONG.V0.0.SINGLE.H0.E</a>
</td>
<td title="0.29.6">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H0.SINGLE.V0">~INT:BIPASS.SINGLE.H0.SINGLE.V0</a>
</td>
<td title="0.28.6">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V0.S</a>
</td>
<td title="0.27.6">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H3.0.LONG.V3">~INT:PASS.SINGLE.H3.0.LONG.V3</a>
</td>
<td title="0.26.6">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.25.6">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2</a>
</td>
<td title="0.24.6">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0">~INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0</a>
</td>
<td title="0.23.6">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2</a>
</td>
<td title="0.22.6">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2</a>
</td>
<td title="0.21.6">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2</a>
</td>
<td title="0.20.6">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.0">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.0</a>
</td>
<td title="0.19.6">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.0">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.0</a>
</td>
<td title="0.18.6">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.IO.DOUBLE.0.E.0.IO.DOUBLE.0.E.2">~INT:BIPASS.IO.DOUBLE.0.E.0.IO.DOUBLE.0.E.2</a>
</td>
<td title="0.17.6">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.0">~INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.0</a>
</td>
<td title="0.16.6">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.IO.DOUBLE.1.E.0.IO.DOUBLE.1.E.2">~INT:BIPASS.IO.DOUBLE.1.E.0.IO.DOUBLE.1.E.2</a>
</td>
<td title="0.15.6">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.2">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.2</a>
</td>
<td title="0.14.6">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.2">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.2</a>
</td>
<td title="0.13.6">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.1">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.1</a>
</td>
<td title="0.12.6">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.0">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.0</a>
</td>
<td title="0.11.6">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB0.I2">~INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.10.6">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[2]</a>
</td>
<td title="0.9.6">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[3]</a>
</td>
<td title="0.8.6">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[5]</a>
</td>
<td title="0.7.6">
<a href="#tile-xc4000a-IO.R.T-DEC1:O2_N">DEC1:O2_N</a>
</td>
<td title="0.6.6">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[4]</a>
</td>
<td title="0.5.6">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[1]</a>
</td>
<td title="0.4.6">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[0]</a>
</td>
<td title="0.3.6">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[7]</a>
</td>
<td title="0.2.6">
<a href="#tile-xc4000a-IO.R.T-IO0:I1MUX">IO0:I1MUX[1]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc4000a-IO.R.T-IO0:I1MUX">IO0:I1MUX[0]</a>
</td>
<td title="0.0.6">
<a href="#tile-xc4000a-IO.R.T-IO0:I1MUX">IO0:I1MUX[2]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.31.5">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V0.0.OUT.CLB.GY.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.GY.E</a>
</td>
<td title="0.30.5">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H1.E.0.LONG.V1">~INT:PASS.SINGLE.H1.E.0.LONG.V1</a>
</td>
<td title="0.29.5">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V2.0.OUT.CLB.GY.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.GY.E</a>
</td>
<td title="0.28.5">
<a href="#tile-xc4000a-IO.R.T-INT:BUF.LONG.V1.0.SINGLE.H1.E">~INT:BUF.LONG.V1.0.SINGLE.H1.E</a>
</td>
<td title="0.27.5">
<a href="#tile-xc4000a-IO.R.T-INT:BUF.LONG.V2.0.SINGLE.H2">~INT:BUF.LONG.V2.0.SINGLE.H2</a>
</td>
<td title="0.26.5">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.DOUBLE.V0.1.0.OUT.CLB.GY.E">~INT:PASS.DOUBLE.V0.1.0.OUT.CLB.GY.E</a>
</td>
<td title="0.25.5">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H2.0.LONG.V2">~INT:PASS.SINGLE.H2.0.LONG.V2</a>
</td>
<td title="0.24.5">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V1.0.OUT.LR.IOB1.I2">~INT:PASS.SINGLE.V1.0.OUT.LR.IOB1.I2</a>
</td>
<td title="0.23.5">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V3.0.OUT.LR.IOB1.I2">~INT:PASS.SINGLE.V3.0.OUT.LR.IOB1.I2</a>
</td>
<td title="0.22.5">
<a href="#tile-xc4000a-IO.R.T-INT:BUF.LONG.H1.0.SINGLE.V1">~INT:BUF.LONG.H1.0.SINGLE.V1</a>
</td>
<td title="0.21.5">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.DOUBLE.V1.0.0.OUT.LR.IOB1.I2">~INT:PASS.DOUBLE.V1.0.0.OUT.LR.IOB1.I2</a>
</td>
<td title="0.20.5">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[1]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[0]</a>
</td>
<td title="0.18.5">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[2]</a>
</td>
<td title="0.17.5">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[3]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB1.I2.S">~INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.15.5">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1">~INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.14.5">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.IO.DOUBLE.0.E.2.0.IO.DBUF.V1">~INT:PASS.IO.DOUBLE.0.E.2.0.IO.DBUF.V1</a>
</td>
<td title="0.13.5">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H1.0.LONG.IO.V1">~INT:PASS.SINGLE.H1.0.LONG.IO.V1</a>
</td>
<td title="0.12.5">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H3.0.LONG.IO.V1">~INT:PASS.SINGLE.H3.0.LONG.IO.V1</a>
</td>
<td title="0.11.5">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H3.0.DEC.V1">~INT:PASS.SINGLE.H3.0.DEC.V1</a>
</td>
<td title="0.10.5">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H1.0.DEC.V1">~INT:PASS.SINGLE.H1.0.DEC.V1</a>
</td>
<td title="0.9.5">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S">~INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.8.5">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB1.I1.S">~INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.7.5">
<a href="#tile-xc4000a-IO.R.T-DEC1:O2_P">~DEC1:O2_P</a>
</td>
<td title="0.6.5">
<a href="#tile-xc4000a-IO.R.T-DEC2:O2_P">DEC2:O2_P</a>
</td>
<td title="0.5.5">
<a href="#tile-xc4000a-IO.R.T-IO1:INV.IFF_CLK">~IO1:INV.IFF_CLK</a>
</td>
<td title="0.4.5">
<a href="#tile-xc4000a-IO.R.T-DEC2:O1_N">~DEC2:O1_N</a>
</td>
<td title="0.3.5">
<a href="#tile-xc4000a-IO.R.T-DEC1:O1_P">~DEC1:O1_P</a>
</td>
<td title="0.2.5">
<a href="#tile-xc4000a-IO.R.T-IO0:READBACK_I1">~IO0:READBACK_I1</a>
</td>
<td title="0.1.5">
<a href="#tile-xc4000a-IO.R.T-IO1:READBACK_I1">~IO1:READBACK_I1</a>
</td>
<td title="0.0.5">
<a href="#tile-xc4000a-IO.R.T-IO1:READBACK_I2">~IO1:READBACK_I2</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.31.4">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[0]</a>
</td>
<td title="0.30.4">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V0.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.V0.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.29.4">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V2.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.V2.0.OUT.LR.IOB0.I2</a>
</td>
<td>-</td>
<td title="0.27.4">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V1.0.OUT.CLB.GYQ.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.GYQ.E</a>
</td>
<td title="0.26.4">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.DOUBLE.V0.0.0.OUT.CLB.GYQ.E">~INT:PASS.DOUBLE.V0.0.0.OUT.CLB.GYQ.E</a>
</td>
<td title="0.25.4">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V3.0.OUT.CLB.GYQ.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.GYQ.E</a>
</td>
<td title="0.24.4">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[6]</a>
</td>
<td title="0.23.4">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.DOUBLE.V1.1.0.OUT.LR.IOB0.I2">~INT:PASS.DOUBLE.V1.1.0.OUT.LR.IOB0.I2</a>
</td>
<td>-</td>
<td title="0.21.4">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.20.4">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.1">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.1</a>
</td>
<td title="0.19.4">
<a href="#tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.2">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.2</a>
</td>
<td title="0.18.4">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[4]</a>
</td>
<td title="0.17.4">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H2.0.LONG.IO.V0">~INT:PASS.SINGLE.H2.0.LONG.IO.V0</a>
</td>
<td title="0.16.4">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S">~INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.15.4">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S">~INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.14.4">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1">~INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.13.4">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H0.0.LONG.IO.V0">~INT:PASS.SINGLE.H0.0.LONG.IO.V0</a>
</td>
<td title="0.12.4">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.IO.DOUBLE.1.E.2.0.IO.DBUF.V1">~INT:PASS.IO.DOUBLE.1.E.2.0.IO.DBUF.V1</a>
</td>
<td title="0.11.4">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.10.4">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.9.4">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S">~INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.8.4">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB0.I1">~INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.7.4">
<a href="#tile-xc4000a-IO.R.T-DEC0:O2_P">~DEC0:O2_P</a>
</td>
<td title="0.6.4">
<a href="#tile-xc4000a-IO.R.T-DEC2:O2_N">~DEC2:O2_N</a>
</td>
<td title="0.5.4">
<a href="#tile-xc4000a-IO.R.T-DEC0:O1_P">~DEC0:O1_P</a>
</td>
<td title="0.4.4">
<a href="#tile-xc4000a-IO.R.T-DEC2:O1_P">DEC2:O1_P</a>
</td>
<td title="0.3.4">
<a href="#tile-xc4000a-IO.R.T-DEC1:O1_N">DEC1:O1_N</a>
</td>
<td title="0.2.4">
<a href="#tile-xc4000a-IO.R.T-IO1:I1MUX">IO1:I1MUX[1]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc4000a-IO.R.T-IO1:I1MUX">IO1:I1MUX[0]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc4000a-IO.R.T-IO1:I1MUX">IO1:I1MUX[2]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.31.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[3]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[2]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[1]</a>
</td>
<td title="0.28.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[3]</a>
</td>
<td title="0.27.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[3]</a>
</td>
<td title="0.26.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[2]</a>
</td>
<td title="0.25.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[0]</a>
</td>
<td title="0.24.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[4]</a>
</td>
<td title="0.23.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[0]</a>
</td>
<td title="0.22.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[2]</a>
</td>
<td title="0.21.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[3]</a>
</td>
<td title="0.20.3">
<a href="#tile-xc4000a-IO.R.T-TBUF0:DRIVE1">~TBUF0:DRIVE1</a>
</td>
<td title="0.19.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[4]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[2]</a>
</td>
<td title="0.17.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0[0]</a>
</td>
<td>-</td>
<td title="0.14.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[2]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[4]</a>
</td>
<td title="0.12.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[5]</a>
</td>
<td title="0.11.3">
<a href="#tile-xc4000a-IO.R.T-TBUF1:DRIVE1">~TBUF1:DRIVE1</a>
</td>
<td title="0.10.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[0]</a>
</td>
<td title="0.9.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[4]</a>
</td>
<td title="0.8.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[1]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc4000a-IO.R.T-DEC0:O2_N">DEC0:O2_N</a>
</td>
<td title="0.6.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[5]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc4000a-IO.R.T-DEC0:O1_N">DEC0:O1_N</a>
</td>
<td title="0.4.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[2]</a>
</td>
<td title="0.3.3">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[7]</a>
</td>
<td title="0.2.3">
<a href="#tile-xc4000a-IO.R.T-IO1:I2MUX">IO1:I2MUX[1]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc4000a-IO.R.T-IO1:I2MUX">IO1:I2MUX[0]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc4000a-IO.R.T-IO1:I2MUX">IO1:I2MUX[2]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.31.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[5]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[2]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[4]</a>
</td>
<td title="0.28.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[7]</a>
</td>
<td title="0.27.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[4]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[1]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[3]</a>
</td>
<td title="0.24.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[1]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[1]</a>
</td>
<td title="0.22.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[5]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[6]</a>
</td>
<td>-</td>
<td title="0.19.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[1]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[0]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[5]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[3]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[1]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[3]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[1]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[6]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[4]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[6]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[3]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[3]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[0]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[5]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[2]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[7]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc4000a-IO.R.T-IO1:IFF_SRVAL">~IO1:IFF_SRVAL</a>
</td>
<td title="0.1.2">
<a href="#tile-xc4000a-IO.R.T-IO1:IFF_D">IO1:IFF_D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc4000a-IO.R.T-IO1:OFF_USED">IO1:OFF_USED</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.31.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[7]</a>
</td>
<td title="0.30.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[4]</a>
</td>
<td title="0.29.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[5]</a>
</td>
<td title="0.28.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[0]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[1]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[7]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[4]</a>
</td>
<td title="0.24.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[5]</a>
</td>
<td title="0.23.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[6]</a>
</td>
<td>-</td>
<td title="0.21.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[4]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[4]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[1]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[0]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[2]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[3]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[3]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[4]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[3]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[1]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[0]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[2]</a>
</td>
<td title="0.9.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[4]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[3]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[1]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc4000a-IO.R.T-IO1:PULL">IO1:PULL[1]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc4000a-IO.R.T-IO1:READBACK_OFF">~IO1:READBACK_OFF</a>
</td>
<td title="0.3.1">
<a href="#tile-xc4000a-IO.R.T-IO1:MUX.OFF_D">IO1:MUX.OFF_D[0]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc4000a-IO.R.T-IO1:OFF_SRVAL">~IO1:OFF_SRVAL</a>
</td>
<td title="0.1.1">
<a href="#tile-xc4000a-IO.R.T-IO1:INV.OFF_D">~IO1:INV.OFF_D</a>
</td>
<td title="0.0.1">
<a href="#tile-xc4000a-IO.R.T-IO1:OMUX">IO1:OMUX[2]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.31.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[6]</a>
</td>
<td title="0.30.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[1]</a>
</td>
<td title="0.29.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[6]</a>
</td>
<td title="0.28.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[6]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[0]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[2]</a>
</td>
<td title="0.25.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[5]</a>
</td>
<td title="0.24.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[5]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[0]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[2]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[3]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.LONG.H0">INT:MUX.LONG.H0[0]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.LONG.H0">INT:MUX.LONG.H0[3]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.LONG.H0">INT:MUX.LONG.H0[1]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.LONG.H0">INT:MUX.LONG.H0[2]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[2]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[1]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[0]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[2]</a>
</td>
<td title="0.11.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[4]</a>
</td>
<td title="0.10.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[1]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[3]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[2]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc4000a-IO.R.T-IO1:SLEW">IO1:SLEW[1]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[4]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc4000a-IO.R.T-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc4000a-IO.R.T-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc4000a-IO.R.T-IO1:INV.T">~IO1:INV.T</a>
</td>
<td title="0.2.0">
<a href="#tile-xc4000a-IO.R.T-IO1:INV.OFF_CLK">~IO1:INV.OFF_CLK</a>
</td>
<td title="0.1.0">
<a href="#tile-xc4000a-IO.R.T-IO1:SLEW">IO1:SLEW[0]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc4000a-IO.R.T-IO1:PULL">IO1:PULL[0]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc4000a IO.R.T bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="31">Frame</th></tr>
<tr>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="1.30.9">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V0.0.LONG.H0">~INT:PASS.SINGLE.V0.0.LONG.H0</a>
</td>
<td title="1.29.9">
<a href="#tile-xc4000a-IO.R.T-INT:BUF.LONG.H0.0.SINGLE.V0">~INT:BUF.LONG.H0.0.SINGLE.V0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.21.9">
<a href="#tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V1.0.LONG.H1">~INT:PASS.SINGLE.V1.0.LONG.H1</a>
</td>
<td title="1.20.9">
<a href="#tile-xc4000a-IO.R.T-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-DEC0:O1_N">DEC0:O1_N</th>
<th>0.5.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-DEC0:O2_N">DEC0:O2_N</th>
<th>0.7.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-DEC1:O1_N">DEC1:O1_N</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-DEC1:O2_N">DEC1:O2_N</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-DEC2:O1_P">DEC2:O1_P</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-DEC2:O2_P">DEC2:O2_P</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO0:OFF_USED">IO0:OFF_USED</th>
<th>0.1.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO1:OFF_USED">IO1:OFF_USED</th>
<th>0.0.2</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-DEC0:O1_P">DEC0:O1_P</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-DEC0:O2_P">DEC0:O2_P</th>
<th>0.7.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-DEC1:O1_P">DEC1:O1_P</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-DEC1:O2_P">DEC1:O2_P</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-DEC2:O1_N">DEC2:O1_N</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-DEC2:O2_N">DEC2:O2_N</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2">INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2</th>
<th>0.25.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0">INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0</th>
<th>0.27.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2">INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2</th>
<th>0.24.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.0">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.0</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.1">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.1</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.2">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.2</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.0">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.0</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.1">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.1</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.2">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.2</th>
<th>0.20.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0">INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2">INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2</th>
<th>0.23.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2">INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2</th>
<th>0.23.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0">INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2">INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.0">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.0</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.1">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.1</th>
<th>0.20.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.2">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.2</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.0">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.0</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.1">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.1</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.2">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.2</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0">INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2">INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2</th>
<th>0.25.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2">INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2</th>
<th>0.22.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2">INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2</th>
<th>0.22.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.IO.DOUBLE.0.E.0.IO.DOUBLE.0.E.2">INT:BIPASS.IO.DOUBLE.0.E.0.IO.DOUBLE.0.E.2</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.IO.DOUBLE.1.E.0.IO.DOUBLE.1.E.2">INT:BIPASS.IO.DOUBLE.1.E.0.IO.DOUBLE.1.E.2</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.29.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</th>
<th>0.31.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.0">INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.0</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.2">INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.2</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">INT:BIPASS.SINGLE.H0.SINGLE.H0.E</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H0.SINGLE.V0">INT:BIPASS.SINGLE.H0.SINGLE.V0</th>
<th>0.29.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.SINGLE.V0.S</th>
<th>0.28.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.22.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S</th>
<th>0.21.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.1">INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.1</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.19.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.28.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</th>
<th>0.31.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.0">INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.0</th>
<th>0.16.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.2">INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.2</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">INT:BIPASS.SINGLE.H2.SINGLE.H2.E</th>
<th>0.28.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H2.SINGLE.V2">INT:BIPASS.SINGLE.H2.SINGLE.V2</th>
<th>0.29.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.SINGLE.V2.S</th>
<th>0.27.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S</th>
<th>0.26.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.1">INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.1</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.22.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">INT:BIPASS.SINGLE.V0.SINGLE.V0.S</th>
<th>0.30.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.23.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">INT:BIPASS.SINGLE.V2.SINGLE.V2.S</th>
<th>0.30.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BUF.LONG.H0.0.SINGLE.V0">INT:BUF.LONG.H0.0.SINGLE.V0</th>
<th>1.29.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BUF.LONG.H1.0.SINGLE.V1">INT:BUF.LONG.H1.0.SINGLE.V1</th>
<th>0.22.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BUF.LONG.H2.0.SINGLE.V2">INT:BUF.LONG.H2.0.SINGLE.V2</th>
<th>0.24.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BUF.LONG.H3.0.SINGLE.V3">INT:BUF.LONG.H3.0.SINGLE.V3</th>
<th>0.26.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BUF.LONG.V0.0.SINGLE.H0.E">INT:BUF.LONG.V0.0.SINGLE.H0.E</th>
<th>0.30.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BUF.LONG.V1.0.SINGLE.H1.E">INT:BUF.LONG.V1.0.SINGLE.H1.E</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BUF.LONG.V2.0.SINGLE.H2">INT:BUF.LONG.V2.0.SINGLE.H2</th>
<th>0.27.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:BUF.LONG.V3.0.SINGLE.H3">INT:BUF.LONG.V3.0.SINGLE.H3</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB0.I1">INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB0.I1</th>
<th>0.8.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB1.I1.S">INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB1.I1.S</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB1.I2.S">INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB1.I2.S</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB0.I2">INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB0.I2</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.DOUBLE.V0.0.0.OUT.CLB.GYQ.E">INT:PASS.DOUBLE.V0.0.0.OUT.CLB.GYQ.E</th>
<th>0.26.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.DOUBLE.V0.1.0.OUT.CLB.GY.E">INT:PASS.DOUBLE.V0.1.0.OUT.CLB.GY.E</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.DOUBLE.V1.0.0.OUT.LR.IOB1.I2">INT:PASS.DOUBLE.V1.0.0.OUT.LR.IOB1.I2</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.DOUBLE.V1.1.0.OUT.LR.IOB0.I2">INT:PASS.DOUBLE.V1.1.0.OUT.LR.IOB0.I2</th>
<th>0.23.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.IO.DOUBLE.0.E.0.0.IO.DBUF.V0">INT:PASS.IO.DOUBLE.0.E.0.0.IO.DBUF.V0</th>
<th>0.14.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.IO.DOUBLE.0.E.2.0.IO.DBUF.V1">INT:PASS.IO.DOUBLE.0.E.2.0.IO.DBUF.V1</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.IO.DOUBLE.1.E.0.0.IO.DBUF.V0">INT:PASS.IO.DOUBLE.1.E.0.0.IO.DBUF.V0</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.IO.DOUBLE.1.E.2.0.IO.DBUF.V1">INT:PASS.IO.DOUBLE.1.E.2.0.IO.DBUF.V1</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H0.0.DEC.V0">INT:PASS.SINGLE.H0.0.DEC.V0</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H0.0.LONG.IO.V0">INT:PASS.SINGLE.H0.0.LONG.IO.V0</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1">INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S">INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H0.E.0.LONG.V0">INT:PASS.SINGLE.H0.E.0.LONG.V0</th>
<th>0.31.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H1.0.DEC.V1">INT:PASS.SINGLE.H1.0.DEC.V1</th>
<th>0.10.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H1.0.LONG.IO.V1">INT:PASS.SINGLE.H1.0.LONG.IO.V1</th>
<th>0.13.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S">INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H1.E.0.LONG.V1">INT:PASS.SINGLE.H1.E.0.LONG.V1</th>
<th>0.30.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H2.0.DEC.V0">INT:PASS.SINGLE.H2.0.DEC.V0</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H2.0.LONG.IO.V0">INT:PASS.SINGLE.H2.0.LONG.IO.V0</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H2.0.LONG.V2">INT:PASS.SINGLE.H2.0.LONG.V2</th>
<th>0.25.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1">INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1</th>
<th>0.14.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S">INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H3.0.DEC.V1">INT:PASS.SINGLE.H3.0.DEC.V1</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H3.0.LONG.IO.V1">INT:PASS.SINGLE.H3.0.LONG.IO.V1</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H3.0.LONG.V3">INT:PASS.SINGLE.H3.0.LONG.V3</th>
<th>0.27.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S">INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V0.0.LONG.H0">INT:PASS.SINGLE.V0.0.LONG.H0</th>
<th>1.30.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V0.0.OUT.CLB.GY.E">INT:PASS.SINGLE.V0.0.OUT.CLB.GY.E</th>
<th>0.31.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V0.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.V0.0.OUT.LR.IOB0.I2</th>
<th>0.30.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V1.0.LONG.H1">INT:PASS.SINGLE.V1.0.LONG.H1</th>
<th>1.21.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V1.0.OUT.CLB.GYQ.E">INT:PASS.SINGLE.V1.0.OUT.CLB.GYQ.E</th>
<th>0.27.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V1.0.OUT.LR.IOB1.I2">INT:PASS.SINGLE.V1.0.OUT.LR.IOB1.I2</th>
<th>0.24.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V2.0.LONG.H2">INT:PASS.SINGLE.V2.0.LONG.H2</th>
<th>0.31.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V2.0.OUT.CLB.GY.E">INT:PASS.SINGLE.V2.0.OUT.CLB.GY.E</th>
<th>0.29.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V2.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.V2.0.OUT.LR.IOB0.I2</th>
<th>0.29.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V3.0.LONG.H3">INT:PASS.SINGLE.V3.0.LONG.H3</th>
<th>0.25.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V3.0.OUT.CLB.GYQ.E">INT:PASS.SINGLE.V3.0.OUT.CLB.GYQ.E</th>
<th>0.25.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:PASS.SINGLE.V3.0.OUT.LR.IOB1.I2">INT:PASS.SINGLE.V3.0.OUT.LR.IOB1.I2</th>
<th>0.23.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO0:IFF_SRVAL">IO0:IFF_SRVAL</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO0:INV.IFF_CLK">IO0:INV.IFF_CLK</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO0:INV.OFF_CLK">IO0:INV.OFF_CLK</th>
<th>0.9.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO0:INV.OFF_D">IO0:INV.OFF_D</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO0:INV.T">IO0:INV.T</th>
<th>0.0.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO0:OFF_SRVAL">IO0:OFF_SRVAL</th>
<th>0.7.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO0:READBACK_I1">IO0:READBACK_I1</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO0:READBACK_I2">IO0:READBACK_I2</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO0:READBACK_OFF">IO0:READBACK_OFF</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO1:IFF_SRVAL">IO1:IFF_SRVAL</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO1:INV.IFF_CLK">IO1:INV.IFF_CLK</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO1:INV.OFF_CLK">IO1:INV.OFF_CLK</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO1:INV.OFF_D">IO1:INV.OFF_D</th>
<th>0.1.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO1:INV.T">IO1:INV.T</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO1:OFF_SRVAL">IO1:OFF_SRVAL</th>
<th>0.2.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO1:READBACK_I1">IO1:READBACK_I1</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO1:READBACK_I2">IO1:READBACK_I2</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO1:READBACK_OFF">IO1:READBACK_OFF</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>1.20.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.10.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-TBUF0:DRIVE1">TBUF0:DRIVE1</th>
<th>0.20.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-TBUF1:DRIVE1">TBUF1:DRIVE1</th>
<th>0.11.3</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1</th>
<th>0.21.2</th>
<th>0.22.2</th>
<th>0.21.1</th>
<th>0.21.3</th>
<th>0.22.3</th>
<th>0.23.2</th>
<th>0.23.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.V1.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3</th>
<th>0.26.1</th>
<th>0.28.0</th>
<th>0.25.0</th>
<th>0.27.2</th>
<th>0.27.3</th>
<th>0.26.0</th>
<th>0.27.1</th>
<th>0.27.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1</th>
<th>0.23.1</th>
<th>0.24.1</th>
<th>0.24.3</th>
<th>0.21.0</th>
<th>0.22.0</th>
<th>0.24.2</th>
<th>0.23.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3</th>
<th>0.31.1</th>
<th>0.31.0</th>
<th>0.31.2</th>
<th>0.30.1</th>
<th>0.31.3</th>
<th>0.30.3</th>
<th>0.30.0</th>
<th>0.31.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1</th>
<th>0.24.4</th>
<th>0.24.0</th>
<th>0.25.1</th>
<th>0.25.2</th>
<th>0.26.3</th>
<th>0.26.2</th>
<th>0.25.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3</th>
<th>0.28.2</th>
<th>0.29.0</th>
<th>0.29.1</th>
<th>0.29.2</th>
<th>0.28.3</th>
<th>0.30.2</th>
<th>0.29.3</th>
<th>0.28.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>CIN</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK</th>
<th>0.3.6</th>
<th>0.10.7</th>
<th>0.8.6</th>
<th>0.6.6</th>
<th>0.9.6</th>
<th>0.10.6</th>
<th>0.5.6</th>
<th>0.4.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1</th>
<th>0.8.9</th>
<th>0.9.9</th>
<th>0.12.9</th>
<th>0.13.9</th>
<th>0.10.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK</th>
<th>0.5.8</th>
<th>0.8.7</th>
<th>0.11.7</th>
<th>0.9.7</th>
<th>0.6.7</th>
<th>0.5.7</th>
<th>0.7.7</th>
<th>0.6.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS</th>
<th>0.16.2</th>
<th>0.19.3</th>
<th>0.15.2</th>
<th>0.18.3</th>
<th>0.19.2</th>
<th>0.17.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK</th>
<th>0.3.3</th>
<th>0.9.2</th>
<th>0.6.3</th>
<th>0.9.3</th>
<th>0.8.2</th>
<th>0.4.3</th>
<th>0.8.3</th>
<th>0.10.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1</th>
<th>0.6.0</th>
<th>0.7.1</th>
<th>0.8.0</th>
<th>0.6.1</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DOUBLE.H1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK</th>
<th>0.3.2</th>
<th>0.11.2</th>
<th>0.5.2</th>
<th>0.10.2</th>
<th>0.7.2</th>
<th>0.4.2</th>
<th>0.12.2</th>
<th>0.6.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS</th>
<th>0.12.3</th>
<th>0.13.3</th>
<th>0.13.2</th>
<th>0.14.3</th>
<th>0.14.2</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I</th>
<th>0.20.1</th>
<th>0.16.1</th>
<th>0.17.1</th>
<th>0.19.1</th>
<th>0.18.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.16.0</th>
<th>0.15.0</th>
<th>0.14.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS</th>
<th>0.11.0</th>
<th>0.13.1</th>
<th>0.12.0</th>
<th>0.12.1</th>
<th>0.13.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.E.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I</th>
<th>0.9.1</th>
<th>0.9.0</th>
<th>0.10.1</th>
<th>0.10.0</th>
<th>0.11.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.E.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0</th>
<th>0.17.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.E.2</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1</th>
<th>0.14.9</th>
<th>0.13.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.E.0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.LONG.H0">INT:MUX.LONG.H0</th>
<th>0.19.0</th>
<th>0.17.0</th>
<th>0.18.0</th>
<th>0.20.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.LONG.H3">INT:MUX.LONG.H3</th>
<th>0.7.9</th>
<th>0.11.8</th>
<th>0.11.9</th>
<th>0.12.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0</th>
<th>0.18.4</th>
<th>0.17.5</th>
<th>0.18.5</th>
<th>0.20.5</th>
<th>0.19.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1</th>
<th>0.16.9</th>
<th>0.15.9</th>
<th>0.17.9</th>
<th>0.19.9</th>
<th>0.18.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-IO0:I1MUX">IO0:I1MUX</th>
<th>0.0.6</th>
<th>0.2.6</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO0:I2MUX">IO0:I2MUX</th>
<th>0.0.7</th>
<th>0.2.7</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO1:I1MUX">IO1:I1MUX</th>
<th>0.0.4</th>
<th>0.2.4</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO1:I2MUX">IO1:I2MUX</th>
<th>0.0.3</th>
<th>0.2.3</th>
<th>0.1.3</th>
</tr>
</thead>
<tbody>
<tr><td>I</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IQL</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IQ</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-IO0:IFF_D">IO0:IFF_D</th>
<th>0.0.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO1:IFF_D">IO1:IFF_D</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>DELAY</td>
<td>0</td>
</tr>
<tr><td>I</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-IO0:MUX.OFF_D">IO0:MUX.OFF_D</th>
<th>0.8.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO1:MUX.OFF_D">IO1:MUX.OFF_D</th>
<th>0.3.1</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-IO0:OMUX">IO0:OMUX</th>
<th>0.1.9</th>
<th>0.4.9</th>
<th>0.5.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO1:OMUX">IO1:OMUX</th>
<th>0.0.1</th>
<th>0.4.0</th>
<th>0.5.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O1.INV</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>O2.INV</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-IO0:PULL">IO0:PULL</th>
<th>0.15.8</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO1:PULL">IO1:PULL</th>
<th>0.5.1</th>
<th>0.0.0</th>
</tr>
</thead>
<tbody>
<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PULLDOWN</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.R.T-IO0:SLEW">IO0:SLEW</th>
<th>0.6.9</th>
<th>0.3.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.R.T-IO1:SLEW">IO1:SLEW</th>
<th>0.7.0</th>
<th>0.1.0</th>
</tr>
</thead>
<tbody>
<tr><td>FAST</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MEDSLOW</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>MEDFAST</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SLOW</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-iors"><a class="header" href="#tile-iors">Tile IO.RS</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-6"><a class="header" href="#switchbox-int-6">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="8">TCELL0_SINGLE.H0</td><td>TCELL0_LONG.IO.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H0.E</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.IO.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H1.E</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="10">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.V3</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.GY.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V1</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.GYQ.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.GY.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.H3</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.GYQ.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_DOUBLE.H0.0</td><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H0.1</td><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.H0.2</td><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_DOUBLE.H1.0</td><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H1.1</td><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.H1.2</td><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V0.0</td><td>TCELL0_OUT.CLB.GYQ.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_DOUBLE.V0.1</td><td>TCELL0_OUT.CLB.GY.E</td><td>pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.V0.2</td><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V1.0</td><td>TCELL0_OUT.LR.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_DOUBLE.V1.1</td><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.V1.2</td><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.E.0</td><td>TCELL0_IO.DBUF.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.0.E.1</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.E.2</td><td>TCELL0_IO.DBUF.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.E.0</td><td>TCELL0_IO.DBUF.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.1.E.1</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.E.2</td><td>TCELL0_IO.DBUF.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.V0</td><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.V1</td><td>TCELL0_IO.DOUBLE.0.E.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_SINGLE.V1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H2</td><td>TCELL0_SINGLE.V2</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.H3</td><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H0.E</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H1.E</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V2</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V3</td><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.V0</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.V1</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.F1</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.G1</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.C1</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="13">TCELL0_IMUX.CLB.F3</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="13">TCELL0_IMUX.CLB.G3</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="13">TCELL0_IMUX.CLB.C3</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_IO.DOUBLE.1.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.TBUF0.TS</td><td>TCELL0_IO.DOUBLE.0.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_IO.DOUBLE.1.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.TBUF1.TS</td><td>TCELL0_IO.DOUBLE.0.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB0.O1</td><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.OK</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.IK</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.TS</td><td>TCELL0_IO.DOUBLE.0.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB1.O1</td><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.OK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.IK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.TS</td><td>TCELL0_IO.DOUBLE.0.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-6"><a class="header" href="#bel-tbuf0-6">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-6"><a class="header" href="#bel-tbuf1-6">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H2</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-6"><a class="header" href="#bel-pullup_tbuf0-6">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-6"><a class="header" href="#bel-pullup_tbuf1-6">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io0-6"><a class="header" href="#bel-io0-6">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.LR.IOB0.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.LR.IOB0.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB0.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB0.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.G1</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB0.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-6"><a class="header" href="#bel-io1-6">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.LR.IOB1.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.LR.IOB1.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB1.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB1.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.F1</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB1.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec0-6"><a class="header" href="#bel-dec0-6">Bel DEC0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS bel DEC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.LR.IOB0.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec1-6"><a class="header" href="#bel-dec1-6">Bel DEC1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS bel DEC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.CLB.C1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec2-6"><a class="header" href="#bel-dec2-6">Bel DEC2</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS bel DEC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.LR.IOB1.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-6"><a class="header" href="#bel-wires-6">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H1</td><td>TBUF0.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H2</td><td>TBUF1.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:DEC.V0</td><td>DEC0.O1, DEC1.O1, DEC2.O1</td></tr>
<tr><td>TCELL0:DEC.V1</td><td>DEC0.O2, DEC1.O2, DEC2.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.F1</td><td>IO1.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.G1</td><td>IO0.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.C1</td><td>DEC1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.TS</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.TS</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.IOB0.O1</td><td>IO0.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB0.OK</td><td>IO0.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.IK</td><td>IO0.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.TS</td><td>IO0.T</td></tr>
<tr><td>TCELL0:IMUX.IOB1.O1</td><td>IO1.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB1.OK</td><td>IO1.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.IK</td><td>IO1.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.TS</td><td>IO1.T</td></tr>
<tr><td>TCELL0:OUT.LR.IOB0.I1</td><td>IO0.I1, DEC0.I</td></tr>
<tr><td>TCELL0:OUT.LR.IOB0.I2</td><td>IO0.I2</td></tr>
<tr><td>TCELL0:OUT.LR.IOB1.I1</td><td>IO1.I1, DEC2.I</td></tr>
<tr><td>TCELL0:OUT.LR.IOB1.I2</td><td>IO1.I2</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-6"><a class="header" href="#bitstream-6">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="0.31.9">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.V2.0.LONG.H2">~INT:PASS.SINGLE.V2.0.LONG.H2</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.28.9">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.27.9">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.SINGLE.V2.S</a>
</td>
<td title="0.26.9">
<a href="#tile-xc4000a-IO.RS-INT:BUF.LONG.H3.0.SINGLE.V3">~INT:BUF.LONG.H3.0.SINGLE.V3</a>
</td>
<td title="0.25.9">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.V3.0.LONG.H3">~INT:PASS.SINGLE.V3.0.LONG.H3</a>
</td>
<td title="0.24.9">
<a href="#tile-xc4000a-IO.RS-INT:BUF.LONG.H2.0.SINGLE.V2">~INT:BUF.LONG.H2.0.SINGLE.V2</a>
</td>
<td title="0.23.9">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.22.9">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.19.9">
<a href="#tile-xc4000a-IO.RS-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[1]</a>
</td>
<td title="0.18.9">
<a href="#tile-xc4000a-IO.RS-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[0]</a>
</td>
<td title="0.17.9">
<a href="#tile-xc4000a-IO.RS-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[2]</a>
</td>
<td title="0.16.9">
<a href="#tile-xc4000a-IO.RS-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[4]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc4000a-IO.RS-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[3]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1[1]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[1]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[2]</a>
</td>
<td title="0.11.9">
<a href="#tile-xc4000a-IO.RS-INT:MUX.LONG.H3">INT:MUX.LONG.H3[1]</a>
</td>
<td title="0.10.9">
<a href="#tile-xc4000a-IO.RS-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.9.9">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[3]</a>
</td>
<td title="0.8.9">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[4]</a>
</td>
<td title="0.7.9">
<a href="#tile-xc4000a-IO.RS-INT:MUX.LONG.H3">INT:MUX.LONG.H3[3]</a>
</td>
<td title="0.6.9">
<a href="#tile-xc4000a-IO.RS-IO0:SLEW">IO0:SLEW[1]</a>
</td>
<td title="0.5.9">
<a href="#tile-xc4000a-IO.RS-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc4000a-IO.RS-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td title="0.3.9">
<a href="#tile-xc4000a-IO.RS-IO0:SLEW">IO0:SLEW[0]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc4000a-IO.RS-IO0:READBACK_OFF">~IO0:READBACK_OFF</a>
</td>
<td title="0.1.9">
<a href="#tile-xc4000a-IO.RS-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc4000a-IO.RS-IO0:INV.T">~IO0:INV.T</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.31.8">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</a>
</td>
<td title="0.30.8">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S</a>
</td>
<td title="0.29.8">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H2.SINGLE.V2">~INT:BIPASS.SINGLE.H2.SINGLE.V2</a>
</td>
<td title="0.28.8">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">~INT:BIPASS.SINGLE.H2.SINGLE.H2.E</a>
</td>
<td title="0.27.8">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0</a>
</td>
<td title="0.26.8">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0">~INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0</a>
</td>
<td title="0.25.8">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2</a>
</td>
<td title="0.24.8">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2</a>
</td>
<td title="0.23.8">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2</a>
</td>
<td title="0.22.8">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2</a>
</td>
<td title="0.21.8">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S</a>
</td>
<td title="0.20.8">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.2">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.2</a>
</td>
<td title="0.19.8">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td title="0.18.8">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td title="0.17.8">
<a href="#tile-xc4000a-IO.RS-INT:PASS.IO.DOUBLE.1.E.0.0.IO.DBUF.V0">~INT:PASS.IO.DOUBLE.1.E.0.0.IO.DBUF.V0</a>
</td>
<td title="0.16.8">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.0">~INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.0</a>
</td>
<td title="0.15.8">
<a href="#tile-xc4000a-IO.RS-IO0:PULL">IO0:PULL[1]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc4000a-IO.RS-INT:PASS.IO.DOUBLE.0.E.0.0.IO.DBUF.V0">~INT:PASS.IO.DOUBLE.0.E.0.0.IO.DBUF.V0</a>
</td>
<td title="0.13.8">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1[0]</a>
</td>
<td title="0.12.8">
<a href="#tile-xc4000a-IO.RS-INT:MUX.LONG.H3">INT:MUX.LONG.H3[0]</a>
</td>
<td title="0.11.8">
<a href="#tile-xc4000a-IO.RS-INT:MUX.LONG.H3">INT:MUX.LONG.H3[2]</a>
</td>
<td title="0.10.8">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[0]</a>
</td>
<td title="0.9.8">
<a href="#tile-xc4000a-IO.RS-IO0:INV.OFF_CLK">~IO0:INV.OFF_CLK</a>
</td>
<td title="0.8.8">
<a href="#tile-xc4000a-IO.RS-IO0:MUX.OFF_D">IO0:MUX.OFF_D[0]</a>
</td>
<td title="0.7.8">
<a href="#tile-xc4000a-IO.RS-IO0:OFF_SRVAL">~IO0:OFF_SRVAL</a>
</td>
<td title="0.6.8">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[0]</a>
</td>
<td title="0.5.8">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[7]</a>
</td>
<td title="0.4.8">
<a href="#tile-xc4000a-IO.RS-IO0:READBACK_I2">~IO0:READBACK_I2</a>
</td>
<td title="0.3.8">
<a href="#tile-xc4000a-IO.RS-IO0:INV.OFF_D">~IO0:INV.OFF_D</a>
</td>
<td title="0.2.8">
<a href="#tile-xc4000a-IO.RS-IO0:PULL">IO0:PULL[0]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc4000a-IO.RS-IO0:OFF_USED">IO0:OFF_USED</a>
</td>
<td title="0.0.8">
<a href="#tile-xc4000a-IO.RS-IO0:IFF_D">IO0:IFF_D[0]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.31.7">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</a>
</td>
<td title="0.30.7">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S</a>
</td>
<td title="0.29.7">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.28.7">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">~INT:BIPASS.SINGLE.H0.SINGLE.H0.E</a>
</td>
<td title="0.27.7">
<a href="#tile-xc4000a-IO.RS-INT:BUF.LONG.V3.0.SINGLE.H3">~INT:BUF.LONG.V3.0.SINGLE.H3</a>
</td>
<td title="0.26.7">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S</a>
</td>
<td title="0.25.7">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.24.7">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.23.7">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.22.7">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.21.7">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0</a>
</td>
<td title="0.20.7">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.2">~INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.2</a>
</td>
<td title="0.19.7">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.1">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.1</a>
</td>
<td title="0.18.7">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.1">~INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.1</a>
</td>
<td title="0.17.7">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.0">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.0</a>
</td>
<td title="0.16.7">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.2">~INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.2</a>
</td>
<td title="0.15.7">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.1">~INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.1</a>
</td>
<td title="0.14.7">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.1">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.1</a>
</td>
<td title="0.13.7">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H2.0.DEC.V0">~INT:PASS.SINGLE.H2.0.DEC.V0</a>
</td>
<td title="0.12.7">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H0.0.DEC.V0">~INT:PASS.SINGLE.H0.0.DEC.V0</a>
</td>
<td title="0.11.7">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[5]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[6]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[4]</a>
</td>
<td title="0.8.7">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[6]</a>
</td>
<td title="0.7.7">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[1]</a>
</td>
<td title="0.6.7">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[3]</a>
</td>
<td title="0.5.7">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[2]</a>
</td>
<td title="0.4.7">
<a href="#tile-xc4000a-IO.RS-IO0:IFF_SRVAL">~IO0:IFF_SRVAL</a>
</td>
<td title="0.3.7">
<a href="#tile-xc4000a-IO.RS-IO0:INV.IFF_CLK">~IO0:INV.IFF_CLK</a>
</td>
<td title="0.2.7">
<a href="#tile-xc4000a-IO.RS-IO0:I2MUX">IO0:I2MUX[1]</a>
</td>
<td title="0.1.7">
<a href="#tile-xc4000a-IO.RS-IO0:I2MUX">IO0:I2MUX[0]</a>
</td>
<td title="0.0.7">
<a href="#tile-xc4000a-IO.RS-IO0:I2MUX">IO0:I2MUX[2]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.31.6">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H0.E.0.LONG.V0">~INT:PASS.SINGLE.H0.E.0.LONG.V0</a>
</td>
<td title="0.30.6">
<a href="#tile-xc4000a-IO.RS-INT:BUF.LONG.V0.0.SINGLE.H0.E">~INT:BUF.LONG.V0.0.SINGLE.H0.E</a>
</td>
<td title="0.29.6">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H0.SINGLE.V0">~INT:BIPASS.SINGLE.H0.SINGLE.V0</a>
</td>
<td title="0.28.6">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V0.S</a>
</td>
<td title="0.27.6">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H3.0.LONG.V3">~INT:PASS.SINGLE.H3.0.LONG.V3</a>
</td>
<td title="0.26.6">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.25.6">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2</a>
</td>
<td title="0.24.6">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0">~INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0</a>
</td>
<td title="0.23.6">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2</a>
</td>
<td title="0.22.6">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2</a>
</td>
<td title="0.21.6">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2</a>
</td>
<td title="0.20.6">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.0">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.0</a>
</td>
<td title="0.19.6">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.0">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.0</a>
</td>
<td title="0.18.6">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.IO.DOUBLE.0.E.0.IO.DOUBLE.0.E.2">~INT:BIPASS.IO.DOUBLE.0.E.0.IO.DOUBLE.0.E.2</a>
</td>
<td title="0.17.6">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.0">~INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.0</a>
</td>
<td title="0.16.6">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.IO.DOUBLE.1.E.0.IO.DOUBLE.1.E.2">~INT:BIPASS.IO.DOUBLE.1.E.0.IO.DOUBLE.1.E.2</a>
</td>
<td title="0.15.6">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.2">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.2</a>
</td>
<td title="0.14.6">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.2">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.2</a>
</td>
<td title="0.13.6">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.1">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.1</a>
</td>
<td title="0.12.6">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.0">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.0</a>
</td>
<td title="0.11.6">
<a href="#tile-xc4000a-IO.RS-INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB0.I2">~INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.10.6">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[2]</a>
</td>
<td title="0.9.6">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[3]</a>
</td>
<td title="0.8.6">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[5]</a>
</td>
<td title="0.7.6">
<a href="#tile-xc4000a-IO.RS-DEC1:O2_N">DEC1:O2_N</a>
</td>
<td title="0.6.6">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[4]</a>
</td>
<td title="0.5.6">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[1]</a>
</td>
<td title="0.4.6">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[0]</a>
</td>
<td title="0.3.6">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[7]</a>
</td>
<td title="0.2.6">
<a href="#tile-xc4000a-IO.RS-IO0:I1MUX">IO0:I1MUX[1]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc4000a-IO.RS-IO0:I1MUX">IO0:I1MUX[0]</a>
</td>
<td title="0.0.6">
<a href="#tile-xc4000a-IO.RS-IO0:I1MUX">IO0:I1MUX[2]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.31.5">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.V0.0.OUT.CLB.GY.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.GY.E</a>
</td>
<td title="0.30.5">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H1.E.0.LONG.V1">~INT:PASS.SINGLE.H1.E.0.LONG.V1</a>
</td>
<td title="0.29.5">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.V2.0.OUT.CLB.GY.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.GY.E</a>
</td>
<td title="0.28.5">
<a href="#tile-xc4000a-IO.RS-INT:BUF.LONG.V1.0.SINGLE.H1.E">~INT:BUF.LONG.V1.0.SINGLE.H1.E</a>
</td>
<td title="0.27.5">
<a href="#tile-xc4000a-IO.RS-INT:BUF.LONG.V2.0.SINGLE.H2">~INT:BUF.LONG.V2.0.SINGLE.H2</a>
</td>
<td title="0.26.5">
<a href="#tile-xc4000a-IO.RS-INT:PASS.DOUBLE.V0.1.0.OUT.CLB.GY.E">~INT:PASS.DOUBLE.V0.1.0.OUT.CLB.GY.E</a>
</td>
<td title="0.25.5">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H2.0.LONG.V2">~INT:PASS.SINGLE.H2.0.LONG.V2</a>
</td>
<td title="0.24.5">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.V1.0.OUT.LR.IOB1.I2">~INT:PASS.SINGLE.V1.0.OUT.LR.IOB1.I2</a>
</td>
<td title="0.23.5">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.V3.0.OUT.LR.IOB1.I2">~INT:PASS.SINGLE.V3.0.OUT.LR.IOB1.I2</a>
</td>
<td title="0.22.5">
<a href="#tile-xc4000a-IO.RS-INT:BUF.LONG.H1.0.SINGLE.V1">~INT:BUF.LONG.H1.0.SINGLE.V1</a>
</td>
<td title="0.21.5">
<a href="#tile-xc4000a-IO.RS-INT:PASS.DOUBLE.V1.0.0.OUT.LR.IOB1.I2">~INT:PASS.DOUBLE.V1.0.0.OUT.LR.IOB1.I2</a>
</td>
<td title="0.20.5">
<a href="#tile-xc4000a-IO.RS-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[1]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc4000a-IO.RS-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[0]</a>
</td>
<td title="0.18.5">
<a href="#tile-xc4000a-IO.RS-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[2]</a>
</td>
<td title="0.17.5">
<a href="#tile-xc4000a-IO.RS-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[3]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc4000a-IO.RS-INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB1.I2.S">~INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.15.5">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1">~INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.14.5">
<a href="#tile-xc4000a-IO.RS-INT:PASS.IO.DOUBLE.0.E.2.0.IO.DBUF.V1">~INT:PASS.IO.DOUBLE.0.E.2.0.IO.DBUF.V1</a>
</td>
<td title="0.13.5">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H1.0.LONG.IO.V1">~INT:PASS.SINGLE.H1.0.LONG.IO.V1</a>
</td>
<td title="0.12.5">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H3.0.LONG.IO.V1">~INT:PASS.SINGLE.H3.0.LONG.IO.V1</a>
</td>
<td title="0.11.5">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H3.0.DEC.V1">~INT:PASS.SINGLE.H3.0.DEC.V1</a>
</td>
<td title="0.10.5">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H1.0.DEC.V1">~INT:PASS.SINGLE.H1.0.DEC.V1</a>
</td>
<td title="0.9.5">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S">~INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.8.5">
<a href="#tile-xc4000a-IO.RS-INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB1.I1.S">~INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.7.5">
<a href="#tile-xc4000a-IO.RS-DEC1:O2_P">~DEC1:O2_P</a>
</td>
<td title="0.6.5">
<a href="#tile-xc4000a-IO.RS-DEC2:O2_P">DEC2:O2_P</a>
</td>
<td title="0.5.5">
<a href="#tile-xc4000a-IO.RS-IO1:INV.IFF_CLK">~IO1:INV.IFF_CLK</a>
</td>
<td title="0.4.5">
<a href="#tile-xc4000a-IO.RS-DEC2:O1_N">~DEC2:O1_N</a>
</td>
<td title="0.3.5">
<a href="#tile-xc4000a-IO.RS-DEC1:O1_P">~DEC1:O1_P</a>
</td>
<td title="0.2.5">
<a href="#tile-xc4000a-IO.RS-IO0:READBACK_I1">~IO0:READBACK_I1</a>
</td>
<td title="0.1.5">
<a href="#tile-xc4000a-IO.RS-IO1:READBACK_I1">~IO1:READBACK_I1</a>
</td>
<td title="0.0.5">
<a href="#tile-xc4000a-IO.RS-IO1:READBACK_I2">~IO1:READBACK_I2</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.31.4">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[0]</a>
</td>
<td title="0.30.4">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.V0.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.V0.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.29.4">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.V2.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.V2.0.OUT.LR.IOB0.I2</a>
</td>
<td>-</td>
<td title="0.27.4">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.V1.0.OUT.CLB.GYQ.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.GYQ.E</a>
</td>
<td title="0.26.4">
<a href="#tile-xc4000a-IO.RS-INT:PASS.DOUBLE.V0.0.0.OUT.CLB.GYQ.E">~INT:PASS.DOUBLE.V0.0.0.OUT.CLB.GYQ.E</a>
</td>
<td title="0.25.4">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.V3.0.OUT.CLB.GYQ.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.GYQ.E</a>
</td>
<td title="0.24.4">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[6]</a>
</td>
<td title="0.23.4">
<a href="#tile-xc4000a-IO.RS-INT:PASS.DOUBLE.V1.1.0.OUT.LR.IOB0.I2">~INT:PASS.DOUBLE.V1.1.0.OUT.LR.IOB0.I2</a>
</td>
<td>-</td>
<td title="0.21.4">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.20.4">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.1">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.1</a>
</td>
<td title="0.19.4">
<a href="#tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.2">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.2</a>
</td>
<td title="0.18.4">
<a href="#tile-xc4000a-IO.RS-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[4]</a>
</td>
<td title="0.17.4">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H2.0.LONG.IO.V0">~INT:PASS.SINGLE.H2.0.LONG.IO.V0</a>
</td>
<td title="0.16.4">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S">~INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.15.4">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S">~INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.14.4">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1">~INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.13.4">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H0.0.LONG.IO.V0">~INT:PASS.SINGLE.H0.0.LONG.IO.V0</a>
</td>
<td title="0.12.4">
<a href="#tile-xc4000a-IO.RS-INT:PASS.IO.DOUBLE.1.E.2.0.IO.DBUF.V1">~INT:PASS.IO.DOUBLE.1.E.2.0.IO.DBUF.V1</a>
</td>
<td title="0.11.4">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.10.4">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.9.4">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S">~INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.8.4">
<a href="#tile-xc4000a-IO.RS-INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB0.I1">~INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.7.4">
<a href="#tile-xc4000a-IO.RS-DEC0:O2_P">~DEC0:O2_P</a>
</td>
<td title="0.6.4">
<a href="#tile-xc4000a-IO.RS-DEC2:O2_N">~DEC2:O2_N</a>
</td>
<td title="0.5.4">
<a href="#tile-xc4000a-IO.RS-DEC0:O1_P">~DEC0:O1_P</a>
</td>
<td title="0.4.4">
<a href="#tile-xc4000a-IO.RS-DEC2:O1_P">DEC2:O1_P</a>
</td>
<td title="0.3.4">
<a href="#tile-xc4000a-IO.RS-DEC1:O1_N">DEC1:O1_N</a>
</td>
<td title="0.2.4">
<a href="#tile-xc4000a-IO.RS-IO1:I1MUX">IO1:I1MUX[1]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc4000a-IO.RS-IO1:I1MUX">IO1:I1MUX[0]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc4000a-IO.RS-IO1:I1MUX">IO1:I1MUX[2]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.31.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[3]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[2]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[1]</a>
</td>
<td title="0.28.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[3]</a>
</td>
<td title="0.27.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[3]</a>
</td>
<td title="0.26.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[2]</a>
</td>
<td title="0.25.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[0]</a>
</td>
<td title="0.24.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[4]</a>
</td>
<td title="0.23.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[0]</a>
</td>
<td title="0.22.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[2]</a>
</td>
<td title="0.21.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[3]</a>
</td>
<td title="0.20.3">
<a href="#tile-xc4000a-IO.RS-TBUF0:DRIVE1">~TBUF0:DRIVE1</a>
</td>
<td title="0.19.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[4]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[2]</a>
</td>
<td title="0.17.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0[0]</a>
</td>
<td>-</td>
<td title="0.14.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[2]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[4]</a>
</td>
<td title="0.12.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[5]</a>
</td>
<td title="0.11.3">
<a href="#tile-xc4000a-IO.RS-TBUF1:DRIVE1">~TBUF1:DRIVE1</a>
</td>
<td title="0.10.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[0]</a>
</td>
<td title="0.9.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[4]</a>
</td>
<td title="0.8.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[1]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc4000a-IO.RS-DEC0:O2_N">DEC0:O2_N</a>
</td>
<td title="0.6.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[5]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc4000a-IO.RS-DEC0:O1_N">DEC0:O1_N</a>
</td>
<td title="0.4.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[2]</a>
</td>
<td title="0.3.3">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[7]</a>
</td>
<td title="0.2.3">
<a href="#tile-xc4000a-IO.RS-IO1:I2MUX">IO1:I2MUX[1]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc4000a-IO.RS-IO1:I2MUX">IO1:I2MUX[0]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc4000a-IO.RS-IO1:I2MUX">IO1:I2MUX[2]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.31.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[5]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[2]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[4]</a>
</td>
<td title="0.28.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[7]</a>
</td>
<td title="0.27.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[4]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[1]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[3]</a>
</td>
<td title="0.24.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[1]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[1]</a>
</td>
<td title="0.22.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[5]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[6]</a>
</td>
<td>-</td>
<td title="0.19.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[1]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[0]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[5]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[3]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[1]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[3]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[1]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[6]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[4]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[6]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[3]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[3]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[0]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[5]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[2]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[7]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc4000a-IO.RS-IO1:IFF_SRVAL">~IO1:IFF_SRVAL</a>
</td>
<td title="0.1.2">
<a href="#tile-xc4000a-IO.RS-IO1:IFF_D">IO1:IFF_D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc4000a-IO.RS-IO1:OFF_USED">IO1:OFF_USED</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.31.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[7]</a>
</td>
<td title="0.30.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[4]</a>
</td>
<td title="0.29.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[5]</a>
</td>
<td title="0.28.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[0]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[1]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[7]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[4]</a>
</td>
<td title="0.24.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[5]</a>
</td>
<td title="0.23.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[6]</a>
</td>
<td>-</td>
<td title="0.21.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[4]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[4]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[1]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[0]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[2]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[3]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[3]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[4]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[3]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[1]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[0]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[2]</a>
</td>
<td title="0.9.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[4]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[3]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[1]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc4000a-IO.RS-IO1:PULL">IO1:PULL[1]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc4000a-IO.RS-IO1:READBACK_OFF">~IO1:READBACK_OFF</a>
</td>
<td title="0.3.1">
<a href="#tile-xc4000a-IO.RS-IO1:MUX.OFF_D">IO1:MUX.OFF_D[0]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc4000a-IO.RS-IO1:OFF_SRVAL">~IO1:OFF_SRVAL</a>
</td>
<td title="0.1.1">
<a href="#tile-xc4000a-IO.RS-IO1:INV.OFF_D">~IO1:INV.OFF_D</a>
</td>
<td title="0.0.1">
<a href="#tile-xc4000a-IO.RS-IO1:OMUX">IO1:OMUX[2]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.31.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[6]</a>
</td>
<td title="0.30.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[1]</a>
</td>
<td title="0.29.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[6]</a>
</td>
<td title="0.28.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[6]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[0]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[2]</a>
</td>
<td title="0.25.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[5]</a>
</td>
<td title="0.24.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[5]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[0]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[2]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[3]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.LONG.H0">INT:MUX.LONG.H0[0]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.LONG.H0">INT:MUX.LONG.H0[3]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.LONG.H0">INT:MUX.LONG.H0[1]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.LONG.H0">INT:MUX.LONG.H0[2]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[2]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[1]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[0]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[2]</a>
</td>
<td title="0.11.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[4]</a>
</td>
<td title="0.10.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[1]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[3]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[2]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc4000a-IO.RS-IO1:SLEW">IO1:SLEW[1]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[4]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc4000a-IO.RS-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc4000a-IO.RS-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc4000a-IO.RS-IO1:INV.T">~IO1:INV.T</a>
</td>
<td title="0.2.0">
<a href="#tile-xc4000a-IO.RS-IO1:INV.OFF_CLK">~IO1:INV.OFF_CLK</a>
</td>
<td title="0.1.0">
<a href="#tile-xc4000a-IO.RS-IO1:SLEW">IO1:SLEW[0]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc4000a-IO.RS-IO1:PULL">IO1:PULL[0]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="31">Frame</th></tr>
<tr>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="1.30.9">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.V0.0.LONG.H0">~INT:PASS.SINGLE.V0.0.LONG.H0</a>
</td>
<td title="1.29.9">
<a href="#tile-xc4000a-IO.RS-INT:BUF.LONG.H0.0.SINGLE.V0">~INT:BUF.LONG.H0.0.SINGLE.V0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.21.9">
<a href="#tile-xc4000a-IO.RS-INT:PASS.SINGLE.V1.0.LONG.H1">~INT:PASS.SINGLE.V1.0.LONG.H1</a>
</td>
<td title="1.20.9">
<a href="#tile-xc4000a-IO.RS-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-DEC0:O1_N">DEC0:O1_N</th>
<th>0.5.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-DEC0:O2_N">DEC0:O2_N</th>
<th>0.7.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-DEC1:O1_N">DEC1:O1_N</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-DEC1:O2_N">DEC1:O2_N</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-DEC2:O1_P">DEC2:O1_P</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-DEC2:O2_P">DEC2:O2_P</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO0:OFF_USED">IO0:OFF_USED</th>
<th>0.1.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO1:OFF_USED">IO1:OFF_USED</th>
<th>0.0.2</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-DEC0:O1_P">DEC0:O1_P</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-DEC0:O2_P">DEC0:O2_P</th>
<th>0.7.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-DEC1:O1_P">DEC1:O1_P</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-DEC1:O2_P">DEC1:O2_P</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-DEC2:O1_N">DEC2:O1_N</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-DEC2:O2_N">DEC2:O2_N</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2">INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2</th>
<th>0.25.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0">INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0</th>
<th>0.27.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2">INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2</th>
<th>0.24.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.0">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.0</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.1">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.1</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.2">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.2</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.0">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.0</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.1">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.1</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.2">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.2</th>
<th>0.20.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0">INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2">INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2</th>
<th>0.23.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2">INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2</th>
<th>0.23.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0">INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2">INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.0">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.0</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.1">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.1</th>
<th>0.20.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.2">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.2</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.0">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.0</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.1">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.1</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.2">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.2</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0">INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2">INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2</th>
<th>0.25.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2">INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2</th>
<th>0.22.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2">INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2</th>
<th>0.22.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.IO.DOUBLE.0.E.0.IO.DOUBLE.0.E.2">INT:BIPASS.IO.DOUBLE.0.E.0.IO.DOUBLE.0.E.2</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.IO.DOUBLE.1.E.0.IO.DOUBLE.1.E.2">INT:BIPASS.IO.DOUBLE.1.E.0.IO.DOUBLE.1.E.2</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.29.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</th>
<th>0.31.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.1">INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.1</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">INT:BIPASS.SINGLE.H0.SINGLE.H0.E</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H0.SINGLE.V0">INT:BIPASS.SINGLE.H0.SINGLE.V0</th>
<th>0.29.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.SINGLE.V0.S</th>
<th>0.28.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.22.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S</th>
<th>0.21.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.0">INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.0</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.2">INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.2</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.19.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.28.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</th>
<th>0.31.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.1">INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.1</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">INT:BIPASS.SINGLE.H2.SINGLE.H2.E</th>
<th>0.28.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H2.SINGLE.V2">INT:BIPASS.SINGLE.H2.SINGLE.V2</th>
<th>0.29.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.SINGLE.V2.S</th>
<th>0.27.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S</th>
<th>0.26.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.0">INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.0</th>
<th>0.16.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.2">INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.2</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.22.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">INT:BIPASS.SINGLE.V0.SINGLE.V0.S</th>
<th>0.30.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.23.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">INT:BIPASS.SINGLE.V2.SINGLE.V2.S</th>
<th>0.30.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BUF.LONG.H0.0.SINGLE.V0">INT:BUF.LONG.H0.0.SINGLE.V0</th>
<th>1.29.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BUF.LONG.H1.0.SINGLE.V1">INT:BUF.LONG.H1.0.SINGLE.V1</th>
<th>0.22.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BUF.LONG.H2.0.SINGLE.V2">INT:BUF.LONG.H2.0.SINGLE.V2</th>
<th>0.24.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BUF.LONG.H3.0.SINGLE.V3">INT:BUF.LONG.H3.0.SINGLE.V3</th>
<th>0.26.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BUF.LONG.V0.0.SINGLE.H0.E">INT:BUF.LONG.V0.0.SINGLE.H0.E</th>
<th>0.30.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BUF.LONG.V1.0.SINGLE.H1.E">INT:BUF.LONG.V1.0.SINGLE.H1.E</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BUF.LONG.V2.0.SINGLE.H2">INT:BUF.LONG.V2.0.SINGLE.H2</th>
<th>0.27.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:BUF.LONG.V3.0.SINGLE.H3">INT:BUF.LONG.V3.0.SINGLE.H3</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB0.I1">INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB0.I1</th>
<th>0.8.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB1.I1.S">INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB1.I1.S</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB1.I2.S">INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB1.I2.S</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB0.I2">INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB0.I2</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.DOUBLE.V0.0.0.OUT.CLB.GYQ.E">INT:PASS.DOUBLE.V0.0.0.OUT.CLB.GYQ.E</th>
<th>0.26.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.DOUBLE.V0.1.0.OUT.CLB.GY.E">INT:PASS.DOUBLE.V0.1.0.OUT.CLB.GY.E</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.DOUBLE.V1.0.0.OUT.LR.IOB1.I2">INT:PASS.DOUBLE.V1.0.0.OUT.LR.IOB1.I2</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.DOUBLE.V1.1.0.OUT.LR.IOB0.I2">INT:PASS.DOUBLE.V1.1.0.OUT.LR.IOB0.I2</th>
<th>0.23.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.IO.DOUBLE.0.E.0.0.IO.DBUF.V0">INT:PASS.IO.DOUBLE.0.E.0.0.IO.DBUF.V0</th>
<th>0.14.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.IO.DOUBLE.0.E.2.0.IO.DBUF.V1">INT:PASS.IO.DOUBLE.0.E.2.0.IO.DBUF.V1</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.IO.DOUBLE.1.E.0.0.IO.DBUF.V0">INT:PASS.IO.DOUBLE.1.E.0.0.IO.DBUF.V0</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.IO.DOUBLE.1.E.2.0.IO.DBUF.V1">INT:PASS.IO.DOUBLE.1.E.2.0.IO.DBUF.V1</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H0.0.DEC.V0">INT:PASS.SINGLE.H0.0.DEC.V0</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H0.0.LONG.IO.V0">INT:PASS.SINGLE.H0.0.LONG.IO.V0</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1">INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S">INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H0.E.0.LONG.V0">INT:PASS.SINGLE.H0.E.0.LONG.V0</th>
<th>0.31.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H1.0.DEC.V1">INT:PASS.SINGLE.H1.0.DEC.V1</th>
<th>0.10.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H1.0.LONG.IO.V1">INT:PASS.SINGLE.H1.0.LONG.IO.V1</th>
<th>0.13.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S">INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H1.E.0.LONG.V1">INT:PASS.SINGLE.H1.E.0.LONG.V1</th>
<th>0.30.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H2.0.DEC.V0">INT:PASS.SINGLE.H2.0.DEC.V0</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H2.0.LONG.IO.V0">INT:PASS.SINGLE.H2.0.LONG.IO.V0</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H2.0.LONG.V2">INT:PASS.SINGLE.H2.0.LONG.V2</th>
<th>0.25.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1">INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1</th>
<th>0.14.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S">INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H3.0.DEC.V1">INT:PASS.SINGLE.H3.0.DEC.V1</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H3.0.LONG.IO.V1">INT:PASS.SINGLE.H3.0.LONG.IO.V1</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H3.0.LONG.V3">INT:PASS.SINGLE.H3.0.LONG.V3</th>
<th>0.27.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S">INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.V0.0.LONG.H0">INT:PASS.SINGLE.V0.0.LONG.H0</th>
<th>1.30.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.V0.0.OUT.CLB.GY.E">INT:PASS.SINGLE.V0.0.OUT.CLB.GY.E</th>
<th>0.31.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.V0.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.V0.0.OUT.LR.IOB0.I2</th>
<th>0.30.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.V1.0.LONG.H1">INT:PASS.SINGLE.V1.0.LONG.H1</th>
<th>1.21.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.V1.0.OUT.CLB.GYQ.E">INT:PASS.SINGLE.V1.0.OUT.CLB.GYQ.E</th>
<th>0.27.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.V1.0.OUT.LR.IOB1.I2">INT:PASS.SINGLE.V1.0.OUT.LR.IOB1.I2</th>
<th>0.24.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.V2.0.LONG.H2">INT:PASS.SINGLE.V2.0.LONG.H2</th>
<th>0.31.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.V2.0.OUT.CLB.GY.E">INT:PASS.SINGLE.V2.0.OUT.CLB.GY.E</th>
<th>0.29.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.V2.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.V2.0.OUT.LR.IOB0.I2</th>
<th>0.29.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.V3.0.LONG.H3">INT:PASS.SINGLE.V3.0.LONG.H3</th>
<th>0.25.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.V3.0.OUT.CLB.GYQ.E">INT:PASS.SINGLE.V3.0.OUT.CLB.GYQ.E</th>
<th>0.25.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:PASS.SINGLE.V3.0.OUT.LR.IOB1.I2">INT:PASS.SINGLE.V3.0.OUT.LR.IOB1.I2</th>
<th>0.23.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO0:IFF_SRVAL">IO0:IFF_SRVAL</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO0:INV.IFF_CLK">IO0:INV.IFF_CLK</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO0:INV.OFF_CLK">IO0:INV.OFF_CLK</th>
<th>0.9.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO0:INV.OFF_D">IO0:INV.OFF_D</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO0:INV.T">IO0:INV.T</th>
<th>0.0.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO0:OFF_SRVAL">IO0:OFF_SRVAL</th>
<th>0.7.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO0:READBACK_I1">IO0:READBACK_I1</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO0:READBACK_I2">IO0:READBACK_I2</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO0:READBACK_OFF">IO0:READBACK_OFF</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO1:IFF_SRVAL">IO1:IFF_SRVAL</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO1:INV.IFF_CLK">IO1:INV.IFF_CLK</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO1:INV.OFF_CLK">IO1:INV.OFF_CLK</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO1:INV.OFF_D">IO1:INV.OFF_D</th>
<th>0.1.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO1:INV.T">IO1:INV.T</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO1:OFF_SRVAL">IO1:OFF_SRVAL</th>
<th>0.2.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO1:READBACK_I1">IO1:READBACK_I1</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO1:READBACK_I2">IO1:READBACK_I2</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO1:READBACK_OFF">IO1:READBACK_OFF</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>1.20.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.10.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-TBUF0:DRIVE1">TBUF0:DRIVE1</th>
<th>0.20.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-TBUF1:DRIVE1">TBUF1:DRIVE1</th>
<th>0.11.3</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1</th>
<th>0.21.2</th>
<th>0.22.2</th>
<th>0.21.1</th>
<th>0.21.3</th>
<th>0.22.3</th>
<th>0.23.2</th>
<th>0.23.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.V1.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3</th>
<th>0.26.1</th>
<th>0.28.0</th>
<th>0.25.0</th>
<th>0.27.2</th>
<th>0.27.3</th>
<th>0.26.0</th>
<th>0.27.1</th>
<th>0.27.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1</th>
<th>0.23.1</th>
<th>0.24.1</th>
<th>0.24.3</th>
<th>0.21.0</th>
<th>0.22.0</th>
<th>0.24.2</th>
<th>0.23.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3</th>
<th>0.31.1</th>
<th>0.31.0</th>
<th>0.31.2</th>
<th>0.30.1</th>
<th>0.31.3</th>
<th>0.30.3</th>
<th>0.30.0</th>
<th>0.31.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1</th>
<th>0.24.4</th>
<th>0.24.0</th>
<th>0.25.1</th>
<th>0.25.2</th>
<th>0.26.3</th>
<th>0.26.2</th>
<th>0.25.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3</th>
<th>0.28.2</th>
<th>0.29.0</th>
<th>0.29.1</th>
<th>0.29.2</th>
<th>0.28.3</th>
<th>0.30.2</th>
<th>0.29.3</th>
<th>0.28.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>CIN</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK</th>
<th>0.3.6</th>
<th>0.10.7</th>
<th>0.8.6</th>
<th>0.6.6</th>
<th>0.9.6</th>
<th>0.10.6</th>
<th>0.5.6</th>
<th>0.4.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1</th>
<th>0.8.9</th>
<th>0.9.9</th>
<th>0.12.9</th>
<th>0.13.9</th>
<th>0.10.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK</th>
<th>0.5.8</th>
<th>0.8.7</th>
<th>0.11.7</th>
<th>0.9.7</th>
<th>0.6.7</th>
<th>0.5.7</th>
<th>0.7.7</th>
<th>0.6.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS</th>
<th>0.16.2</th>
<th>0.19.3</th>
<th>0.15.2</th>
<th>0.18.3</th>
<th>0.19.2</th>
<th>0.17.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK</th>
<th>0.3.3</th>
<th>0.9.2</th>
<th>0.6.3</th>
<th>0.9.3</th>
<th>0.8.2</th>
<th>0.4.3</th>
<th>0.8.3</th>
<th>0.10.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1</th>
<th>0.6.0</th>
<th>0.7.1</th>
<th>0.8.0</th>
<th>0.6.1</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DOUBLE.H1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK</th>
<th>0.3.2</th>
<th>0.11.2</th>
<th>0.5.2</th>
<th>0.10.2</th>
<th>0.7.2</th>
<th>0.4.2</th>
<th>0.12.2</th>
<th>0.6.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS</th>
<th>0.12.3</th>
<th>0.13.3</th>
<th>0.13.2</th>
<th>0.14.3</th>
<th>0.14.2</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I</th>
<th>0.20.1</th>
<th>0.16.1</th>
<th>0.17.1</th>
<th>0.19.1</th>
<th>0.18.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.16.0</th>
<th>0.15.0</th>
<th>0.14.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS</th>
<th>0.11.0</th>
<th>0.13.1</th>
<th>0.12.0</th>
<th>0.12.1</th>
<th>0.13.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.E.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I</th>
<th>0.9.1</th>
<th>0.9.0</th>
<th>0.10.1</th>
<th>0.10.0</th>
<th>0.11.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.E.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0</th>
<th>0.17.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.E.2</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1</th>
<th>0.14.9</th>
<th>0.13.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.E.0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.LONG.H0">INT:MUX.LONG.H0</th>
<th>0.19.0</th>
<th>0.17.0</th>
<th>0.18.0</th>
<th>0.20.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.LONG.H3">INT:MUX.LONG.H3</th>
<th>0.7.9</th>
<th>0.11.8</th>
<th>0.11.9</th>
<th>0.12.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0</th>
<th>0.18.4</th>
<th>0.17.5</th>
<th>0.18.5</th>
<th>0.20.5</th>
<th>0.19.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1</th>
<th>0.16.9</th>
<th>0.15.9</th>
<th>0.17.9</th>
<th>0.19.9</th>
<th>0.18.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-IO0:I1MUX">IO0:I1MUX</th>
<th>0.0.6</th>
<th>0.2.6</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO0:I2MUX">IO0:I2MUX</th>
<th>0.0.7</th>
<th>0.2.7</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO1:I1MUX">IO1:I1MUX</th>
<th>0.0.4</th>
<th>0.2.4</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO1:I2MUX">IO1:I2MUX</th>
<th>0.0.3</th>
<th>0.2.3</th>
<th>0.1.3</th>
</tr>
</thead>
<tbody>
<tr><td>I</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IQL</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IQ</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-IO0:IFF_D">IO0:IFF_D</th>
<th>0.0.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO1:IFF_D">IO1:IFF_D</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>DELAY</td>
<td>0</td>
</tr>
<tr><td>I</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-IO0:MUX.OFF_D">IO0:MUX.OFF_D</th>
<th>0.8.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO1:MUX.OFF_D">IO1:MUX.OFF_D</th>
<th>0.3.1</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-IO0:OMUX">IO0:OMUX</th>
<th>0.1.9</th>
<th>0.4.9</th>
<th>0.5.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO1:OMUX">IO1:OMUX</th>
<th>0.0.1</th>
<th>0.4.0</th>
<th>0.5.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O1.INV</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>O2.INV</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-IO0:PULL">IO0:PULL</th>
<th>0.15.8</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO1:PULL">IO1:PULL</th>
<th>0.5.1</th>
<th>0.0.0</th>
</tr>
</thead>
<tbody>
<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PULLDOWN</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS-IO0:SLEW">IO0:SLEW</th>
<th>0.6.9</th>
<th>0.3.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS-IO1:SLEW">IO1:SLEW</th>
<th>0.7.0</th>
<th>0.1.0</th>
</tr>
</thead>
<tbody>
<tr><td>FAST</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MEDSLOW</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>MEDFAST</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SLOW</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-iorsb"><a class="header" href="#tile-iorsb">Tile IO.RS.B</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-7"><a class="header" href="#switchbox-int-7">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS.B switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="8">TCELL0_SINGLE.H0</td><td>TCELL0_LONG.IO.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H0.E</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.IO.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H1.E</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="10">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.V3</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.GY.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V1</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.GYQ.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.GY.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.H3</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.GYQ.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_DOUBLE.H0.0</td><td>TCELL0_OUT.LR.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H0.1</td><td>TCELL0_OUT.LR.IOB1.I1.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.H0.2</td><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_DOUBLE.H1.0</td><td>TCELL0_OUT.LR.IOB1.I2.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H1.1</td><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.H1.2</td><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V0.0</td><td>TCELL0_OUT.CLB.GYQ.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_DOUBLE.V0.1</td><td>TCELL0_OUT.CLB.GY.E</td><td>pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.V0.2</td><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V1.0</td><td>TCELL0_OUT.LR.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_DOUBLE.V1.1</td><td>TCELL0_OUT.LR.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.V1.2</td><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.E.0</td><td>TCELL0_IO.DBUF.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.0.E.1</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.E.2</td><td>TCELL0_IO.DBUF.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.E.0</td><td>TCELL0_IO.DBUF.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.1.E.1</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.E.2</td><td>TCELL0_IO.DBUF.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.V0</td><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.V1</td><td>TCELL0_IO.DOUBLE.0.E.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_SINGLE.V1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H2</td><td>TCELL0_SINGLE.V2</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.H3</td><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H0.E</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H1.E</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V2</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V3</td><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.V0</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.V1</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.F1</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.G1</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.C1</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="13">TCELL0_IMUX.CLB.F3</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="13">TCELL0_IMUX.CLB.G3</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="13">TCELL0_IMUX.CLB.C3</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_IO.DOUBLE.1.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.TBUF0.TS</td><td>TCELL0_IO.DOUBLE.0.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_IO.DOUBLE.1.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LR.IOB1.I2</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.TBUF1.TS</td><td>TCELL0_IO.DOUBLE.0.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB0.O1</td><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.OK</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.IK</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.TS</td><td>TCELL0_IO.DOUBLE.0.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB1.O1</td><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.OK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.IK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.TS</td><td>TCELL0_IO.DOUBLE.0.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.E.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-7"><a class="header" href="#bel-tbuf0-7">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS.B bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-7"><a class="header" href="#bel-tbuf1-7">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS.B bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H2</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-7"><a class="header" href="#bel-pullup_tbuf0-7">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS.B bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-7"><a class="header" href="#bel-pullup_tbuf1-7">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS.B bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H2</td></tr>
</tbody>
</table></div>
<h3 id="bel-io0-7"><a class="header" href="#bel-io0-7">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS.B bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKIN</td><td>output</td><td>TCELL0:OUT.IOB.CLKIN</td></tr>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.LR.IOB0.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.LR.IOB0.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB0.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB0.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.G1</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB0.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-7"><a class="header" href="#bel-io1-7">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS.B bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.LR.IOB1.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.LR.IOB1.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB1.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB1.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.F1</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB1.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec0-7"><a class="header" href="#bel-dec0-7">Bel DEC0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS.B bel DEC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.LR.IOB0.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec1-7"><a class="header" href="#bel-dec1-7">Bel DEC1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS.B bel DEC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.CLB.C1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec2-7"><a class="header" href="#bel-dec2-7">Bel DEC2</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS.B bel DEC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.LR.IOB1.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.V0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.V1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-7"><a class="header" href="#bel-wires-7">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS.B bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H1</td><td>TBUF0.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H2</td><td>TBUF1.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:DEC.V0</td><td>DEC0.O1, DEC1.O1, DEC2.O1</td></tr>
<tr><td>TCELL0:DEC.V1</td><td>DEC0.O2, DEC1.O2, DEC2.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.F1</td><td>IO1.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.G1</td><td>IO0.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.C1</td><td>DEC1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.TS</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.TS</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.IOB0.O1</td><td>IO0.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB0.OK</td><td>IO0.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.IK</td><td>IO0.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.TS</td><td>IO0.T</td></tr>
<tr><td>TCELL0:IMUX.IOB1.O1</td><td>IO1.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB1.OK</td><td>IO1.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.IK</td><td>IO1.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.TS</td><td>IO1.T</td></tr>
<tr><td>TCELL0:OUT.LR.IOB0.I1</td><td>IO0.I1, DEC0.I</td></tr>
<tr><td>TCELL0:OUT.LR.IOB0.I2</td><td>IO0.I2</td></tr>
<tr><td>TCELL0:OUT.LR.IOB1.I1</td><td>IO1.I1, DEC2.I</td></tr>
<tr><td>TCELL0:OUT.LR.IOB1.I2</td><td>IO1.I2</td></tr>
<tr><td>TCELL0:OUT.IOB.CLKIN</td><td>IO0.CLKIN</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-7"><a class="header" href="#bitstream-7">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS.B bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="0.31.9">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V2.0.LONG.H2">~INT:PASS.SINGLE.V2.0.LONG.H2</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.28.9">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.27.9">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.SINGLE.V2.S</a>
</td>
<td title="0.26.9">
<a href="#tile-xc4000a-IO.RS.B-INT:BUF.LONG.H3.0.SINGLE.V3">~INT:BUF.LONG.H3.0.SINGLE.V3</a>
</td>
<td title="0.25.9">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V3.0.LONG.H3">~INT:PASS.SINGLE.V3.0.LONG.H3</a>
</td>
<td title="0.24.9">
<a href="#tile-xc4000a-IO.RS.B-INT:BUF.LONG.H2.0.SINGLE.V2">~INT:BUF.LONG.H2.0.SINGLE.V2</a>
</td>
<td title="0.23.9">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.22.9">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.19.9">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[1]</a>
</td>
<td title="0.18.9">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[0]</a>
</td>
<td title="0.17.9">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[2]</a>
</td>
<td title="0.16.9">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[4]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1[3]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1[1]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[1]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[2]</a>
</td>
<td title="0.11.9">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.LONG.H3">INT:MUX.LONG.H3[1]</a>
</td>
<td title="0.10.9">
<a href="#tile-xc4000a-IO.RS.B-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.9.9">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[3]</a>
</td>
<td title="0.8.9">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[4]</a>
</td>
<td title="0.7.9">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.LONG.H3">INT:MUX.LONG.H3[3]</a>
</td>
<td title="0.6.9">
<a href="#tile-xc4000a-IO.RS.B-IO0:SLEW">IO0:SLEW[1]</a>
</td>
<td title="0.5.9">
<a href="#tile-xc4000a-IO.RS.B-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc4000a-IO.RS.B-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td title="0.3.9">
<a href="#tile-xc4000a-IO.RS.B-IO0:SLEW">IO0:SLEW[0]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc4000a-IO.RS.B-IO0:READBACK_OFF">~IO0:READBACK_OFF</a>
</td>
<td title="0.1.9">
<a href="#tile-xc4000a-IO.RS.B-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc4000a-IO.RS.B-IO0:INV.T">~IO0:INV.T</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.31.8">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</a>
</td>
<td title="0.30.8">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S</a>
</td>
<td title="0.29.8">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H2.SINGLE.V2">~INT:BIPASS.SINGLE.H2.SINGLE.V2</a>
</td>
<td title="0.28.8">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">~INT:BIPASS.SINGLE.H2.SINGLE.H2.E</a>
</td>
<td title="0.27.8">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0</a>
</td>
<td title="0.26.8">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0">~INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0</a>
</td>
<td title="0.25.8">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2</a>
</td>
<td title="0.24.8">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2</a>
</td>
<td title="0.23.8">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2</a>
</td>
<td title="0.22.8">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2</a>
</td>
<td title="0.21.8">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S</a>
</td>
<td title="0.20.8">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.2">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.2</a>
</td>
<td title="0.19.8">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td title="0.18.8">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td title="0.17.8">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.IO.DOUBLE.1.E.0.0.IO.DBUF.V0">~INT:PASS.IO.DOUBLE.1.E.0.0.IO.DBUF.V0</a>
</td>
<td title="0.16.8">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.0">~INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.0</a>
</td>
<td title="0.15.8">
<a href="#tile-xc4000a-IO.RS.B-IO0:PULL">IO0:PULL[1]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.IO.DOUBLE.0.E.0.0.IO.DBUF.V0">~INT:PASS.IO.DOUBLE.0.E.0.0.IO.DBUF.V0</a>
</td>
<td title="0.13.8">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1[0]</a>
</td>
<td title="0.12.8">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.LONG.H3">INT:MUX.LONG.H3[0]</a>
</td>
<td title="0.11.8">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.LONG.H3">INT:MUX.LONG.H3[2]</a>
</td>
<td title="0.10.8">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[0]</a>
</td>
<td title="0.9.8">
<a href="#tile-xc4000a-IO.RS.B-IO0:INV.OFF_CLK">~IO0:INV.OFF_CLK</a>
</td>
<td title="0.8.8">
<a href="#tile-xc4000a-IO.RS.B-IO0:MUX.OFF_D">IO0:MUX.OFF_D[0]</a>
</td>
<td title="0.7.8">
<a href="#tile-xc4000a-IO.RS.B-IO0:OFF_SRVAL">~IO0:OFF_SRVAL</a>
</td>
<td title="0.6.8">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[0]</a>
</td>
<td title="0.5.8">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[7]</a>
</td>
<td title="0.4.8">
<a href="#tile-xc4000a-IO.RS.B-IO0:READBACK_I2">~IO0:READBACK_I2</a>
</td>
<td title="0.3.8">
<a href="#tile-xc4000a-IO.RS.B-IO0:INV.OFF_D">~IO0:INV.OFF_D</a>
</td>
<td title="0.2.8">
<a href="#tile-xc4000a-IO.RS.B-IO0:PULL">IO0:PULL[0]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc4000a-IO.RS.B-IO0:OFF_USED">IO0:OFF_USED</a>
</td>
<td title="0.0.8">
<a href="#tile-xc4000a-IO.RS.B-IO0:IFF_D">IO0:IFF_D[0]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.31.7">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</a>
</td>
<td title="0.30.7">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S</a>
</td>
<td title="0.29.7">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.28.7">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">~INT:BIPASS.SINGLE.H0.SINGLE.H0.E</a>
</td>
<td title="0.27.7">
<a href="#tile-xc4000a-IO.RS.B-INT:BUF.LONG.V3.0.SINGLE.H3">~INT:BUF.LONG.V3.0.SINGLE.H3</a>
</td>
<td title="0.26.7">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S</a>
</td>
<td title="0.25.7">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.24.7">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.23.7">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.22.7">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.21.7">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0</a>
</td>
<td title="0.20.7">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.2">~INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.2</a>
</td>
<td title="0.19.7">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.1">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.1</a>
</td>
<td title="0.18.7">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.1">~INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.1</a>
</td>
<td title="0.17.7">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.0">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.0</a>
</td>
<td title="0.16.7">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.2">~INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.2</a>
</td>
<td title="0.15.7">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.1">~INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.1</a>
</td>
<td title="0.14.7">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.1">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.1</a>
</td>
<td title="0.13.7">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H2.0.DEC.V0">~INT:PASS.SINGLE.H2.0.DEC.V0</a>
</td>
<td title="0.12.7">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H0.0.DEC.V0">~INT:PASS.SINGLE.H0.0.DEC.V0</a>
</td>
<td title="0.11.7">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[5]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[6]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[4]</a>
</td>
<td title="0.8.7">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[6]</a>
</td>
<td title="0.7.7">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[1]</a>
</td>
<td title="0.6.7">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[3]</a>
</td>
<td title="0.5.7">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[2]</a>
</td>
<td title="0.4.7">
<a href="#tile-xc4000a-IO.RS.B-IO0:IFF_SRVAL">~IO0:IFF_SRVAL</a>
</td>
<td title="0.3.7">
<a href="#tile-xc4000a-IO.RS.B-IO0:INV.IFF_CLK">~IO0:INV.IFF_CLK</a>
</td>
<td title="0.2.7">
<a href="#tile-xc4000a-IO.RS.B-IO0:I2MUX">IO0:I2MUX[1]</a>
</td>
<td title="0.1.7">
<a href="#tile-xc4000a-IO.RS.B-IO0:I2MUX">IO0:I2MUX[0]</a>
</td>
<td title="0.0.7">
<a href="#tile-xc4000a-IO.RS.B-IO0:I2MUX">IO0:I2MUX[2]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.31.6">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H0.E.0.LONG.V0">~INT:PASS.SINGLE.H0.E.0.LONG.V0</a>
</td>
<td title="0.30.6">
<a href="#tile-xc4000a-IO.RS.B-INT:BUF.LONG.V0.0.SINGLE.H0.E">~INT:BUF.LONG.V0.0.SINGLE.H0.E</a>
</td>
<td title="0.29.6">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H0.SINGLE.V0">~INT:BIPASS.SINGLE.H0.SINGLE.V0</a>
</td>
<td title="0.28.6">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V0.S</a>
</td>
<td title="0.27.6">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H3.0.LONG.V3">~INT:PASS.SINGLE.H3.0.LONG.V3</a>
</td>
<td title="0.26.6">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.25.6">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2</a>
</td>
<td title="0.24.6">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0">~INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0</a>
</td>
<td title="0.23.6">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2</a>
</td>
<td title="0.22.6">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2</a>
</td>
<td title="0.21.6">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2</a>
</td>
<td title="0.20.6">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.0">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.0</a>
</td>
<td title="0.19.6">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.0">~INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.0</a>
</td>
<td title="0.18.6">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.IO.DOUBLE.0.E.0.IO.DOUBLE.0.E.2">~INT:BIPASS.IO.DOUBLE.0.E.0.IO.DOUBLE.0.E.2</a>
</td>
<td title="0.17.6">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.0">~INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.0</a>
</td>
<td title="0.16.6">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.IO.DOUBLE.1.E.0.IO.DOUBLE.1.E.2">~INT:BIPASS.IO.DOUBLE.1.E.0.IO.DOUBLE.1.E.2</a>
</td>
<td title="0.15.6">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.2">~INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.2</a>
</td>
<td title="0.14.6">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.2">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.2</a>
</td>
<td title="0.13.6">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.1">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.1</a>
</td>
<td title="0.12.6">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.0">~INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.0</a>
</td>
<td title="0.11.6">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB0.I2">~INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.10.6">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[2]</a>
</td>
<td title="0.9.6">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[3]</a>
</td>
<td title="0.8.6">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[5]</a>
</td>
<td title="0.7.6">
<a href="#tile-xc4000a-IO.RS.B-DEC1:O2_N">DEC1:O2_N</a>
</td>
<td title="0.6.6">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[4]</a>
</td>
<td title="0.5.6">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[1]</a>
</td>
<td title="0.4.6">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[0]</a>
</td>
<td title="0.3.6">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[7]</a>
</td>
<td title="0.2.6">
<a href="#tile-xc4000a-IO.RS.B-IO0:I1MUX">IO0:I1MUX[1]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc4000a-IO.RS.B-IO0:I1MUX">IO0:I1MUX[0]</a>
</td>
<td title="0.0.6">
<a href="#tile-xc4000a-IO.RS.B-IO0:I1MUX">IO0:I1MUX[2]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.31.5">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V0.0.OUT.CLB.GY.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.GY.E</a>
</td>
<td title="0.30.5">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H1.E.0.LONG.V1">~INT:PASS.SINGLE.H1.E.0.LONG.V1</a>
</td>
<td title="0.29.5">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V2.0.OUT.CLB.GY.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.GY.E</a>
</td>
<td title="0.28.5">
<a href="#tile-xc4000a-IO.RS.B-INT:BUF.LONG.V1.0.SINGLE.H1.E">~INT:BUF.LONG.V1.0.SINGLE.H1.E</a>
</td>
<td title="0.27.5">
<a href="#tile-xc4000a-IO.RS.B-INT:BUF.LONG.V2.0.SINGLE.H2">~INT:BUF.LONG.V2.0.SINGLE.H2</a>
</td>
<td title="0.26.5">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.DOUBLE.V0.1.0.OUT.CLB.GY.E">~INT:PASS.DOUBLE.V0.1.0.OUT.CLB.GY.E</a>
</td>
<td title="0.25.5">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H2.0.LONG.V2">~INT:PASS.SINGLE.H2.0.LONG.V2</a>
</td>
<td title="0.24.5">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V1.0.OUT.LR.IOB1.I2">~INT:PASS.SINGLE.V1.0.OUT.LR.IOB1.I2</a>
</td>
<td title="0.23.5">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V3.0.OUT.LR.IOB1.I2">~INT:PASS.SINGLE.V3.0.OUT.LR.IOB1.I2</a>
</td>
<td title="0.22.5">
<a href="#tile-xc4000a-IO.RS.B-INT:BUF.LONG.H1.0.SINGLE.V1">~INT:BUF.LONG.H1.0.SINGLE.V1</a>
</td>
<td title="0.21.5">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.DOUBLE.V1.0.0.OUT.LR.IOB1.I2">~INT:PASS.DOUBLE.V1.0.0.OUT.LR.IOB1.I2</a>
</td>
<td title="0.20.5">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[1]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[0]</a>
</td>
<td title="0.18.5">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[2]</a>
</td>
<td title="0.17.5">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[3]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB1.I2.S">~INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.15.5">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1">~INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.14.5">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.IO.DOUBLE.0.E.2.0.IO.DBUF.V1">~INT:PASS.IO.DOUBLE.0.E.2.0.IO.DBUF.V1</a>
</td>
<td title="0.13.5">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H1.0.LONG.IO.V1">~INT:PASS.SINGLE.H1.0.LONG.IO.V1</a>
</td>
<td title="0.12.5">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H3.0.LONG.IO.V1">~INT:PASS.SINGLE.H3.0.LONG.IO.V1</a>
</td>
<td title="0.11.5">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H3.0.DEC.V1">~INT:PASS.SINGLE.H3.0.DEC.V1</a>
</td>
<td title="0.10.5">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H1.0.DEC.V1">~INT:PASS.SINGLE.H1.0.DEC.V1</a>
</td>
<td title="0.9.5">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S">~INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.8.5">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB1.I1.S">~INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.7.5">
<a href="#tile-xc4000a-IO.RS.B-DEC1:O2_P">~DEC1:O2_P</a>
</td>
<td title="0.6.5">
<a href="#tile-xc4000a-IO.RS.B-DEC2:O2_P">DEC2:O2_P</a>
</td>
<td title="0.5.5">
<a href="#tile-xc4000a-IO.RS.B-IO1:INV.IFF_CLK">~IO1:INV.IFF_CLK</a>
</td>
<td title="0.4.5">
<a href="#tile-xc4000a-IO.RS.B-DEC2:O1_N">~DEC2:O1_N</a>
</td>
<td title="0.3.5">
<a href="#tile-xc4000a-IO.RS.B-DEC1:O1_P">~DEC1:O1_P</a>
</td>
<td title="0.2.5">
<a href="#tile-xc4000a-IO.RS.B-IO0:READBACK_I1">~IO0:READBACK_I1</a>
</td>
<td title="0.1.5">
<a href="#tile-xc4000a-IO.RS.B-IO1:READBACK_I1">~IO1:READBACK_I1</a>
</td>
<td title="0.0.5">
<a href="#tile-xc4000a-IO.RS.B-IO1:READBACK_I2">~IO1:READBACK_I2</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.31.4">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[0]</a>
</td>
<td title="0.30.4">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V0.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.V0.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.29.4">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V2.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.V2.0.OUT.LR.IOB0.I2</a>
</td>
<td>-</td>
<td title="0.27.4">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V1.0.OUT.CLB.GYQ.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.GYQ.E</a>
</td>
<td title="0.26.4">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.DOUBLE.V0.0.0.OUT.CLB.GYQ.E">~INT:PASS.DOUBLE.V0.0.0.OUT.CLB.GYQ.E</a>
</td>
<td title="0.25.4">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V3.0.OUT.CLB.GYQ.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.GYQ.E</a>
</td>
<td title="0.24.4">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[6]</a>
</td>
<td title="0.23.4">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.DOUBLE.V1.1.0.OUT.LR.IOB0.I2">~INT:PASS.DOUBLE.V1.1.0.OUT.LR.IOB0.I2</a>
</td>
<td>-</td>
<td title="0.21.4">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.20.4">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.1">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.1</a>
</td>
<td title="0.19.4">
<a href="#tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.2">~INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.2</a>
</td>
<td title="0.18.4">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0[4]</a>
</td>
<td title="0.17.4">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H2.0.LONG.IO.V0">~INT:PASS.SINGLE.H2.0.LONG.IO.V0</a>
</td>
<td title="0.16.4">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S">~INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.15.4">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S">~INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S</a>
</td>
<td title="0.14.4">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1">~INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.13.4">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H0.0.LONG.IO.V0">~INT:PASS.SINGLE.H0.0.LONG.IO.V0</a>
</td>
<td title="0.12.4">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.IO.DOUBLE.1.E.2.0.IO.DBUF.V1">~INT:PASS.IO.DOUBLE.1.E.2.0.IO.DBUF.V1</a>
</td>
<td title="0.11.4">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.10.4">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2">~INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2</a>
</td>
<td title="0.9.4">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S">~INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S</a>
</td>
<td title="0.8.4">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB0.I1">~INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB0.I1</a>
</td>
<td title="0.7.4">
<a href="#tile-xc4000a-IO.RS.B-DEC0:O2_P">~DEC0:O2_P</a>
</td>
<td title="0.6.4">
<a href="#tile-xc4000a-IO.RS.B-DEC2:O2_N">~DEC2:O2_N</a>
</td>
<td title="0.5.4">
<a href="#tile-xc4000a-IO.RS.B-DEC0:O1_P">~DEC0:O1_P</a>
</td>
<td title="0.4.4">
<a href="#tile-xc4000a-IO.RS.B-DEC2:O1_P">DEC2:O1_P</a>
</td>
<td title="0.3.4">
<a href="#tile-xc4000a-IO.RS.B-DEC1:O1_N">DEC1:O1_N</a>
</td>
<td title="0.2.4">
<a href="#tile-xc4000a-IO.RS.B-IO1:I1MUX">IO1:I1MUX[1]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc4000a-IO.RS.B-IO1:I1MUX">IO1:I1MUX[0]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc4000a-IO.RS.B-IO1:I1MUX">IO1:I1MUX[2]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.31.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[3]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[2]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[1]</a>
</td>
<td title="0.28.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[3]</a>
</td>
<td title="0.27.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[3]</a>
</td>
<td title="0.26.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[2]</a>
</td>
<td title="0.25.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[0]</a>
</td>
<td title="0.24.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[4]</a>
</td>
<td title="0.23.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[0]</a>
</td>
<td title="0.22.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[2]</a>
</td>
<td title="0.21.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[3]</a>
</td>
<td title="0.20.3">
<a href="#tile-xc4000a-IO.RS.B-TBUF0:DRIVE1">~TBUF0:DRIVE1</a>
</td>
<td title="0.19.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[4]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[2]</a>
</td>
<td title="0.17.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0[0]</a>
</td>
<td>-</td>
<td title="0.14.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[2]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[4]</a>
</td>
<td title="0.12.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[5]</a>
</td>
<td title="0.11.3">
<a href="#tile-xc4000a-IO.RS.B-TBUF1:DRIVE1">~TBUF1:DRIVE1</a>
</td>
<td title="0.10.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[0]</a>
</td>
<td title="0.9.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[4]</a>
</td>
<td title="0.8.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[1]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc4000a-IO.RS.B-DEC0:O2_N">DEC0:O2_N</a>
</td>
<td title="0.6.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[5]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc4000a-IO.RS.B-DEC0:O1_N">DEC0:O1_N</a>
</td>
<td title="0.4.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[2]</a>
</td>
<td title="0.3.3">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[7]</a>
</td>
<td title="0.2.3">
<a href="#tile-xc4000a-IO.RS.B-IO1:I2MUX">IO1:I2MUX[1]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc4000a-IO.RS.B-IO1:I2MUX">IO1:I2MUX[0]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc4000a-IO.RS.B-IO1:I2MUX">IO1:I2MUX[2]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.31.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[5]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[2]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[4]</a>
</td>
<td title="0.28.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[7]</a>
</td>
<td title="0.27.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[4]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[1]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[3]</a>
</td>
<td title="0.24.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[1]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[1]</a>
</td>
<td title="0.22.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[5]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[6]</a>
</td>
<td>-</td>
<td title="0.19.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[1]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[0]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[5]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[3]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[1]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[3]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[1]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[6]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[4]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[6]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[3]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[3]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[0]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[5]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[2]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[7]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc4000a-IO.RS.B-IO1:IFF_SRVAL">~IO1:IFF_SRVAL</a>
</td>
<td title="0.1.2">
<a href="#tile-xc4000a-IO.RS.B-IO1:IFF_D">IO1:IFF_D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc4000a-IO.RS.B-IO1:OFF_USED">IO1:OFF_USED</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.31.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[7]</a>
</td>
<td title="0.30.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[4]</a>
</td>
<td title="0.29.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[5]</a>
</td>
<td title="0.28.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[0]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[1]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[7]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[4]</a>
</td>
<td title="0.24.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[5]</a>
</td>
<td title="0.23.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[6]</a>
</td>
<td>-</td>
<td title="0.21.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1[4]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[4]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[1]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[0]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[2]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I[3]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[3]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[4]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[3]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[1]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[0]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[2]</a>
</td>
<td title="0.9.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[4]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[3]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[1]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc4000a-IO.RS.B-IO1:PULL">IO1:PULL[1]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc4000a-IO.RS.B-IO1:READBACK_OFF">~IO1:READBACK_OFF</a>
</td>
<td title="0.3.1">
<a href="#tile-xc4000a-IO.RS.B-IO1:MUX.OFF_D">IO1:MUX.OFF_D[0]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc4000a-IO.RS.B-IO1:OFF_SRVAL">~IO1:OFF_SRVAL</a>
</td>
<td title="0.1.1">
<a href="#tile-xc4000a-IO.RS.B-IO1:INV.OFF_D">~IO1:INV.OFF_D</a>
</td>
<td title="0.0.1">
<a href="#tile-xc4000a-IO.RS.B-IO1:OMUX">IO1:OMUX[2]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.31.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[6]</a>
</td>
<td title="0.30.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3[1]</a>
</td>
<td title="0.29.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3[6]</a>
</td>
<td title="0.28.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[6]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[0]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[2]</a>
</td>
<td title="0.25.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3[5]</a>
</td>
<td title="0.24.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1[5]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[0]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[2]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1[3]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.LONG.H0">INT:MUX.LONG.H0[0]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.LONG.H0">INT:MUX.LONG.H0[3]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.LONG.H0">INT:MUX.LONG.H0[1]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.LONG.H0">INT:MUX.LONG.H0[2]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[2]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[1]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS[0]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[2]</a>
</td>
<td title="0.11.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS[4]</a>
</td>
<td title="0.10.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[1]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I[3]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[2]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc4000a-IO.RS.B-IO1:SLEW">IO1:SLEW[1]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[4]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc4000a-IO.RS.B-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc4000a-IO.RS.B-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc4000a-IO.RS.B-IO1:INV.T">~IO1:INV.T</a>
</td>
<td title="0.2.0">
<a href="#tile-xc4000a-IO.RS.B-IO1:INV.OFF_CLK">~IO1:INV.OFF_CLK</a>
</td>
<td title="0.1.0">
<a href="#tile-xc4000a-IO.RS.B-IO1:SLEW">IO1:SLEW[0]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc4000a-IO.RS.B-IO1:PULL">IO1:PULL[0]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc4000a IO.RS.B bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.25.9">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V0.0.LONG.H0">~INT:PASS.SINGLE.V0.0.LONG.H0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.24.8">
<a href="#tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V1.0.LONG.H1">~INT:PASS.SINGLE.V1.0.LONG.H1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td title="1.31.7">
<a href="#tile-xc4000a-IO.RS.B-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.23.6">
<a href="#tile-xc4000a-IO.RS.B-INT:BUF.LONG.H0.0.SINGLE.V0">~INT:BUF.LONG.H0.0.SINGLE.V0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-DEC0:O1_N">DEC0:O1_N</th>
<th>0.5.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-DEC0:O2_N">DEC0:O2_N</th>
<th>0.7.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-DEC1:O1_N">DEC1:O1_N</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-DEC1:O2_N">DEC1:O2_N</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-DEC2:O1_P">DEC2:O1_P</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-DEC2:O2_P">DEC2:O2_P</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO0:OFF_USED">IO0:OFF_USED</th>
<th>0.1.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO1:OFF_USED">IO1:OFF_USED</th>
<th>0.0.2</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-DEC0:O1_P">DEC0:O1_P</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-DEC0:O2_P">DEC0:O2_P</th>
<th>0.7.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-DEC1:O1_P">DEC1:O1_P</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-DEC1:O2_P">DEC1:O2_P</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-DEC2:O1_N">DEC2:O1_N</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-DEC2:O2_N">DEC2:O2_N</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2">INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2</th>
<th>0.25.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0">INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0</th>
<th>0.27.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2">INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2</th>
<th>0.24.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.0">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.0</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.1">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.1</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.2">INT:BIPASS.DOUBLE.H0.0.IO.DOUBLE.1.E.2</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.0">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.0</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.1">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.1</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.2">INT:BIPASS.DOUBLE.H0.1.IO.DOUBLE.0.E.2</th>
<th>0.20.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0">INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2">INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2</th>
<th>0.23.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2">INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2</th>
<th>0.23.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0">INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2">INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.0">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.0</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.1">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.1</th>
<th>0.20.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.2">INT:BIPASS.DOUBLE.H1.0.IO.DOUBLE.0.E.2</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.0">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.0</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.1">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.1</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.2">INT:BIPASS.DOUBLE.H1.1.IO.DOUBLE.1.E.2</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0">INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2">INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2</th>
<th>0.25.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2">INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2</th>
<th>0.22.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2">INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2</th>
<th>0.22.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.IO.DOUBLE.0.E.0.IO.DOUBLE.0.E.2">INT:BIPASS.IO.DOUBLE.0.E.0.IO.DOUBLE.0.E.2</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.IO.DOUBLE.1.E.0.IO.DOUBLE.1.E.2">INT:BIPASS.IO.DOUBLE.1.E.0.IO.DOUBLE.1.E.2</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.29.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</th>
<th>0.31.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.1">INT:BIPASS.SINGLE.H0.IO.DOUBLE.0.E.1</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">INT:BIPASS.SINGLE.H0.SINGLE.H0.E</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H0.SINGLE.V0">INT:BIPASS.SINGLE.H0.SINGLE.V0</th>
<th>0.29.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.SINGLE.V0.S</th>
<th>0.28.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.22.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S</th>
<th>0.21.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.0">INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.0</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.2">INT:BIPASS.SINGLE.H1.IO.DOUBLE.0.E.2</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.19.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.28.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</th>
<th>0.31.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.1">INT:BIPASS.SINGLE.H2.IO.DOUBLE.1.E.1</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">INT:BIPASS.SINGLE.H2.SINGLE.H2.E</th>
<th>0.28.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H2.SINGLE.V2">INT:BIPASS.SINGLE.H2.SINGLE.V2</th>
<th>0.29.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.SINGLE.V2.S</th>
<th>0.27.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S</th>
<th>0.26.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.0">INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.0</th>
<th>0.16.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.2">INT:BIPASS.SINGLE.H3.IO.DOUBLE.1.E.2</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.22.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">INT:BIPASS.SINGLE.V0.SINGLE.V0.S</th>
<th>0.30.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.23.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">INT:BIPASS.SINGLE.V2.SINGLE.V2.S</th>
<th>0.30.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BUF.LONG.H0.0.SINGLE.V0">INT:BUF.LONG.H0.0.SINGLE.V0</th>
<th>1.23.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BUF.LONG.H1.0.SINGLE.V1">INT:BUF.LONG.H1.0.SINGLE.V1</th>
<th>0.22.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BUF.LONG.H2.0.SINGLE.V2">INT:BUF.LONG.H2.0.SINGLE.V2</th>
<th>0.24.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BUF.LONG.H3.0.SINGLE.V3">INT:BUF.LONG.H3.0.SINGLE.V3</th>
<th>0.26.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BUF.LONG.V0.0.SINGLE.H0.E">INT:BUF.LONG.V0.0.SINGLE.H0.E</th>
<th>0.30.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BUF.LONG.V1.0.SINGLE.H1.E">INT:BUF.LONG.V1.0.SINGLE.H1.E</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BUF.LONG.V2.0.SINGLE.H2">INT:BUF.LONG.V2.0.SINGLE.H2</th>
<th>0.27.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:BUF.LONG.V3.0.SINGLE.H3">INT:BUF.LONG.V3.0.SINGLE.H3</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB0.I1">INT:PASS.DOUBLE.H0.0.0.OUT.LR.IOB0.I1</th>
<th>0.8.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB1.I1.S">INT:PASS.DOUBLE.H0.1.0.OUT.LR.IOB1.I1.S</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB1.I2.S">INT:PASS.DOUBLE.H1.0.0.OUT.LR.IOB1.I2.S</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB0.I2">INT:PASS.DOUBLE.H1.1.0.OUT.LR.IOB0.I2</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.DOUBLE.V0.0.0.OUT.CLB.GYQ.E">INT:PASS.DOUBLE.V0.0.0.OUT.CLB.GYQ.E</th>
<th>0.26.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.DOUBLE.V0.1.0.OUT.CLB.GY.E">INT:PASS.DOUBLE.V0.1.0.OUT.CLB.GY.E</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.DOUBLE.V1.0.0.OUT.LR.IOB1.I2">INT:PASS.DOUBLE.V1.0.0.OUT.LR.IOB1.I2</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.DOUBLE.V1.1.0.OUT.LR.IOB0.I2">INT:PASS.DOUBLE.V1.1.0.OUT.LR.IOB0.I2</th>
<th>0.23.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.IO.DOUBLE.0.E.0.0.IO.DBUF.V0">INT:PASS.IO.DOUBLE.0.E.0.0.IO.DBUF.V0</th>
<th>0.14.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.IO.DOUBLE.0.E.2.0.IO.DBUF.V1">INT:PASS.IO.DOUBLE.0.E.2.0.IO.DBUF.V1</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.IO.DOUBLE.1.E.0.0.IO.DBUF.V0">INT:PASS.IO.DOUBLE.1.E.0.0.IO.DBUF.V0</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.IO.DOUBLE.1.E.2.0.IO.DBUF.V1">INT:PASS.IO.DOUBLE.1.E.2.0.IO.DBUF.V1</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H0.0.DEC.V0">INT:PASS.SINGLE.H0.0.DEC.V0</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H0.0.LONG.IO.V0">INT:PASS.SINGLE.H0.0.LONG.IO.V0</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1">INT:PASS.SINGLE.H0.0.OUT.LR.IOB0.I1</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S">INT:PASS.SINGLE.H0.0.OUT.LR.IOB1.I2.S</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H0.E.0.LONG.V0">INT:PASS.SINGLE.H0.E.0.LONG.V0</th>
<th>0.31.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H1.0.DEC.V1">INT:PASS.SINGLE.H1.0.DEC.V1</th>
<th>0.10.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H1.0.LONG.IO.V1">INT:PASS.SINGLE.H1.0.LONG.IO.V1</th>
<th>0.13.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.H1.0.OUT.LR.IOB0.I2</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S">INT:PASS.SINGLE.H1.0.OUT.LR.IOB1.I1.S</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H1.E.0.LONG.V1">INT:PASS.SINGLE.H1.E.0.LONG.V1</th>
<th>0.30.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H2.0.DEC.V0">INT:PASS.SINGLE.H2.0.DEC.V0</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H2.0.LONG.IO.V0">INT:PASS.SINGLE.H2.0.LONG.IO.V0</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H2.0.LONG.V2">INT:PASS.SINGLE.H2.0.LONG.V2</th>
<th>0.25.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1">INT:PASS.SINGLE.H2.0.OUT.LR.IOB0.I1</th>
<th>0.14.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S">INT:PASS.SINGLE.H2.0.OUT.LR.IOB1.I2.S</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H3.0.DEC.V1">INT:PASS.SINGLE.H3.0.DEC.V1</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H3.0.LONG.IO.V1">INT:PASS.SINGLE.H3.0.LONG.IO.V1</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H3.0.LONG.V3">INT:PASS.SINGLE.H3.0.LONG.V3</th>
<th>0.27.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.H3.0.OUT.LR.IOB0.I2</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S">INT:PASS.SINGLE.H3.0.OUT.LR.IOB1.I1.S</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V0.0.LONG.H0">INT:PASS.SINGLE.V0.0.LONG.H0</th>
<th>1.25.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V0.0.OUT.CLB.GY.E">INT:PASS.SINGLE.V0.0.OUT.CLB.GY.E</th>
<th>0.31.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V0.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.V0.0.OUT.LR.IOB0.I2</th>
<th>0.30.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V1.0.LONG.H1">INT:PASS.SINGLE.V1.0.LONG.H1</th>
<th>1.24.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V1.0.OUT.CLB.GYQ.E">INT:PASS.SINGLE.V1.0.OUT.CLB.GYQ.E</th>
<th>0.27.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V1.0.OUT.LR.IOB1.I2">INT:PASS.SINGLE.V1.0.OUT.LR.IOB1.I2</th>
<th>0.24.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V2.0.LONG.H2">INT:PASS.SINGLE.V2.0.LONG.H2</th>
<th>0.31.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V2.0.OUT.CLB.GY.E">INT:PASS.SINGLE.V2.0.OUT.CLB.GY.E</th>
<th>0.29.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V2.0.OUT.LR.IOB0.I2">INT:PASS.SINGLE.V2.0.OUT.LR.IOB0.I2</th>
<th>0.29.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V3.0.LONG.H3">INT:PASS.SINGLE.V3.0.LONG.H3</th>
<th>0.25.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V3.0.OUT.CLB.GYQ.E">INT:PASS.SINGLE.V3.0.OUT.CLB.GYQ.E</th>
<th>0.25.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:PASS.SINGLE.V3.0.OUT.LR.IOB1.I2">INT:PASS.SINGLE.V3.0.OUT.LR.IOB1.I2</th>
<th>0.23.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO0:IFF_SRVAL">IO0:IFF_SRVAL</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO0:INV.IFF_CLK">IO0:INV.IFF_CLK</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO0:INV.OFF_CLK">IO0:INV.OFF_CLK</th>
<th>0.9.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO0:INV.OFF_D">IO0:INV.OFF_D</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO0:INV.T">IO0:INV.T</th>
<th>0.0.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO0:OFF_SRVAL">IO0:OFF_SRVAL</th>
<th>0.7.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO0:READBACK_I1">IO0:READBACK_I1</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO0:READBACK_I2">IO0:READBACK_I2</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO0:READBACK_OFF">IO0:READBACK_OFF</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO1:IFF_SRVAL">IO1:IFF_SRVAL</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO1:INV.IFF_CLK">IO1:INV.IFF_CLK</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO1:INV.OFF_CLK">IO1:INV.OFF_CLK</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO1:INV.OFF_D">IO1:INV.OFF_D</th>
<th>0.1.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO1:INV.T">IO1:INV.T</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO1:OFF_SRVAL">IO1:OFF_SRVAL</th>
<th>0.2.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO1:READBACK_I1">IO1:READBACK_I1</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO1:READBACK_I2">IO1:READBACK_I2</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO1:READBACK_OFF">IO1:READBACK_OFF</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>1.31.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.10.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-TBUF0:DRIVE1">TBUF0:DRIVE1</th>
<th>0.20.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-TBUF1:DRIVE1">TBUF1:DRIVE1</th>
<th>0.11.3</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.C1">INT:MUX.IMUX.CLB.C1</th>
<th>0.21.2</th>
<th>0.22.2</th>
<th>0.21.1</th>
<th>0.21.3</th>
<th>0.22.3</th>
<th>0.23.2</th>
<th>0.23.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.V1.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.C3">INT:MUX.IMUX.CLB.C3</th>
<th>0.26.1</th>
<th>0.28.0</th>
<th>0.25.0</th>
<th>0.27.2</th>
<th>0.27.3</th>
<th>0.26.0</th>
<th>0.27.1</th>
<th>0.27.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.F1">INT:MUX.IMUX.CLB.F1</th>
<th>0.23.1</th>
<th>0.24.1</th>
<th>0.24.3</th>
<th>0.21.0</th>
<th>0.22.0</th>
<th>0.24.2</th>
<th>0.23.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.F3">INT:MUX.IMUX.CLB.F3</th>
<th>0.31.1</th>
<th>0.31.0</th>
<th>0.31.2</th>
<th>0.30.1</th>
<th>0.31.3</th>
<th>0.30.3</th>
<th>0.30.0</th>
<th>0.31.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.G1">INT:MUX.IMUX.CLB.G1</th>
<th>0.24.4</th>
<th>0.24.0</th>
<th>0.25.1</th>
<th>0.25.2</th>
<th>0.26.3</th>
<th>0.26.2</th>
<th>0.25.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IMUX.CLB.G3">INT:MUX.IMUX.CLB.G3</th>
<th>0.28.2</th>
<th>0.29.0</th>
<th>0.29.1</th>
<th>0.29.2</th>
<th>0.28.3</th>
<th>0.30.2</th>
<th>0.29.3</th>
<th>0.28.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>CIN</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V0.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK</th>
<th>0.3.6</th>
<th>0.10.7</th>
<th>0.8.6</th>
<th>0.6.6</th>
<th>0.9.6</th>
<th>0.10.6</th>
<th>0.5.6</th>
<th>0.4.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1</th>
<th>0.8.9</th>
<th>0.9.9</th>
<th>0.12.9</th>
<th>0.13.9</th>
<th>0.10.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK</th>
<th>0.5.8</th>
<th>0.8.7</th>
<th>0.11.7</th>
<th>0.9.7</th>
<th>0.6.7</th>
<th>0.5.7</th>
<th>0.7.7</th>
<th>0.6.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS</th>
<th>0.16.2</th>
<th>0.19.3</th>
<th>0.15.2</th>
<th>0.18.3</th>
<th>0.19.2</th>
<th>0.17.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK</th>
<th>0.3.3</th>
<th>0.9.2</th>
<th>0.6.3</th>
<th>0.9.3</th>
<th>0.8.2</th>
<th>0.4.3</th>
<th>0.8.3</th>
<th>0.10.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1</th>
<th>0.6.0</th>
<th>0.7.1</th>
<th>0.8.0</th>
<th>0.6.1</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DOUBLE.H1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK</th>
<th>0.3.2</th>
<th>0.11.2</th>
<th>0.5.2</th>
<th>0.10.2</th>
<th>0.7.2</th>
<th>0.4.2</th>
<th>0.12.2</th>
<th>0.6.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS</th>
<th>0.12.3</th>
<th>0.13.3</th>
<th>0.13.2</th>
<th>0.14.3</th>
<th>0.14.2</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF0.I">INT:MUX.IMUX.TBUF0.I</th>
<th>0.20.1</th>
<th>0.16.1</th>
<th>0.17.1</th>
<th>0.19.1</th>
<th>0.18.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF0.TS">INT:MUX.IMUX.TBUF0.TS</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.16.0</th>
<th>0.15.0</th>
<th>0.14.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF1.TS">INT:MUX.IMUX.TBUF1.TS</th>
<th>0.11.0</th>
<th>0.13.1</th>
<th>0.12.0</th>
<th>0.12.1</th>
<th>0.13.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.E.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IMUX.TBUF1.I">INT:MUX.IMUX.TBUF1.I</th>
<th>0.9.1</th>
<th>0.9.0</th>
<th>0.10.1</th>
<th>0.10.0</th>
<th>0.11.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.E.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IO.DBUF.V0">INT:MUX.IO.DBUF.V0</th>
<th>0.17.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.E.2</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.E.2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.IO.DBUF.V1">INT:MUX.IO.DBUF.V1</th>
<th>0.14.9</th>
<th>0.13.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.E.0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.E.0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.LONG.H0">INT:MUX.LONG.H0</th>
<th>0.19.0</th>
<th>0.17.0</th>
<th>0.18.0</th>
<th>0.20.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.V0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.LR.IOB1.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.LONG.H3">INT:MUX.LONG.H3</th>
<th>0.7.9</th>
<th>0.11.8</th>
<th>0.11.9</th>
<th>0.12.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.V1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.LR.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.LONG.IO.V0">INT:MUX.LONG.IO.V0</th>
<th>0.18.4</th>
<th>0.17.5</th>
<th>0.18.5</th>
<th>0.20.5</th>
<th>0.19.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-INT:MUX.LONG.IO.V1">INT:MUX.LONG.IO.V1</th>
<th>0.16.9</th>
<th>0.15.9</th>
<th>0.17.9</th>
<th>0.19.9</th>
<th>0.18.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-IO0:I1MUX">IO0:I1MUX</th>
<th>0.0.6</th>
<th>0.2.6</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO0:I2MUX">IO0:I2MUX</th>
<th>0.0.7</th>
<th>0.2.7</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO1:I1MUX">IO1:I1MUX</th>
<th>0.0.4</th>
<th>0.2.4</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO1:I2MUX">IO1:I2MUX</th>
<th>0.0.3</th>
<th>0.2.3</th>
<th>0.1.3</th>
</tr>
</thead>
<tbody>
<tr><td>I</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IQL</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IQ</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-IO0:IFF_D">IO0:IFF_D</th>
<th>0.0.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO1:IFF_D">IO1:IFF_D</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>DELAY</td>
<td>0</td>
</tr>
<tr><td>I</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-IO0:MUX.OFF_D">IO0:MUX.OFF_D</th>
<th>0.8.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO1:MUX.OFF_D">IO1:MUX.OFF_D</th>
<th>0.3.1</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-IO0:OMUX">IO0:OMUX</th>
<th>0.1.9</th>
<th>0.4.9</th>
<th>0.5.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO1:OMUX">IO1:OMUX</th>
<th>0.0.1</th>
<th>0.4.0</th>
<th>0.5.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O1.INV</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>O2.INV</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-IO0:PULL">IO0:PULL</th>
<th>0.15.8</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO1:PULL">IO1:PULL</th>
<th>0.5.1</th>
<th>0.0.0</th>
</tr>
</thead>
<tbody>
<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PULLDOWN</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.RS.B-IO0:SLEW">IO0:SLEW</th>
<th>0.6.9</th>
<th>0.3.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.RS.B-IO1:SLEW">IO1:SLEW</th>
<th>0.7.0</th>
<th>0.1.0</th>
</tr>
</thead>
<tbody>
<tr><td>FAST</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MEDSLOW</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>MEDFAST</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SLOW</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-iob"><a class="header" href="#tile-iob">Tile IO.B</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-8"><a class="header" href="#switchbox-int-8">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.B switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="6">TCELL0_SINGLE.H0</td><td>TCELL0_GND</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.FX.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H0.E</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H1</td><td>TCELL0_OUT.CLB.FXQ.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H1.E</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.FX.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.V3</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.FXQ.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.IO.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V1</td><td>TCELL0_LONG.IO.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="11">TCELL0_SINGLE.V2</td><td>TCELL0_GND</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.H3</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H0.0</td><td>TCELL0_OUT.CLB.FXQ.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_DOUBLE.H0.1</td><td>TCELL0_OUT.CLB.FX.S</td><td>pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.H0.2</td><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H1.0</td><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_DOUBLE.H1.1</td><td>TCELL0_OUT.BT.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.H1.2</td><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_DOUBLE.V0.0</td><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V0.1</td><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.V0.2</td><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_DOUBLE.V1.0</td><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V1.1</td><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.V1.2</td><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.S.0</td><td>TCELL0_IO.DBUF.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.0.S.1</td><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.S.2</td><td>TCELL0_IO.DBUF.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.S.0</td><td>TCELL0_IO.DBUF.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.1.S.1</td><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.S.2</td><td>TCELL0_IO.DBUF.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.H0</td><td>TCELL0_IO.DOUBLE.0.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.H1</td><td>TCELL0_IO.DOUBLE.0.S.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H2</td><td>TCELL0_SINGLE.V2</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H3</td><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.V0</td><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.V1</td><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.V2</td><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.V3</td><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.H0</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.H1</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.F2</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.G2</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.C2</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.F4</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.G4</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.C4</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB0.O1</td><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.OK</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.IK</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.TS</td><td>TCELL0_IO.DOUBLE.0.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB1.O1</td><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL2_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.OK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.IK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.TS</td><td>TCELL0_IO.DOUBLE.0.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-io0-8"><a class="header" href="#bel-io0-8">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.B bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.BT.IOB0.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.BT.IOB0.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB0.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB0.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.F4</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB0.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-8"><a class="header" href="#bel-io1-8">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.B bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.BT.IOB1.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.BT.IOB1.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB1.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB1.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.G4</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB1.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec0-8"><a class="header" href="#bel-dec0-8">Bel DEC0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.B bel DEC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.BT.IOB0.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec1-8"><a class="header" href="#bel-dec1-8">Bel DEC1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.B bel DEC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.CLB.C4</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec2-8"><a class="header" href="#bel-dec2-8">Bel DEC2</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.B bel DEC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.BT.IOB1.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-8"><a class="header" href="#bel-wires-8">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.B bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:DEC.H0</td><td>DEC0.O1, DEC1.O1, DEC2.O1</td></tr>
<tr><td>TCELL0:DEC.H1</td><td>DEC0.O2, DEC1.O2, DEC2.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.F4</td><td>IO0.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.G4</td><td>IO1.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.C4</td><td>DEC1.I</td></tr>
<tr><td>TCELL0:IMUX.IOB0.O1</td><td>IO0.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB0.OK</td><td>IO0.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.IK</td><td>IO0.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.TS</td><td>IO0.T</td></tr>
<tr><td>TCELL0:IMUX.IOB1.O1</td><td>IO1.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB1.OK</td><td>IO1.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.IK</td><td>IO1.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.TS</td><td>IO1.T</td></tr>
<tr><td>TCELL0:OUT.BT.IOB0.I1</td><td>IO0.I1, DEC0.I</td></tr>
<tr><td>TCELL0:OUT.BT.IOB0.I2</td><td>IO0.I2</td></tr>
<tr><td>TCELL0:OUT.BT.IOB1.I1</td><td>IO1.I1, DEC2.I</td></tr>
<tr><td>TCELL0:OUT.BT.IOB1.I2</td><td>IO1.I2</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-8"><a class="header" href="#bitstream-8">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.B bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="0.31.9">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S</a>
</td>
<td title="0.30.9">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.29.9">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</a>
</td>
<td title="0.28.9">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">~INT:BIPASS.SINGLE.H0.SINGLE.H0.E</a>
</td>
<td title="0.27.9">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H0.SINGLE.V0">~INT:BIPASS.SINGLE.H0.SINGLE.V0</a>
</td>
<td title="0.26.9">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V0.S</a>
</td>
<td>-</td>
<td title="0.24.9">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2</a>
</td>
<td title="0.23.9">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0">~INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0</a>
</td>
<td title="0.22.9">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2</a>
</td>
<td title="0.21.9">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0</a>
</td>
<td title="0.20.9">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2</a>
</td>
<td title="0.19.9">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2</a>
</td>
<td>-</td>
<td title="0.17.9">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.16.9">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.13.9">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.V2.0.GND">~INT:PASS.SINGLE.V2.0.GND</a>
</td>
<td title="0.12.9">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.H0.0.GND">~INT:PASS.SINGLE.H0.0.GND</a>
</td>
<td title="0.11.9">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[2]</a>
</td>
<td title="0.10.9">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[4]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[2]</a>
</td>
<td title="0.8.9">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[0]</a>
</td>
<td title="0.7.9">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[6]</a>
</td>
<td>-</td>
<td title="0.5.9">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[4]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[2]</a>
</td>
<td title="0.3.9">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[0]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[4]</a>
</td>
<td title="0.1.9">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[2]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[4]</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td title="0.30.8">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S</a>
</td>
<td title="0.29.8">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.28.8">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</a>
</td>
<td title="0.27.8">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">~INT:BIPASS.SINGLE.H2.SINGLE.H2.E</a>
</td>
<td title="0.26.8">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H2.SINGLE.V2">~INT:BIPASS.SINGLE.H2.SINGLE.V2</a>
</td>
<td title="0.25.8">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.SINGLE.V2.S</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.20.8">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.19.8">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td title="0.18.8">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S</a>
</td>
<td title="0.17.8">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.11.8">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[1]</a>
</td>
<td title="0.10.8">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[3]</a>
</td>
<td title="0.9.8">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[4]</a>
</td>
<td title="0.8.8">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[6]</a>
</td>
<td title="0.7.8">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[3]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[6]</a>
</td>
<td title="0.5.8">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[2]</a>
</td>
<td title="0.4.8">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[3]</a>
</td>
<td title="0.3.8">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[3]</a>
</td>
<td title="0.2.8">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[5]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[1]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[6]</a>
</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td title="0.30.7">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.V2.0.LONG.H2">~INT:PASS.SINGLE.V2.0.LONG.H2</a>
</td>
<td title="0.29.7">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.H1.E.0.LONG.V1">~INT:PASS.SINGLE.H1.E.0.LONG.V1</a>
</td>
<td title="0.28.7">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.27.7">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.26.7">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.25.7">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.H2.0.LONG.V2">~INT:PASS.SINGLE.H2.0.LONG.V2</a>
</td>
<td title="0.24.7">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.V3.0.LONG.H3">~INT:PASS.SINGLE.V3.0.LONG.H3</a>
</td>
<td title="0.23.7">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2</a>
</td>
<td title="0.22.7">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0">~INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0</a>
</td>
<td title="0.21.7">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2</a>
</td>
<td title="0.20.7">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0</a>
</td>
<td title="0.19.7">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2</a>
</td>
<td title="0.18.7">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2</a>
</td>
<td title="0.17.7">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.H3.0.LONG.V3">~INT:PASS.SINGLE.H3.0.LONG.V3</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.14.7">
<a href="#tile-xc4000a-IO.B-INT:BUF.LONG.V1.0.SINGLE.H1.E">~INT:BUF.LONG.V1.0.SINGLE.H1.E</a>
</td>
<td title="0.13.7">
<a href="#tile-xc4000a-IO.B-INT:BUF.LONG.V3.0.SINGLE.H3">~INT:BUF.LONG.V3.0.SINGLE.H3</a>
</td>
<td title="0.12.7">
<a href="#tile-xc4000a-IO.B-INT:BUF.LONG.V2.0.SINGLE.H2">~INT:BUF.LONG.V2.0.SINGLE.H2</a>
</td>
<td title="0.11.7">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[0]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[5]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[5]</a>
</td>
<td title="0.8.7">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[0]</a>
</td>
<td title="0.7.7">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[3]</a>
</td>
<td title="0.6.7">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[1]</a>
</td>
<td title="0.5.7">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[0]</a>
</td>
<td title="0.4.7">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[6]</a>
</td>
<td title="0.3.7">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[4]</a>
</td>
<td title="0.2.7">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[5]</a>
</td>
<td title="0.1.7">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[0]</a>
</td>
<td title="0.0.7">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[3]</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td title="0.30.6">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.H0.E.0.LONG.V0">~INT:PASS.SINGLE.H0.E.0.LONG.V0</a>
</td>
<td title="0.29.6">
<a href="#tile-xc4000a-IO.B-INT:BUF.LONG.V0.0.SINGLE.H0.E">~INT:BUF.LONG.V0.0.SINGLE.H0.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.26.6">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.25.6">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.24.6">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.6">
<a href="#tile-xc4000a-IO.B-INT:BUF.LONG.H3.0.SINGLE.V3">~INT:BUF.LONG.H3.0.SINGLE.V3</a>
</td>
<td title="0.20.6">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.H2.0.OUT.BT.IOB1.I2">~INT:PASS.SINGLE.H2.0.OUT.BT.IOB1.I2</a>
</td>
<td title="0.19.6">
<a href="#tile-xc4000a-IO.B-INT:PASS.DOUBLE.H1.1.0.OUT.BT.IOB1.I2">~INT:PASS.DOUBLE.H1.1.0.OUT.BT.IOB1.I2</a>
</td>
<td title="0.18.6">
<a href="#tile-xc4000a-IO.B-INT:PASS.DOUBLE.H1.0.0.OUT.BT.IOB0.I2">~INT:PASS.DOUBLE.H1.0.0.OUT.BT.IOB0.I2</a>
</td>
<td>-</td>
<td title="0.16.6">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.H0.0.OUT.BT.IOB1.I2">~INT:PASS.SINGLE.H0.0.OUT.BT.IOB1.I2</a>
</td>
<td title="0.15.6">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.H3.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.H3.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.14.6">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.H1.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.H1.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.13.6">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.H2.0.OUT.CLB.FX.S">~INT:PASS.SINGLE.H2.0.OUT.CLB.FX.S</a>
</td>
<td title="0.12.6">
<a href="#tile-xc4000a-IO.B-INT:PASS.DOUBLE.H0.1.0.OUT.CLB.FX.S">~INT:PASS.DOUBLE.H0.1.0.OUT.CLB.FX.S</a>
</td>
<td title="0.11.6">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.H0.0.OUT.CLB.FX.S">~INT:PASS.SINGLE.H0.0.OUT.CLB.FX.S</a>
</td>
<td title="0.10.6">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.H3.0.OUT.CLB.FXQ.S">~INT:PASS.SINGLE.H3.0.OUT.CLB.FXQ.S</a>
</td>
<td title="0.9.6">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.H1.0.OUT.CLB.FXQ.S">~INT:PASS.SINGLE.H1.0.OUT.CLB.FXQ.S</a>
</td>
<td title="0.8.6">
<a href="#tile-xc4000a-IO.B-INT:PASS.DOUBLE.H0.0.0.OUT.CLB.FXQ.S">~INT:PASS.DOUBLE.H0.0.0.OUT.CLB.FXQ.S</a>
</td>
<td title="0.7.6">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[1]</a>
</td>
<td title="0.6.6">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[5]</a>
</td>
<td title="0.5.6">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[5]</a>
</td>
<td title="0.4.6">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[1]</a>
</td>
<td title="0.3.6">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[1]</a>
</td>
<td title="0.2.6">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[6]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[2]</a>
</td>
<td title="0.0.6">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[7]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.31.5">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.V0.0.LONG.IO.H0">~INT:PASS.SINGLE.V0.0.LONG.IO.H0</a>
</td>
<td title="0.30.5">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1">~INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.29.5">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E">~INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.28.5">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.V0.0.DEC.H1">~INT:PASS.SINGLE.V0.0.DEC.H1</a>
</td>
<td title="0.27.5">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.V0">INT:MUX.LONG.V0[3]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.V0">INT:MUX.LONG.V0[0]</a>
</td>
<td title="0.25.5">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.V0">INT:MUX.LONG.V0[1]</a>
</td>
<td title="0.24.5">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.V0">INT:MUX.LONG.V0[2]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.V3">INT:MUX.LONG.V3[3]</a>
</td>
<td title="0.22.5">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.V3">INT:MUX.LONG.V3[0]</a>
</td>
<td title="0.21.5">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.V3">INT:MUX.LONG.V3[1]</a>
</td>
<td title="0.20.5">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.V3">INT:MUX.LONG.V3[2]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.V3.0.DEC.H0">~INT:PASS.SINGLE.V3.0.DEC.H0</a>
</td>
<td title="0.18.5">
<a href="#tile-xc4000a-IO.B-INT:BUF.LONG.H2.0.SINGLE.V2">~INT:BUF.LONG.H2.0.SINGLE.V2</a>
</td>
<td title="0.17.5">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E">~INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.16.5">
<a href="#tile-xc4000a-IO.B-INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E">~INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.15.5">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.V1">INT:MUX.LONG.V1[3]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.V1">INT:MUX.LONG.V1[1]</a>
</td>
<td title="0.13.5">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.V2">INT:MUX.LONG.V2[1]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.V1">INT:MUX.LONG.V1[2]</a>
</td>
<td title="0.11.5">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.V2">INT:MUX.LONG.V2[3]</a>
</td>
<td title="0.10.5">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.V2">INT:MUX.LONG.V2[0]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.V2">INT:MUX.LONG.V2[2]</a>
</td>
<td title="0.8.5">
<a href="#tile-xc4000a-IO.B-DEC1:O1_P">~DEC1:O1_P</a>
</td>
<td title="0.7.5">
<a href="#tile-xc4000a-IO.B-DEC2:O1_N">~DEC2:O1_N</a>
</td>
<td title="0.6.5">
<a href="#tile-xc4000a-IO.B-DEC0:O1_P">~DEC0:O1_P</a>
</td>
<td title="0.5.5">
<a href="#tile-xc4000a-IO.B-DEC0:O1_N">DEC0:O1_N</a>
</td>
<td title="0.4.5">
<a href="#tile-xc4000a-IO.B-DEC2:O1_P">DEC2:O1_P</a>
</td>
<td title="0.3.5">
<a href="#tile-xc4000a-IO.B-DEC0:O2_P">~DEC0:O2_P</a>
</td>
<td title="0.2.5">
<a href="#tile-xc4000a-IO.B-DEC2:O2_N">~DEC2:O2_N</a>
</td>
<td title="0.1.5">
<a href="#tile-xc4000a-IO.B-DEC0:O2_N">DEC0:O2_N</a>
</td>
<td title="0.0.5">
<a href="#tile-xc4000a-IO.B-DEC2:O2_P">DEC2:O2_P</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.31.4">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.V2.0.LONG.IO.H0">~INT:PASS.SINGLE.V2.0.LONG.IO.H0</a>
</td>
<td title="0.30.4">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1">~INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.29.4">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E">~INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.28.4">
<a href="#tile-xc4000a-IO.B-INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E">~INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.27.4">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.V2.0.DEC.H1">~INT:PASS.SINGLE.V2.0.DEC.H1</a>
</td>
<td title="0.26.4">
<a href="#tile-xc4000a-IO.B-INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1">~INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.25.4">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.V1.0.LONG.IO.H1">~INT:PASS.SINGLE.V1.0.LONG.IO.H1</a>
</td>
<td title="0.24.4">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E">~INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.23.4">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.22.4">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.V1.0.DEC.H0">~INT:PASS.SINGLE.V1.0.DEC.H0</a>
</td>
<td title="0.21.4">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.20.4">
<a href="#tile-xc4000a-IO.B-INT:PASS.SINGLE.V3.0.LONG.IO.H1">~INT:PASS.SINGLE.V3.0.LONG.IO.H1</a>
</td>
<td title="0.19.4">
<a href="#tile-xc4000a-IO.B-INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2">~INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.18.4">
<a href="#tile-xc4000a-IO.B-INT:PASS.IO.DOUBLE.0.S.0.0.IO.DBUF.H1">~INT:PASS.IO.DOUBLE.0.S.0.0.IO.DBUF.H1</a>
</td>
<td title="0.17.4">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.V1">INT:MUX.LONG.V1[0]</a>
</td>
<td title="0.16.4">
<a href="#tile-xc4000a-IO.B-INT:PASS.IO.DOUBLE.1.S.0.0.IO.DBUF.H1">~INT:PASS.IO.DOUBLE.1.S.0.0.IO.DBUF.H1</a>
</td>
<td title="0.15.4">
<a href="#tile-xc4000a-IO.B-IO0:READBACK_I1">~IO0:READBACK_I1</a>
</td>
<td title="0.14.4">
<a href="#tile-xc4000a-IO.B-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0[1]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc4000a-IO.B-IO0:READBACK_I2">~IO0:READBACK_I2</a>
</td>
<td title="0.12.4">
<a href="#tile-xc4000a-IO.B-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0[0]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc4000a-IO.B-INT:PASS.IO.DOUBLE.1.S.2.0.IO.DBUF.H0">~INT:PASS.IO.DOUBLE.1.S.2.0.IO.DBUF.H0</a>
</td>
<td title="0.10.4">
<a href="#tile-xc4000a-IO.B-INT:PASS.IO.DOUBLE.0.S.2.0.IO.DBUF.H0">~INT:PASS.IO.DOUBLE.0.S.2.0.IO.DBUF.H0</a>
</td>
<td title="0.9.4">
<a href="#tile-xc4000a-IO.B-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1[1]</a>
</td>
<td title="0.8.4">
<a href="#tile-xc4000a-IO.B-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1[0]</a>
</td>
<td title="0.7.4">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.0">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.0</a>
</td>
<td title="0.6.4">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.1">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.1</a>
</td>
<td title="0.5.4">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.1">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.1</a>
</td>
<td title="0.4.4">
<a href="#tile-xc4000a-IO.B-DEC1:O1_N">DEC1:O1_N</a>
</td>
<td title="0.3.4">
<a href="#tile-xc4000a-IO.B-DEC1:O2_P">~DEC1:O2_P</a>
</td>
<td title="0.2.4">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.1">~INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.1</a>
</td>
<td title="0.1.4">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[4]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc4000a-IO.B-DEC1:O2_N">DEC1:O2_N</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.31.3">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[5]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[4]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.2">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.2</a>
</td>
<td title="0.28.3">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.2">~INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.2</a>
</td>
<td title="0.27.3">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.2">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.2</a>
</td>
<td title="0.26.3">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.0">~INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.0</a>
</td>
<td title="0.25.3">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.0">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.0</a>
</td>
<td title="0.24.3">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.0">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.0</a>
</td>
<td title="0.23.3">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.IO.DOUBLE.0.S.0.IO.DOUBLE.0.S.2">~INT:BIPASS.IO.DOUBLE.0.S.0.IO.DOUBLE.0.S.2</a>
</td>
<td title="0.22.3">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.1">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.1</a>
</td>
<td title="0.21.3">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.1">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.1">~INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.1</a>
</td>
<td title="0.18.3">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.2">~INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.2</a>
</td>
<td title="0.17.3">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.2">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.2</a>
</td>
<td title="0.16.3">
<a href="#tile-xc4000a-IO.B-IO1:READBACK_I1">~IO1:READBACK_I1</a>
</td>
<td title="0.15.3">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.2">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.2</a>
</td>
<td title="0.14.3">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.IO.DOUBLE.1.S.0.IO.DOUBLE.1.S.2">~INT:BIPASS.IO.DOUBLE.1.S.0.IO.DOUBLE.1.S.2</a>
</td>
<td title="0.13.3">
<a href="#tile-xc4000a-IO.B-IO1:READBACK_I2">~IO1:READBACK_I2</a>
</td>
<td title="0.12.3">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.0">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.0</a>
</td>
<td title="0.11.3">
<a href="#tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.0">~INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[1]</a>
</td>
<td title="0.9.3">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[0]</a>
</td>
<td title="0.8.3">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[2]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[3]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[0]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[2]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[1]</a>
</td>
<td title="0.3.3">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[3]</a>
</td>
<td title="0.2.3">
<a href="#tile-xc4000a-IO.B-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[4]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[1]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[7]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.31.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[6]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[0]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[3]</a>
</td>
<td title="0.28.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[2]</a>
</td>
<td title="0.27.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[1]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[4]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[5]</a>
</td>
<td title="0.24.2">
<a href="#tile-xc4000a-IO.B-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[7]</a>
</td>
<td title="0.22.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[0]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[4]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[1]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[3]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[3]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[2]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[1]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[4]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[5]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[3]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[4]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[5]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[4]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[2]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[3]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc4000a-IO.B-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[5]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc4000a-IO.B-IO1:READBACK_OFF">~IO1:READBACK_OFF</a>
</td>
<td title="0.3.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[0]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[1]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[2]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[7]</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td title="0.30.1">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[6]</a>
</td>
<td title="0.29.1">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[0]</a>
</td>
<td title="0.28.1">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[3]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[2]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[1]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc4000a-IO.B-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.24.1">
<a href="#tile-xc4000a-IO.B-IO0:READBACK_OFF">~IO0:READBACK_OFF</a>
</td>
<td title="0.23.1">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[7]</a>
</td>
<td title="0.22.1">
<a href="#tile-xc4000a-IO.B-IO0:I2MUX">IO0:I2MUX[0]</a>
</td>
<td title="0.21.1">
<a href="#tile-xc4000a-IO.B-IO0:PULL">IO0:PULL[1]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc4000a-IO.B-IO0:I2MUX">IO0:I2MUX[1]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc4000a-IO.B-IO0:IFF_SRVAL">~IO0:IFF_SRVAL</a>
</td>
<td title="0.18.1">
<a href="#tile-xc4000a-IO.B-IO0:IFF_D">IO0:IFF_D[0]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[0]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[2]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[1]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[0]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc4000a-IO.B-IO1:IFF_D">IO1:IFF_D[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc4000a-IO.B-IO1:I2MUX">IO1:I2MUX[1]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc4000a-IO.B-IO1:PULL">IO1:PULL[1]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc4000a-IO.B-IO1:OFF_SRVAL">~IO1:OFF_SRVAL</a>
</td>
<td title="0.9.1">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc4000a-IO.B-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[3]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[6]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[3]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[4]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[4]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[5]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[0]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.31.0">
<a href="#tile-xc4000a-IO.B-IO0:SLEW">IO0:SLEW[0]</a>
</td>
<td title="0.30.0">
<a href="#tile-xc4000a-IO.B-IO0:SLEW">IO0:SLEW[1]</a>
</td>
<td title="0.29.0">
<a href="#tile-xc4000a-IO.B-IO0:INV.T">~IO0:INV.T</a>
</td>
<td title="0.28.0">
<a href="#tile-xc4000a-IO.B-IO0:INV.OFF_CLK">~IO0:INV.OFF_CLK</a>
</td>
<td title="0.27.0">
<a href="#tile-xc4000a-IO.B-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc4000a-IO.B-IO0:MUX.OFF_D">IO0:MUX.OFF_D[0]</a>
</td>
<td title="0.25.0">
<a href="#tile-xc4000a-IO.B-IO0:INV.OFF_D">~IO0:INV.OFF_D</a>
</td>
<td title="0.24.0">
<a href="#tile-xc4000a-IO.B-IO0:PULL">IO0:PULL[0]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc4000a-IO.B-IO0:OFF_USED">IO0:OFF_USED</a>
</td>
<td title="0.22.0">
<a href="#tile-xc4000a-IO.B-IO0:OFF_SRVAL">~IO0:OFF_SRVAL</a>
</td>
<td title="0.21.0">
<a href="#tile-xc4000a-IO.B-IO0:INV.IFF_CLK">~IO0:INV.IFF_CLK</a>
</td>
<td title="0.20.0">
<a href="#tile-xc4000a-IO.B-IO0:I2MUX">IO0:I2MUX[2]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc4000a-IO.B-IO0:I1MUX">IO0:I1MUX[1]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc4000a-IO.B-IO0:I1MUX">IO0:I1MUX[0]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc4000a-IO.B-IO0:I1MUX">IO0:I1MUX[2]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc4000a-IO.B-IO1:I1MUX">IO1:I1MUX[1]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc4000a-IO.B-IO1:I1MUX">IO1:I1MUX[0]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc4000a-IO.B-IO1:I1MUX">IO1:I1MUX[2]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc4000a-IO.B-IO1:I2MUX">IO1:I2MUX[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc4000a-IO.B-IO1:I2MUX">IO1:I2MUX[2]</a>
</td>
<td title="0.11.0">
<a href="#tile-xc4000a-IO.B-IO1:INV.IFF_CLK">~IO1:INV.IFF_CLK</a>
</td>
<td title="0.10.0">
<a href="#tile-xc4000a-IO.B-IO1:IFF_SRVAL">~IO1:IFF_SRVAL</a>
</td>
<td title="0.9.0">
<a href="#tile-xc4000a-IO.B-IO1:OFF_USED">IO1:OFF_USED</a>
</td>
<td title="0.8.0">
<a href="#tile-xc4000a-IO.B-IO1:PULL">IO1:PULL[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc4000a-IO.B-IO1:INV.OFF_D">~IO1:INV.OFF_D</a>
</td>
<td title="0.6.0">
<a href="#tile-xc4000a-IO.B-IO1:MUX.OFF_D">IO1:MUX.OFF_D[0]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc4000a-IO.B-IO1:OMUX">IO1:OMUX[2]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc4000a-IO.B-IO1:INV.OFF_CLK">~IO1:INV.OFF_CLK</a>
</td>
<td title="0.3.0">
<a href="#tile-xc4000a-IO.B-IO1:INV.T">~IO1:INV.T</a>
</td>
<td title="0.2.0">
<a href="#tile-xc4000a-IO.B-IO1:SLEW">IO1:SLEW[1]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc4000a-IO.B-IO1:SLEW">IO1:SLEW[0]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[2]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-DEC0:O1_N">DEC0:O1_N</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-DEC0:O2_N">DEC0:O2_N</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-DEC1:O1_N">DEC1:O1_N</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-DEC1:O2_N">DEC1:O2_N</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-DEC2:O1_P">DEC2:O1_P</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-DEC2:O2_P">DEC2:O2_P</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO0:OFF_USED">IO0:OFF_USED</th>
<th>0.23.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO1:OFF_USED">IO1:OFF_USED</th>
<th>0.9.0</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-DEC0:O1_P">DEC0:O1_P</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-DEC0:O2_P">DEC0:O2_P</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-DEC1:O1_P">DEC1:O1_P</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-DEC1:O2_P">DEC1:O2_P</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-DEC2:O1_N">DEC2:O1_N</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-DEC2:O2_N">DEC2:O2_N</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2">INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2</th>
<th>0.20.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0">INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0</th>
<th>0.21.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2">INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0">INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0</th>
<th>0.23.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2">INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2</th>
<th>0.24.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2">INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0">INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2">INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0">INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0</th>
<th>0.22.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2">INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2">INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2</th>
<th>0.22.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.0">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.0</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.1">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.1</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.2">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.2</th>
<th>0.15.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.0">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.0</th>
<th>0.25.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.1">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.1</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.2">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.2</th>
<th>0.29.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2">INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.0">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.0</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.1">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.2">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.2</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.0">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.0</th>
<th>0.7.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.1">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.1</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.2">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.2</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.IO.DOUBLE.0.S.0.IO.DOUBLE.0.S.2">INT:BIPASS.IO.DOUBLE.0.S.0.IO.DOUBLE.0.S.2</th>
<th>0.23.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.IO.DOUBLE.1.S.0.IO.DOUBLE.1.S.2">INT:BIPASS.IO.DOUBLE.1.S.0.IO.DOUBLE.1.S.2</th>
<th>0.14.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.30.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</th>
<th>0.29.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">INT:BIPASS.SINGLE.H0.SINGLE.H0.E</th>
<th>0.28.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H0.SINGLE.V0">INT:BIPASS.SINGLE.H0.SINGLE.V0</th>
<th>0.27.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.SINGLE.V0.S</th>
<th>0.26.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.19.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.17.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.29.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</th>
<th>0.28.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">INT:BIPASS.SINGLE.H2.SINGLE.H2.E</th>
<th>0.27.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H2.SINGLE.V2">INT:BIPASS.SINGLE.H2.SINGLE.V2</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.SINGLE.V2.S</th>
<th>0.25.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.25.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.26.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.0">INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.0</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.2">INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.2</th>
<th>0.28.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">INT:BIPASS.SINGLE.V0.SINGLE.V0.S</th>
<th>0.31.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.1">INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.1</th>
<th>0.19.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.20.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.0">INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.2">INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.2</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">INT:BIPASS.SINGLE.V2.SINGLE.V2.S</th>
<th>0.30.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.1">INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.1</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BUF.LONG.H2.0.SINGLE.V2">INT:BUF.LONG.H2.0.SINGLE.V2</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BUF.LONG.H3.0.SINGLE.V3">INT:BUF.LONG.H3.0.SINGLE.V3</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BUF.LONG.V0.0.SINGLE.H0.E">INT:BUF.LONG.V0.0.SINGLE.H0.E</th>
<th>0.29.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BUF.LONG.V1.0.SINGLE.H1.E">INT:BUF.LONG.V1.0.SINGLE.H1.E</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BUF.LONG.V2.0.SINGLE.H2">INT:BUF.LONG.V2.0.SINGLE.H2</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:BUF.LONG.V3.0.SINGLE.H3">INT:BUF.LONG.V3.0.SINGLE.H3</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.DOUBLE.H0.0.0.OUT.CLB.FXQ.S">INT:PASS.DOUBLE.H0.0.0.OUT.CLB.FXQ.S</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.DOUBLE.H0.1.0.OUT.CLB.FX.S">INT:PASS.DOUBLE.H0.1.0.OUT.CLB.FX.S</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.DOUBLE.H1.0.0.OUT.BT.IOB0.I2">INT:PASS.DOUBLE.H1.0.0.OUT.BT.IOB0.I2</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.DOUBLE.H1.1.0.OUT.BT.IOB1.I2">INT:PASS.DOUBLE.H1.1.0.OUT.BT.IOB1.I2</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E">INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E</th>
<th>0.28.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1">INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1</th>
<th>0.26.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2">INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E">INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.IO.DOUBLE.0.S.0.0.IO.DBUF.H1">INT:PASS.IO.DOUBLE.0.S.0.0.IO.DBUF.H1</th>
<th>0.18.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.IO.DOUBLE.0.S.2.0.IO.DBUF.H0">INT:PASS.IO.DOUBLE.0.S.2.0.IO.DBUF.H0</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.IO.DOUBLE.1.S.0.0.IO.DBUF.H1">INT:PASS.IO.DOUBLE.1.S.0.0.IO.DBUF.H1</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.IO.DOUBLE.1.S.2.0.IO.DBUF.H0">INT:PASS.IO.DOUBLE.1.S.2.0.IO.DBUF.H0</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.H0.0.GND">INT:PASS.SINGLE.H0.0.GND</th>
<th>0.12.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.H0.0.OUT.BT.IOB1.I2">INT:PASS.SINGLE.H0.0.OUT.BT.IOB1.I2</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.H0.0.OUT.CLB.FX.S">INT:PASS.SINGLE.H0.0.OUT.CLB.FX.S</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.H0.E.0.LONG.V0">INT:PASS.SINGLE.H0.E.0.LONG.V0</th>
<th>0.30.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.H1.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.H1.0.OUT.BT.IOB0.I2</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.H1.0.OUT.CLB.FXQ.S">INT:PASS.SINGLE.H1.0.OUT.CLB.FXQ.S</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.H1.E.0.LONG.V1">INT:PASS.SINGLE.H1.E.0.LONG.V1</th>
<th>0.29.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.H2.0.LONG.V2">INT:PASS.SINGLE.H2.0.LONG.V2</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.H2.0.OUT.BT.IOB1.I2">INT:PASS.SINGLE.H2.0.OUT.BT.IOB1.I2</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.H2.0.OUT.CLB.FX.S">INT:PASS.SINGLE.H2.0.OUT.CLB.FX.S</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.H3.0.LONG.V3">INT:PASS.SINGLE.H3.0.LONG.V3</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.H3.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.H3.0.OUT.BT.IOB0.I2</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.H3.0.OUT.CLB.FXQ.S">INT:PASS.SINGLE.H3.0.OUT.CLB.FXQ.S</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.V0.0.DEC.H1">INT:PASS.SINGLE.V0.0.DEC.H1</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.V0.0.LONG.IO.H0">INT:PASS.SINGLE.V0.0.LONG.IO.H0</th>
<th>0.31.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1">INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1</th>
<th>0.30.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E">INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E</th>
<th>0.29.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.V1.0.DEC.H0">INT:PASS.SINGLE.V1.0.DEC.H0</th>
<th>0.22.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.V1.0.LONG.IO.H1">INT:PASS.SINGLE.V1.0.LONG.IO.H1</th>
<th>0.25.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2</th>
<th>0.23.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E">INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E</th>
<th>0.24.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.V2.0.DEC.H1">INT:PASS.SINGLE.V2.0.DEC.H1</th>
<th>0.27.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.V2.0.GND">INT:PASS.SINGLE.V2.0.GND</th>
<th>0.13.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.V2.0.LONG.H2">INT:PASS.SINGLE.V2.0.LONG.H2</th>
<th>0.30.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.V2.0.LONG.IO.H0">INT:PASS.SINGLE.V2.0.LONG.IO.H0</th>
<th>0.31.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1">INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1</th>
<th>0.30.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E">INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E</th>
<th>0.29.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.V3.0.DEC.H0">INT:PASS.SINGLE.V3.0.DEC.H0</th>
<th>0.19.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.V3.0.LONG.H3">INT:PASS.SINGLE.V3.0.LONG.H3</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.V3.0.LONG.IO.H1">INT:PASS.SINGLE.V3.0.LONG.IO.H1</th>
<th>0.20.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E">INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E</th>
<th>0.17.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO0:IFF_SRVAL">IO0:IFF_SRVAL</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO0:INV.IFF_CLK">IO0:INV.IFF_CLK</th>
<th>0.21.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO0:INV.OFF_CLK">IO0:INV.OFF_CLK</th>
<th>0.28.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO0:INV.OFF_D">IO0:INV.OFF_D</th>
<th>0.25.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO0:INV.T">IO0:INV.T</th>
<th>0.29.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO0:OFF_SRVAL">IO0:OFF_SRVAL</th>
<th>0.22.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO0:READBACK_I1">IO0:READBACK_I1</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO0:READBACK_I2">IO0:READBACK_I2</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO0:READBACK_OFF">IO0:READBACK_OFF</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO1:IFF_SRVAL">IO1:IFF_SRVAL</th>
<th>0.10.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO1:INV.IFF_CLK">IO1:INV.IFF_CLK</th>
<th>0.11.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO1:INV.OFF_CLK">IO1:INV.OFF_CLK</th>
<th>0.4.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO1:INV.OFF_D">IO1:INV.OFF_D</th>
<th>0.7.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO1:INV.T">IO1:INV.T</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO1:OFF_SRVAL">IO1:OFF_SRVAL</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO1:READBACK_I1">IO1:READBACK_I1</th>
<th>0.16.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO1:READBACK_I2">IO1:READBACK_I2</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO1:READBACK_OFF">IO1:READBACK_OFF</th>
<th>0.4.2</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2</th>
<th>0.0.8</th>
<th>0.2.8</th>
<th>0.0.9</th>
<th>0.0.7</th>
<th>0.1.9</th>
<th>0.1.8</th>
<th>0.1.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4</th>
<th>0.7.9</th>
<th>0.9.7</th>
<th>0.10.9</th>
<th>0.7.7</th>
<th>0.9.9</th>
<th>0.7.6</th>
<th>0.8.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2</th>
<th>0.8.8</th>
<th>0.10.7</th>
<th>0.9.8</th>
<th>0.10.8</th>
<th>0.11.9</th>
<th>0.11.8</th>
<th>0.11.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4</th>
<th>0.6.8</th>
<th>0.6.6</th>
<th>0.5.9</th>
<th>0.7.8</th>
<th>0.5.8</th>
<th>0.6.7</th>
<th>0.8.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2</th>
<th>0.0.6</th>
<th>0.2.6</th>
<th>0.2.7</th>
<th>0.2.9</th>
<th>0.3.8</th>
<th>0.1.6</th>
<th>0.3.6</th>
<th>0.3.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>COUT0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4</th>
<th>0.4.7</th>
<th>0.5.6</th>
<th>0.3.7</th>
<th>0.4.8</th>
<th>0.4.9</th>
<th>0.4.6</th>
<th>0.5.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK</th>
<th>0.23.1</th>
<th>0.30.1</th>
<th>0.25.2</th>
<th>0.30.3</th>
<th>0.28.1</th>
<th>0.27.1</th>
<th>0.26.1</th>
<th>0.29.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1</th>
<th>0.21.2</th>
<th>0.19.2</th>
<th>0.20.3</th>
<th>0.20.2</th>
<th>0.22.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK</th>
<th>0.23.2</th>
<th>0.31.2</th>
<th>0.31.3</th>
<th>0.26.2</th>
<th>0.29.2</th>
<th>0.28.2</th>
<th>0.27.2</th>
<th>0.30.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS</th>
<th>0.14.2</th>
<th>0.15.2</th>
<th>0.18.2</th>
<th>0.17.2</th>
<th>0.16.2</th>
<th>0.17.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.S.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.S.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK</th>
<th>0.0.2</th>
<th>0.6.1</th>
<th>0.5.2</th>
<th>0.3.1</th>
<th>0.7.1</th>
<th>0.1.2</th>
<th>0.2.2</th>
<th>0.3.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1</th>
<th>0.10.2</th>
<th>0.7.2</th>
<th>0.9.2</th>
<th>0.8.2</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.LONG.V0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DOUBLE.V1.0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.LONG.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK</th>
<th>0.0.3</th>
<th>0.5.1</th>
<th>0.1.1</th>
<th>0.2.1</th>
<th>0.4.1</th>
<th>0.0.0</th>
<th>0.1.3</th>
<th>0.0.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS</th>
<th>0.11.2</th>
<th>0.12.2</th>
<th>0.13.2</th>
<th>0.16.1</th>
<th>0.15.1</th>
<th>0.14.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.S.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.S.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0</th>
<th>0.14.4</th>
<th>0.12.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.S.0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1</th>
<th>0.9.4</th>
<th>0.8.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.S.2</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.S.2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0</th>
<th>0.2.3</th>
<th>0.3.3</th>
<th>0.5.3</th>
<th>0.4.3</th>
<th>0.6.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1</th>
<th>0.1.4</th>
<th>0.7.3</th>
<th>0.8.3</th>
<th>0.10.3</th>
<th>0.9.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.LONG.V0">INT:MUX.LONG.V0</th>
<th>0.27.5</th>
<th>0.24.5</th>
<th>0.25.5</th>
<th>0.26.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB1.I2.E</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.LONG.V1">INT:MUX.LONG.V1</th>
<th>0.15.5</th>
<th>0.12.5</th>
<th>0.14.5</th>
<th>0.17.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB1.I2.E</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.LONG.V2">INT:MUX.LONG.V2</th>
<th>0.11.5</th>
<th>0.9.5</th>
<th>0.13.5</th>
<th>0.10.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-INT:MUX.LONG.V3">INT:MUX.LONG.V3</th>
<th>0.23.5</th>
<th>0.20.5</th>
<th>0.21.5</th>
<th>0.22.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-IO0:I1MUX">IO0:I1MUX</th>
<th>0.17.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO0:I2MUX">IO0:I2MUX</th>
<th>0.20.0</th>
<th>0.20.1</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO1:I1MUX">IO1:I1MUX</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.15.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO1:I2MUX">IO1:I2MUX</th>
<th>0.12.0</th>
<th>0.12.1</th>
<th>0.13.0</th>
</tr>
</thead>
<tbody>
<tr><td>I</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IQL</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IQ</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-IO0:IFF_D">IO0:IFF_D</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO1:IFF_D">IO1:IFF_D</th>
<th>0.13.1</th>
</tr>
</thead>
<tbody>
<tr><td>DELAY</td>
<td>0</td>
</tr>
<tr><td>I</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-IO0:MUX.OFF_D">IO0:MUX.OFF_D</th>
<th>0.26.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO1:MUX.OFF_D">IO1:MUX.OFF_D</th>
<th>0.6.0</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-IO0:OMUX">IO0:OMUX</th>
<th>0.27.0</th>
<th>0.24.2</th>
<th>0.25.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO1:OMUX">IO1:OMUX</th>
<th>0.5.0</th>
<th>0.6.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O1.INV</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>O2.INV</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-IO0:PULL">IO0:PULL</th>
<th>0.21.1</th>
<th>0.24.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO1:PULL">IO1:PULL</th>
<th>0.11.1</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PULLDOWN</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B-IO0:SLEW">IO0:SLEW</th>
<th>0.30.0</th>
<th>0.31.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B-IO1:SLEW">IO1:SLEW</th>
<th>0.2.0</th>
<th>0.1.0</th>
</tr>
</thead>
<tbody>
<tr><td>FAST</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MEDSLOW</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>MEDFAST</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SLOW</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-iobr"><a class="header" href="#tile-iobr">Tile IO.B.R</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-9"><a class="header" href="#switchbox-int-9">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.B.R switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="6">TCELL0_SINGLE.H0</td><td>TCELL0_GND</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.FX.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H0.E</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H1</td><td>TCELL0_OUT.CLB.FXQ.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H1.E</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.FX.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.V3</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.FXQ.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.IO.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V1</td><td>TCELL0_LONG.IO.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="11">TCELL0_SINGLE.V2</td><td>TCELL0_GND</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.H3</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H0.0</td><td>TCELL0_OUT.CLB.FXQ.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_DOUBLE.H0.1</td><td>TCELL0_OUT.CLB.FX.S</td><td>pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.H0.2</td><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H1.0</td><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_DOUBLE.H1.1</td><td>TCELL0_OUT.BT.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.H1.2</td><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_DOUBLE.V0.0</td><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V0.1</td><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.V0.2</td><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_DOUBLE.V1.0</td><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V1.1</td><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.V1.2</td><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.S.0</td><td>TCELL0_IO.DBUF.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.0.S.1</td><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.S.2</td><td>TCELL0_IO.DBUF.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.S.0</td><td>TCELL0_IO.DBUF.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.1.S.1</td><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.S.2</td><td>TCELL0_IO.DBUF.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.H0</td><td>TCELL0_IO.DOUBLE.0.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.H1</td><td>TCELL0_IO.DOUBLE.0.S.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H2</td><td>TCELL0_SINGLE.V2</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H3</td><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.V0</td><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.V1</td><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.V2</td><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.V3</td><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.H0</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.H1</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.F2</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.G2</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.C2</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.F4</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.G4</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.C4</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB0.O1</td><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.OK</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.IK</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.TS</td><td>TCELL0_IO.DOUBLE.0.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB1.O1</td><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL2_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.OK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.IK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.TS</td><td>TCELL0_IO.DOUBLE.0.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-io0-9"><a class="header" href="#bel-io0-9">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.B.R bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.BT.IOB0.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.BT.IOB0.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB0.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB0.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.F4</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB0.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-9"><a class="header" href="#bel-io1-9">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.B.R bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKIN</td><td>output</td><td>TCELL0:OUT.IOB.CLKIN</td></tr>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.BT.IOB1.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.BT.IOB1.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB1.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB1.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.G4</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB1.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec0-9"><a class="header" href="#bel-dec0-9">Bel DEC0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.B.R bel DEC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.BT.IOB0.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec1-9"><a class="header" href="#bel-dec1-9">Bel DEC1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.B.R bel DEC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.CLB.C4</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec2-9"><a class="header" href="#bel-dec2-9">Bel DEC2</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.B.R bel DEC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.BT.IOB1.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-9"><a class="header" href="#bel-wires-9">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.B.R bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:DEC.H0</td><td>DEC0.O1, DEC1.O1, DEC2.O1</td></tr>
<tr><td>TCELL0:DEC.H1</td><td>DEC0.O2, DEC1.O2, DEC2.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.F4</td><td>IO0.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.G4</td><td>IO1.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.C4</td><td>DEC1.I</td></tr>
<tr><td>TCELL0:IMUX.IOB0.O1</td><td>IO0.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB0.OK</td><td>IO0.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.IK</td><td>IO0.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.TS</td><td>IO0.T</td></tr>
<tr><td>TCELL0:IMUX.IOB1.O1</td><td>IO1.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB1.OK</td><td>IO1.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.IK</td><td>IO1.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.TS</td><td>IO1.T</td></tr>
<tr><td>TCELL0:OUT.BT.IOB0.I1</td><td>IO0.I1, DEC0.I</td></tr>
<tr><td>TCELL0:OUT.BT.IOB0.I2</td><td>IO0.I2</td></tr>
<tr><td>TCELL0:OUT.BT.IOB1.I1</td><td>IO1.I1, DEC2.I</td></tr>
<tr><td>TCELL0:OUT.BT.IOB1.I2</td><td>IO1.I2</td></tr>
<tr><td>TCELL0:OUT.IOB.CLKIN</td><td>IO1.CLKIN</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-9"><a class="header" href="#bitstream-9">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.B.R bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="0.31.9">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S</a>
</td>
<td title="0.30.9">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.29.9">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</a>
</td>
<td title="0.28.9">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">~INT:BIPASS.SINGLE.H0.SINGLE.H0.E</a>
</td>
<td title="0.27.9">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H0.SINGLE.V0">~INT:BIPASS.SINGLE.H0.SINGLE.V0</a>
</td>
<td title="0.26.9">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V0.S</a>
</td>
<td>-</td>
<td title="0.24.9">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2</a>
</td>
<td title="0.23.9">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0">~INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0</a>
</td>
<td title="0.22.9">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2</a>
</td>
<td title="0.21.9">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0</a>
</td>
<td title="0.20.9">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2</a>
</td>
<td title="0.19.9">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2</a>
</td>
<td>-</td>
<td title="0.17.9">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.16.9">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.13.9">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V2.0.GND">~INT:PASS.SINGLE.V2.0.GND</a>
</td>
<td title="0.12.9">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H0.0.GND">~INT:PASS.SINGLE.H0.0.GND</a>
</td>
<td title="0.11.9">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[2]</a>
</td>
<td title="0.10.9">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[4]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[2]</a>
</td>
<td title="0.8.9">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[0]</a>
</td>
<td title="0.7.9">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[6]</a>
</td>
<td>-</td>
<td title="0.5.9">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[4]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[2]</a>
</td>
<td title="0.3.9">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[0]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[4]</a>
</td>
<td title="0.1.9">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[2]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[4]</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td title="0.30.8">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S</a>
</td>
<td title="0.29.8">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.28.8">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</a>
</td>
<td title="0.27.8">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">~INT:BIPASS.SINGLE.H2.SINGLE.H2.E</a>
</td>
<td title="0.26.8">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H2.SINGLE.V2">~INT:BIPASS.SINGLE.H2.SINGLE.V2</a>
</td>
<td title="0.25.8">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.SINGLE.V2.S</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.20.8">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.19.8">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td title="0.18.8">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S</a>
</td>
<td title="0.17.8">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.11.8">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[1]</a>
</td>
<td title="0.10.8">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[3]</a>
</td>
<td title="0.9.8">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[4]</a>
</td>
<td title="0.8.8">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[6]</a>
</td>
<td title="0.7.8">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[3]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[6]</a>
</td>
<td title="0.5.8">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[2]</a>
</td>
<td title="0.4.8">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[3]</a>
</td>
<td title="0.3.8">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[3]</a>
</td>
<td title="0.2.8">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[5]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[1]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[6]</a>
</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td title="0.30.7">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V2.0.LONG.H2">~INT:PASS.SINGLE.V2.0.LONG.H2</a>
</td>
<td title="0.29.7">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H1.E.0.LONG.V1">~INT:PASS.SINGLE.H1.E.0.LONG.V1</a>
</td>
<td title="0.28.7">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.27.7">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.26.7">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.25.7">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H2.0.LONG.V2">~INT:PASS.SINGLE.H2.0.LONG.V2</a>
</td>
<td title="0.24.7">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V3.0.LONG.H3">~INT:PASS.SINGLE.V3.0.LONG.H3</a>
</td>
<td title="0.23.7">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2</a>
</td>
<td title="0.22.7">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0">~INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0</a>
</td>
<td title="0.21.7">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2</a>
</td>
<td title="0.20.7">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0</a>
</td>
<td title="0.19.7">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2</a>
</td>
<td title="0.18.7">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2</a>
</td>
<td title="0.17.7">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H3.0.LONG.V3">~INT:PASS.SINGLE.H3.0.LONG.V3</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.14.7">
<a href="#tile-xc4000a-IO.B.R-INT:BUF.LONG.V1.0.SINGLE.H1.E">~INT:BUF.LONG.V1.0.SINGLE.H1.E</a>
</td>
<td title="0.13.7">
<a href="#tile-xc4000a-IO.B.R-INT:BUF.LONG.V3.0.SINGLE.H3">~INT:BUF.LONG.V3.0.SINGLE.H3</a>
</td>
<td title="0.12.7">
<a href="#tile-xc4000a-IO.B.R-INT:BUF.LONG.V2.0.SINGLE.H2">~INT:BUF.LONG.V2.0.SINGLE.H2</a>
</td>
<td title="0.11.7">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[0]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[5]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[5]</a>
</td>
<td title="0.8.7">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[0]</a>
</td>
<td title="0.7.7">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[3]</a>
</td>
<td title="0.6.7">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[1]</a>
</td>
<td title="0.5.7">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[0]</a>
</td>
<td title="0.4.7">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[6]</a>
</td>
<td title="0.3.7">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[4]</a>
</td>
<td title="0.2.7">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[5]</a>
</td>
<td title="0.1.7">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[0]</a>
</td>
<td title="0.0.7">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[3]</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td title="0.30.6">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H0.E.0.LONG.V0">~INT:PASS.SINGLE.H0.E.0.LONG.V0</a>
</td>
<td title="0.29.6">
<a href="#tile-xc4000a-IO.B.R-INT:BUF.LONG.V0.0.SINGLE.H0.E">~INT:BUF.LONG.V0.0.SINGLE.H0.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.26.6">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.25.6">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.24.6">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.6">
<a href="#tile-xc4000a-IO.B.R-INT:BUF.LONG.H3.0.SINGLE.V3">~INT:BUF.LONG.H3.0.SINGLE.V3</a>
</td>
<td title="0.20.6">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H2.0.OUT.BT.IOB1.I2">~INT:PASS.SINGLE.H2.0.OUT.BT.IOB1.I2</a>
</td>
<td title="0.19.6">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.DOUBLE.H1.1.0.OUT.BT.IOB1.I2">~INT:PASS.DOUBLE.H1.1.0.OUT.BT.IOB1.I2</a>
</td>
<td title="0.18.6">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.DOUBLE.H1.0.0.OUT.BT.IOB0.I2">~INT:PASS.DOUBLE.H1.0.0.OUT.BT.IOB0.I2</a>
</td>
<td>-</td>
<td title="0.16.6">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H0.0.OUT.BT.IOB1.I2">~INT:PASS.SINGLE.H0.0.OUT.BT.IOB1.I2</a>
</td>
<td title="0.15.6">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H3.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.H3.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.14.6">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H1.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.H1.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.13.6">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H2.0.OUT.CLB.FX.S">~INT:PASS.SINGLE.H2.0.OUT.CLB.FX.S</a>
</td>
<td title="0.12.6">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.DOUBLE.H0.1.0.OUT.CLB.FX.S">~INT:PASS.DOUBLE.H0.1.0.OUT.CLB.FX.S</a>
</td>
<td title="0.11.6">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H0.0.OUT.CLB.FX.S">~INT:PASS.SINGLE.H0.0.OUT.CLB.FX.S</a>
</td>
<td title="0.10.6">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H3.0.OUT.CLB.FXQ.S">~INT:PASS.SINGLE.H3.0.OUT.CLB.FXQ.S</a>
</td>
<td title="0.9.6">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H1.0.OUT.CLB.FXQ.S">~INT:PASS.SINGLE.H1.0.OUT.CLB.FXQ.S</a>
</td>
<td title="0.8.6">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.DOUBLE.H0.0.0.OUT.CLB.FXQ.S">~INT:PASS.DOUBLE.H0.0.0.OUT.CLB.FXQ.S</a>
</td>
<td title="0.7.6">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[1]</a>
</td>
<td title="0.6.6">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[5]</a>
</td>
<td title="0.5.6">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[5]</a>
</td>
<td title="0.4.6">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[1]</a>
</td>
<td title="0.3.6">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[1]</a>
</td>
<td title="0.2.6">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[6]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[2]</a>
</td>
<td title="0.0.6">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[7]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.31.5">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V0.0.LONG.IO.H0">~INT:PASS.SINGLE.V0.0.LONG.IO.H0</a>
</td>
<td title="0.30.5">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1">~INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.29.5">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E">~INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.28.5">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V0.0.DEC.H1">~INT:PASS.SINGLE.V0.0.DEC.H1</a>
</td>
<td title="0.27.5">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.V0">INT:MUX.LONG.V0[3]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.V0">INT:MUX.LONG.V0[0]</a>
</td>
<td title="0.25.5">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.V0">INT:MUX.LONG.V0[1]</a>
</td>
<td title="0.24.5">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.V0">INT:MUX.LONG.V0[2]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.V3">INT:MUX.LONG.V3[3]</a>
</td>
<td title="0.22.5">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.V3">INT:MUX.LONG.V3[0]</a>
</td>
<td title="0.21.5">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.V3">INT:MUX.LONG.V3[1]</a>
</td>
<td title="0.20.5">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.V3">INT:MUX.LONG.V3[2]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V3.0.DEC.H0">~INT:PASS.SINGLE.V3.0.DEC.H0</a>
</td>
<td title="0.18.5">
<a href="#tile-xc4000a-IO.B.R-INT:BUF.LONG.H2.0.SINGLE.V2">~INT:BUF.LONG.H2.0.SINGLE.V2</a>
</td>
<td title="0.17.5">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E">~INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.16.5">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E">~INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.15.5">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.V1">INT:MUX.LONG.V1[3]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.V1">INT:MUX.LONG.V1[1]</a>
</td>
<td title="0.13.5">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.V2">INT:MUX.LONG.V2[1]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.V1">INT:MUX.LONG.V1[2]</a>
</td>
<td title="0.11.5">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.V2">INT:MUX.LONG.V2[3]</a>
</td>
<td title="0.10.5">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.V2">INT:MUX.LONG.V2[0]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.V2">INT:MUX.LONG.V2[2]</a>
</td>
<td title="0.8.5">
<a href="#tile-xc4000a-IO.B.R-DEC1:O1_P">~DEC1:O1_P</a>
</td>
<td title="0.7.5">
<a href="#tile-xc4000a-IO.B.R-DEC2:O1_N">~DEC2:O1_N</a>
</td>
<td title="0.6.5">
<a href="#tile-xc4000a-IO.B.R-DEC0:O1_P">~DEC0:O1_P</a>
</td>
<td title="0.5.5">
<a href="#tile-xc4000a-IO.B.R-DEC0:O1_N">DEC0:O1_N</a>
</td>
<td title="0.4.5">
<a href="#tile-xc4000a-IO.B.R-DEC2:O1_P">DEC2:O1_P</a>
</td>
<td title="0.3.5">
<a href="#tile-xc4000a-IO.B.R-DEC0:O2_P">~DEC0:O2_P</a>
</td>
<td title="0.2.5">
<a href="#tile-xc4000a-IO.B.R-DEC2:O2_N">~DEC2:O2_N</a>
</td>
<td title="0.1.5">
<a href="#tile-xc4000a-IO.B.R-DEC0:O2_N">DEC0:O2_N</a>
</td>
<td title="0.0.5">
<a href="#tile-xc4000a-IO.B.R-DEC2:O2_P">DEC2:O2_P</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.31.4">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V2.0.LONG.IO.H0">~INT:PASS.SINGLE.V2.0.LONG.IO.H0</a>
</td>
<td title="0.30.4">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1">~INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.29.4">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E">~INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.28.4">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E">~INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.27.4">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V2.0.DEC.H1">~INT:PASS.SINGLE.V2.0.DEC.H1</a>
</td>
<td title="0.26.4">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1">~INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.25.4">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V1.0.LONG.IO.H1">~INT:PASS.SINGLE.V1.0.LONG.IO.H1</a>
</td>
<td title="0.24.4">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E">~INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.23.4">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.22.4">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V1.0.DEC.H0">~INT:PASS.SINGLE.V1.0.DEC.H0</a>
</td>
<td title="0.21.4">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.20.4">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V3.0.LONG.IO.H1">~INT:PASS.SINGLE.V3.0.LONG.IO.H1</a>
</td>
<td title="0.19.4">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2">~INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.18.4">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.IO.DOUBLE.0.S.0.0.IO.DBUF.H1">~INT:PASS.IO.DOUBLE.0.S.0.0.IO.DBUF.H1</a>
</td>
<td title="0.17.4">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.V1">INT:MUX.LONG.V1[0]</a>
</td>
<td title="0.16.4">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.IO.DOUBLE.1.S.0.0.IO.DBUF.H1">~INT:PASS.IO.DOUBLE.1.S.0.0.IO.DBUF.H1</a>
</td>
<td title="0.15.4">
<a href="#tile-xc4000a-IO.B.R-IO0:READBACK_I1">~IO0:READBACK_I1</a>
</td>
<td title="0.14.4">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0[1]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc4000a-IO.B.R-IO0:READBACK_I2">~IO0:READBACK_I2</a>
</td>
<td title="0.12.4">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0[0]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.IO.DOUBLE.1.S.2.0.IO.DBUF.H0">~INT:PASS.IO.DOUBLE.1.S.2.0.IO.DBUF.H0</a>
</td>
<td title="0.10.4">
<a href="#tile-xc4000a-IO.B.R-INT:PASS.IO.DOUBLE.0.S.2.0.IO.DBUF.H0">~INT:PASS.IO.DOUBLE.0.S.2.0.IO.DBUF.H0</a>
</td>
<td title="0.9.4">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1[1]</a>
</td>
<td title="0.8.4">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1[0]</a>
</td>
<td title="0.7.4">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.0">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.0</a>
</td>
<td title="0.6.4">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.1">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.1</a>
</td>
<td title="0.5.4">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.1">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.1</a>
</td>
<td title="0.4.4">
<a href="#tile-xc4000a-IO.B.R-DEC1:O1_N">DEC1:O1_N</a>
</td>
<td title="0.3.4">
<a href="#tile-xc4000a-IO.B.R-DEC1:O2_P">~DEC1:O2_P</a>
</td>
<td title="0.2.4">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.1">~INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.1</a>
</td>
<td title="0.1.4">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[4]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc4000a-IO.B.R-DEC1:O2_N">DEC1:O2_N</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.31.3">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[5]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[4]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.2">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.2</a>
</td>
<td title="0.28.3">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.2">~INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.2</a>
</td>
<td title="0.27.3">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.2">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.2</a>
</td>
<td title="0.26.3">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.0">~INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.0</a>
</td>
<td title="0.25.3">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.0">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.0</a>
</td>
<td title="0.24.3">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.0">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.0</a>
</td>
<td title="0.23.3">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.IO.DOUBLE.0.S.0.IO.DOUBLE.0.S.2">~INT:BIPASS.IO.DOUBLE.0.S.0.IO.DOUBLE.0.S.2</a>
</td>
<td title="0.22.3">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.1">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.1</a>
</td>
<td title="0.21.3">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.1">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.1">~INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.1</a>
</td>
<td title="0.18.3">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.2">~INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.2</a>
</td>
<td title="0.17.3">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.2">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.2</a>
</td>
<td title="0.16.3">
<a href="#tile-xc4000a-IO.B.R-IO1:READBACK_I1">~IO1:READBACK_I1</a>
</td>
<td title="0.15.3">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.2">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.2</a>
</td>
<td title="0.14.3">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.IO.DOUBLE.1.S.0.IO.DOUBLE.1.S.2">~INT:BIPASS.IO.DOUBLE.1.S.0.IO.DOUBLE.1.S.2</a>
</td>
<td title="0.13.3">
<a href="#tile-xc4000a-IO.B.R-IO1:READBACK_I2">~IO1:READBACK_I2</a>
</td>
<td title="0.12.3">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.0">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.0</a>
</td>
<td title="0.11.3">
<a href="#tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.0">~INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[1]</a>
</td>
<td title="0.9.3">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[0]</a>
</td>
<td title="0.8.3">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[2]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[3]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[0]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[2]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[1]</a>
</td>
<td title="0.3.3">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[3]</a>
</td>
<td title="0.2.3">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[4]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[1]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[7]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.31.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[6]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[0]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[3]</a>
</td>
<td title="0.28.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[2]</a>
</td>
<td title="0.27.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[1]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[4]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[5]</a>
</td>
<td title="0.24.2">
<a href="#tile-xc4000a-IO.B.R-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[7]</a>
</td>
<td title="0.22.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[0]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[4]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[1]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[3]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[3]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[2]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[1]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[4]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[5]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[3]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[4]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[5]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[4]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[2]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[3]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc4000a-IO.B.R-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[5]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc4000a-IO.B.R-IO1:READBACK_OFF">~IO1:READBACK_OFF</a>
</td>
<td title="0.3.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[0]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[1]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[2]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[7]</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td title="0.30.1">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[6]</a>
</td>
<td title="0.29.1">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[0]</a>
</td>
<td title="0.28.1">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[3]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[2]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[1]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc4000a-IO.B.R-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.24.1">
<a href="#tile-xc4000a-IO.B.R-IO0:READBACK_OFF">~IO0:READBACK_OFF</a>
</td>
<td title="0.23.1">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[7]</a>
</td>
<td title="0.22.1">
<a href="#tile-xc4000a-IO.B.R-IO0:I2MUX">IO0:I2MUX[0]</a>
</td>
<td title="0.21.1">
<a href="#tile-xc4000a-IO.B.R-IO0:PULL">IO0:PULL[1]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc4000a-IO.B.R-IO0:I2MUX">IO0:I2MUX[1]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc4000a-IO.B.R-IO0:IFF_SRVAL">~IO0:IFF_SRVAL</a>
</td>
<td title="0.18.1">
<a href="#tile-xc4000a-IO.B.R-IO0:IFF_D">IO0:IFF_D[0]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[0]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[2]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[1]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[0]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc4000a-IO.B.R-IO1:IFF_D">IO1:IFF_D[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc4000a-IO.B.R-IO1:I2MUX">IO1:I2MUX[1]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc4000a-IO.B.R-IO1:PULL">IO1:PULL[1]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc4000a-IO.B.R-IO1:OFF_SRVAL">~IO1:OFF_SRVAL</a>
</td>
<td title="0.9.1">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc4000a-IO.B.R-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[3]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[6]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[3]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[4]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[4]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[5]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[0]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.31.0">
<a href="#tile-xc4000a-IO.B.R-IO0:SLEW">IO0:SLEW[0]</a>
</td>
<td title="0.30.0">
<a href="#tile-xc4000a-IO.B.R-IO0:SLEW">IO0:SLEW[1]</a>
</td>
<td title="0.29.0">
<a href="#tile-xc4000a-IO.B.R-IO0:INV.T">~IO0:INV.T</a>
</td>
<td title="0.28.0">
<a href="#tile-xc4000a-IO.B.R-IO0:INV.OFF_CLK">~IO0:INV.OFF_CLK</a>
</td>
<td title="0.27.0">
<a href="#tile-xc4000a-IO.B.R-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc4000a-IO.B.R-IO0:MUX.OFF_D">IO0:MUX.OFF_D[0]</a>
</td>
<td title="0.25.0">
<a href="#tile-xc4000a-IO.B.R-IO0:INV.OFF_D">~IO0:INV.OFF_D</a>
</td>
<td title="0.24.0">
<a href="#tile-xc4000a-IO.B.R-IO0:PULL">IO0:PULL[0]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc4000a-IO.B.R-IO0:OFF_USED">IO0:OFF_USED</a>
</td>
<td title="0.22.0">
<a href="#tile-xc4000a-IO.B.R-IO0:OFF_SRVAL">~IO0:OFF_SRVAL</a>
</td>
<td title="0.21.0">
<a href="#tile-xc4000a-IO.B.R-IO0:INV.IFF_CLK">~IO0:INV.IFF_CLK</a>
</td>
<td title="0.20.0">
<a href="#tile-xc4000a-IO.B.R-IO0:I2MUX">IO0:I2MUX[2]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc4000a-IO.B.R-IO0:I1MUX">IO0:I1MUX[1]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc4000a-IO.B.R-IO0:I1MUX">IO0:I1MUX[0]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc4000a-IO.B.R-IO0:I1MUX">IO0:I1MUX[2]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc4000a-IO.B.R-IO1:I1MUX">IO1:I1MUX[1]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc4000a-IO.B.R-IO1:I1MUX">IO1:I1MUX[0]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc4000a-IO.B.R-IO1:I1MUX">IO1:I1MUX[2]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc4000a-IO.B.R-IO1:I2MUX">IO1:I2MUX[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc4000a-IO.B.R-IO1:I2MUX">IO1:I2MUX[2]</a>
</td>
<td title="0.11.0">
<a href="#tile-xc4000a-IO.B.R-IO1:INV.IFF_CLK">~IO1:INV.IFF_CLK</a>
</td>
<td title="0.10.0">
<a href="#tile-xc4000a-IO.B.R-IO1:IFF_SRVAL">~IO1:IFF_SRVAL</a>
</td>
<td title="0.9.0">
<a href="#tile-xc4000a-IO.B.R-IO1:OFF_USED">IO1:OFF_USED</a>
</td>
<td title="0.8.0">
<a href="#tile-xc4000a-IO.B.R-IO1:PULL">IO1:PULL[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc4000a-IO.B.R-IO1:INV.OFF_D">~IO1:INV.OFF_D</a>
</td>
<td title="0.6.0">
<a href="#tile-xc4000a-IO.B.R-IO1:MUX.OFF_D">IO1:MUX.OFF_D[0]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc4000a-IO.B.R-IO1:OMUX">IO1:OMUX[2]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc4000a-IO.B.R-IO1:INV.OFF_CLK">~IO1:INV.OFF_CLK</a>
</td>
<td title="0.3.0">
<a href="#tile-xc4000a-IO.B.R-IO1:INV.T">~IO1:INV.T</a>
</td>
<td title="0.2.0">
<a href="#tile-xc4000a-IO.B.R-IO1:SLEW">IO1:SLEW[1]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc4000a-IO.B.R-IO1:SLEW">IO1:SLEW[0]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[2]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-DEC0:O1_N">DEC0:O1_N</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-DEC0:O2_N">DEC0:O2_N</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-DEC1:O1_N">DEC1:O1_N</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-DEC1:O2_N">DEC1:O2_N</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-DEC2:O1_P">DEC2:O1_P</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-DEC2:O2_P">DEC2:O2_P</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO0:OFF_USED">IO0:OFF_USED</th>
<th>0.23.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO1:OFF_USED">IO1:OFF_USED</th>
<th>0.9.0</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-DEC0:O1_P">DEC0:O1_P</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-DEC0:O2_P">DEC0:O2_P</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-DEC1:O1_P">DEC1:O1_P</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-DEC1:O2_P">DEC1:O2_P</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-DEC2:O1_N">DEC2:O1_N</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-DEC2:O2_N">DEC2:O2_N</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2">INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2</th>
<th>0.20.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0">INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0</th>
<th>0.21.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2">INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0">INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0</th>
<th>0.23.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2">INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2</th>
<th>0.24.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2">INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0">INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2">INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0">INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0</th>
<th>0.22.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2">INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2">INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2</th>
<th>0.22.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.0">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.0</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.1">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.1</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.2">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.2</th>
<th>0.15.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.0">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.0</th>
<th>0.25.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.1">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.1</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.2">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.2</th>
<th>0.29.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2">INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.0">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.0</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.1">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.2">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.2</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.0">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.0</th>
<th>0.7.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.1">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.1</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.2">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.2</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.IO.DOUBLE.0.S.0.IO.DOUBLE.0.S.2">INT:BIPASS.IO.DOUBLE.0.S.0.IO.DOUBLE.0.S.2</th>
<th>0.23.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.IO.DOUBLE.1.S.0.IO.DOUBLE.1.S.2">INT:BIPASS.IO.DOUBLE.1.S.0.IO.DOUBLE.1.S.2</th>
<th>0.14.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.30.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</th>
<th>0.29.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">INT:BIPASS.SINGLE.H0.SINGLE.H0.E</th>
<th>0.28.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H0.SINGLE.V0">INT:BIPASS.SINGLE.H0.SINGLE.V0</th>
<th>0.27.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.SINGLE.V0.S</th>
<th>0.26.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.19.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.17.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.29.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</th>
<th>0.28.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">INT:BIPASS.SINGLE.H2.SINGLE.H2.E</th>
<th>0.27.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H2.SINGLE.V2">INT:BIPASS.SINGLE.H2.SINGLE.V2</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.SINGLE.V2.S</th>
<th>0.25.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.25.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.26.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.0">INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.0</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.2">INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.2</th>
<th>0.28.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">INT:BIPASS.SINGLE.V0.SINGLE.V0.S</th>
<th>0.31.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.1">INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.1</th>
<th>0.19.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.20.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.0">INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.2">INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.2</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">INT:BIPASS.SINGLE.V2.SINGLE.V2.S</th>
<th>0.30.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.1">INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.1</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BUF.LONG.H2.0.SINGLE.V2">INT:BUF.LONG.H2.0.SINGLE.V2</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BUF.LONG.H3.0.SINGLE.V3">INT:BUF.LONG.H3.0.SINGLE.V3</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BUF.LONG.V0.0.SINGLE.H0.E">INT:BUF.LONG.V0.0.SINGLE.H0.E</th>
<th>0.29.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BUF.LONG.V1.0.SINGLE.H1.E">INT:BUF.LONG.V1.0.SINGLE.H1.E</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BUF.LONG.V2.0.SINGLE.H2">INT:BUF.LONG.V2.0.SINGLE.H2</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:BUF.LONG.V3.0.SINGLE.H3">INT:BUF.LONG.V3.0.SINGLE.H3</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.DOUBLE.H0.0.0.OUT.CLB.FXQ.S">INT:PASS.DOUBLE.H0.0.0.OUT.CLB.FXQ.S</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.DOUBLE.H0.1.0.OUT.CLB.FX.S">INT:PASS.DOUBLE.H0.1.0.OUT.CLB.FX.S</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.DOUBLE.H1.0.0.OUT.BT.IOB0.I2">INT:PASS.DOUBLE.H1.0.0.OUT.BT.IOB0.I2</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.DOUBLE.H1.1.0.OUT.BT.IOB1.I2">INT:PASS.DOUBLE.H1.1.0.OUT.BT.IOB1.I2</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E">INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E</th>
<th>0.28.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1">INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1</th>
<th>0.26.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2">INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E">INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.IO.DOUBLE.0.S.0.0.IO.DBUF.H1">INT:PASS.IO.DOUBLE.0.S.0.0.IO.DBUF.H1</th>
<th>0.18.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.IO.DOUBLE.0.S.2.0.IO.DBUF.H0">INT:PASS.IO.DOUBLE.0.S.2.0.IO.DBUF.H0</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.IO.DOUBLE.1.S.0.0.IO.DBUF.H1">INT:PASS.IO.DOUBLE.1.S.0.0.IO.DBUF.H1</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.IO.DOUBLE.1.S.2.0.IO.DBUF.H0">INT:PASS.IO.DOUBLE.1.S.2.0.IO.DBUF.H0</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H0.0.GND">INT:PASS.SINGLE.H0.0.GND</th>
<th>0.12.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H0.0.OUT.BT.IOB1.I2">INT:PASS.SINGLE.H0.0.OUT.BT.IOB1.I2</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H0.0.OUT.CLB.FX.S">INT:PASS.SINGLE.H0.0.OUT.CLB.FX.S</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H0.E.0.LONG.V0">INT:PASS.SINGLE.H0.E.0.LONG.V0</th>
<th>0.30.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H1.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.H1.0.OUT.BT.IOB0.I2</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H1.0.OUT.CLB.FXQ.S">INT:PASS.SINGLE.H1.0.OUT.CLB.FXQ.S</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H1.E.0.LONG.V1">INT:PASS.SINGLE.H1.E.0.LONG.V1</th>
<th>0.29.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H2.0.LONG.V2">INT:PASS.SINGLE.H2.0.LONG.V2</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H2.0.OUT.BT.IOB1.I2">INT:PASS.SINGLE.H2.0.OUT.BT.IOB1.I2</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H2.0.OUT.CLB.FX.S">INT:PASS.SINGLE.H2.0.OUT.CLB.FX.S</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H3.0.LONG.V3">INT:PASS.SINGLE.H3.0.LONG.V3</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H3.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.H3.0.OUT.BT.IOB0.I2</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.H3.0.OUT.CLB.FXQ.S">INT:PASS.SINGLE.H3.0.OUT.CLB.FXQ.S</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V0.0.DEC.H1">INT:PASS.SINGLE.V0.0.DEC.H1</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V0.0.LONG.IO.H0">INT:PASS.SINGLE.V0.0.LONG.IO.H0</th>
<th>0.31.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1">INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1</th>
<th>0.30.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E">INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E</th>
<th>0.29.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V1.0.DEC.H0">INT:PASS.SINGLE.V1.0.DEC.H0</th>
<th>0.22.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V1.0.LONG.IO.H1">INT:PASS.SINGLE.V1.0.LONG.IO.H1</th>
<th>0.25.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2</th>
<th>0.23.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E">INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E</th>
<th>0.24.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V2.0.DEC.H1">INT:PASS.SINGLE.V2.0.DEC.H1</th>
<th>0.27.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V2.0.GND">INT:PASS.SINGLE.V2.0.GND</th>
<th>0.13.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V2.0.LONG.H2">INT:PASS.SINGLE.V2.0.LONG.H2</th>
<th>0.30.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V2.0.LONG.IO.H0">INT:PASS.SINGLE.V2.0.LONG.IO.H0</th>
<th>0.31.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1">INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1</th>
<th>0.30.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E">INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E</th>
<th>0.29.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V3.0.DEC.H0">INT:PASS.SINGLE.V3.0.DEC.H0</th>
<th>0.19.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V3.0.LONG.H3">INT:PASS.SINGLE.V3.0.LONG.H3</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V3.0.LONG.IO.H1">INT:PASS.SINGLE.V3.0.LONG.IO.H1</th>
<th>0.20.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E">INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E</th>
<th>0.17.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO0:IFF_SRVAL">IO0:IFF_SRVAL</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO0:INV.IFF_CLK">IO0:INV.IFF_CLK</th>
<th>0.21.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO0:INV.OFF_CLK">IO0:INV.OFF_CLK</th>
<th>0.28.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO0:INV.OFF_D">IO0:INV.OFF_D</th>
<th>0.25.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO0:INV.T">IO0:INV.T</th>
<th>0.29.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO0:OFF_SRVAL">IO0:OFF_SRVAL</th>
<th>0.22.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO0:READBACK_I1">IO0:READBACK_I1</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO0:READBACK_I2">IO0:READBACK_I2</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO0:READBACK_OFF">IO0:READBACK_OFF</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO1:IFF_SRVAL">IO1:IFF_SRVAL</th>
<th>0.10.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO1:INV.IFF_CLK">IO1:INV.IFF_CLK</th>
<th>0.11.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO1:INV.OFF_CLK">IO1:INV.OFF_CLK</th>
<th>0.4.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO1:INV.OFF_D">IO1:INV.OFF_D</th>
<th>0.7.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO1:INV.T">IO1:INV.T</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO1:OFF_SRVAL">IO1:OFF_SRVAL</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO1:READBACK_I1">IO1:READBACK_I1</th>
<th>0.16.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO1:READBACK_I2">IO1:READBACK_I2</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO1:READBACK_OFF">IO1:READBACK_OFF</th>
<th>0.4.2</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2</th>
<th>0.0.8</th>
<th>0.2.8</th>
<th>0.0.9</th>
<th>0.0.7</th>
<th>0.1.9</th>
<th>0.1.8</th>
<th>0.1.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4</th>
<th>0.7.9</th>
<th>0.9.7</th>
<th>0.10.9</th>
<th>0.7.7</th>
<th>0.9.9</th>
<th>0.7.6</th>
<th>0.8.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2</th>
<th>0.8.8</th>
<th>0.10.7</th>
<th>0.9.8</th>
<th>0.10.8</th>
<th>0.11.9</th>
<th>0.11.8</th>
<th>0.11.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4</th>
<th>0.6.8</th>
<th>0.6.6</th>
<th>0.5.9</th>
<th>0.7.8</th>
<th>0.5.8</th>
<th>0.6.7</th>
<th>0.8.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2</th>
<th>0.0.6</th>
<th>0.2.6</th>
<th>0.2.7</th>
<th>0.2.9</th>
<th>0.3.8</th>
<th>0.1.6</th>
<th>0.3.6</th>
<th>0.3.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>COUT0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4</th>
<th>0.4.7</th>
<th>0.5.6</th>
<th>0.3.7</th>
<th>0.4.8</th>
<th>0.4.9</th>
<th>0.4.6</th>
<th>0.5.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK</th>
<th>0.23.1</th>
<th>0.30.1</th>
<th>0.25.2</th>
<th>0.30.3</th>
<th>0.28.1</th>
<th>0.27.1</th>
<th>0.26.1</th>
<th>0.29.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1</th>
<th>0.21.2</th>
<th>0.19.2</th>
<th>0.20.3</th>
<th>0.20.2</th>
<th>0.22.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK</th>
<th>0.23.2</th>
<th>0.31.2</th>
<th>0.31.3</th>
<th>0.26.2</th>
<th>0.29.2</th>
<th>0.28.2</th>
<th>0.27.2</th>
<th>0.30.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS</th>
<th>0.14.2</th>
<th>0.15.2</th>
<th>0.18.2</th>
<th>0.17.2</th>
<th>0.16.2</th>
<th>0.17.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.S.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.S.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK</th>
<th>0.0.2</th>
<th>0.6.1</th>
<th>0.5.2</th>
<th>0.3.1</th>
<th>0.7.1</th>
<th>0.1.2</th>
<th>0.2.2</th>
<th>0.3.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1</th>
<th>0.10.2</th>
<th>0.7.2</th>
<th>0.9.2</th>
<th>0.8.2</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.LONG.V0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DOUBLE.V1.0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.LONG.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK</th>
<th>0.0.3</th>
<th>0.5.1</th>
<th>0.1.1</th>
<th>0.2.1</th>
<th>0.4.1</th>
<th>0.0.0</th>
<th>0.1.3</th>
<th>0.0.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS</th>
<th>0.11.2</th>
<th>0.12.2</th>
<th>0.13.2</th>
<th>0.16.1</th>
<th>0.15.1</th>
<th>0.14.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.S.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.S.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0</th>
<th>0.14.4</th>
<th>0.12.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.S.0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1</th>
<th>0.9.4</th>
<th>0.8.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.S.2</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.S.2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0</th>
<th>0.2.3</th>
<th>0.3.3</th>
<th>0.5.3</th>
<th>0.4.3</th>
<th>0.6.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1</th>
<th>0.1.4</th>
<th>0.7.3</th>
<th>0.8.3</th>
<th>0.10.3</th>
<th>0.9.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.LONG.V0">INT:MUX.LONG.V0</th>
<th>0.27.5</th>
<th>0.24.5</th>
<th>0.25.5</th>
<th>0.26.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB1.I2.E</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.LONG.V1">INT:MUX.LONG.V1</th>
<th>0.15.5</th>
<th>0.12.5</th>
<th>0.14.5</th>
<th>0.17.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB1.I2.E</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.LONG.V2">INT:MUX.LONG.V2</th>
<th>0.11.5</th>
<th>0.9.5</th>
<th>0.13.5</th>
<th>0.10.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-INT:MUX.LONG.V3">INT:MUX.LONG.V3</th>
<th>0.23.5</th>
<th>0.20.5</th>
<th>0.21.5</th>
<th>0.22.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-IO0:I1MUX">IO0:I1MUX</th>
<th>0.17.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO0:I2MUX">IO0:I2MUX</th>
<th>0.20.0</th>
<th>0.20.1</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO1:I1MUX">IO1:I1MUX</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.15.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO1:I2MUX">IO1:I2MUX</th>
<th>0.12.0</th>
<th>0.12.1</th>
<th>0.13.0</th>
</tr>
</thead>
<tbody>
<tr><td>I</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IQL</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IQ</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-IO0:IFF_D">IO0:IFF_D</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO1:IFF_D">IO1:IFF_D</th>
<th>0.13.1</th>
</tr>
</thead>
<tbody>
<tr><td>DELAY</td>
<td>0</td>
</tr>
<tr><td>I</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-IO0:MUX.OFF_D">IO0:MUX.OFF_D</th>
<th>0.26.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO1:MUX.OFF_D">IO1:MUX.OFF_D</th>
<th>0.6.0</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-IO0:OMUX">IO0:OMUX</th>
<th>0.27.0</th>
<th>0.24.2</th>
<th>0.25.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO1:OMUX">IO1:OMUX</th>
<th>0.5.0</th>
<th>0.6.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O1.INV</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>O2.INV</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-IO0:PULL">IO0:PULL</th>
<th>0.21.1</th>
<th>0.24.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO1:PULL">IO1:PULL</th>
<th>0.11.1</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PULLDOWN</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.B.R-IO0:SLEW">IO0:SLEW</th>
<th>0.30.0</th>
<th>0.31.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.B.R-IO1:SLEW">IO1:SLEW</th>
<th>0.2.0</th>
<th>0.1.0</th>
</tr>
</thead>
<tbody>
<tr><td>FAST</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MEDSLOW</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>MEDFAST</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SLOW</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-iobs"><a class="header" href="#tile-iobs">Tile IO.BS</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-10"><a class="header" href="#switchbox-int-10">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.BS switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="6">TCELL0_SINGLE.H0</td><td>TCELL0_GND</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.FX.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H0.E</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H1</td><td>TCELL0_OUT.CLB.FXQ.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H1.E</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.FX.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.V3</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.FXQ.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.IO.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V1</td><td>TCELL0_LONG.IO.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="10">TCELL0_SINGLE.V2</td><td>TCELL0_GND</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="10">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.H3</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H0.0</td><td>TCELL0_OUT.CLB.FXQ.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_DOUBLE.H0.1</td><td>TCELL0_OUT.CLB.FX.S</td><td>pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.H0.2</td><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H1.0</td><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_DOUBLE.H1.1</td><td>TCELL0_OUT.BT.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.H1.2</td><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_DOUBLE.V0.0</td><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V0.1</td><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.V0.2</td><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_DOUBLE.V1.0</td><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V1.1</td><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.V1.2</td><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.S.0</td><td>TCELL0_IO.DBUF.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.0.S.1</td><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.S.2</td><td>TCELL0_IO.DBUF.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.S.0</td><td>TCELL0_IO.DBUF.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.1.S.1</td><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.S.2</td><td>TCELL0_IO.DBUF.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.H0</td><td>TCELL0_IO.DOUBLE.0.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.H1</td><td>TCELL0_IO.DOUBLE.0.S.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H2</td><td>TCELL0_SINGLE.V2</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H3</td><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.V0</td><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.V1</td><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.V2</td><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.V3</td><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.H0</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.H1</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.F2</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.G2</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.C2</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.F4</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.G4</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.C4</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB0.O1</td><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.OK</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.IK</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.TS</td><td>TCELL0_IO.DOUBLE.0.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB1.O1</td><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL2_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.OK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.IK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.TS</td><td>TCELL0_IO.DOUBLE.0.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-io0-10"><a class="header" href="#bel-io0-10">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.BS bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.BT.IOB0.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.BT.IOB0.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB0.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB0.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.F4</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB0.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-10"><a class="header" href="#bel-io1-10">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.BS bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.BT.IOB1.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.BT.IOB1.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB1.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB1.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.G4</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB1.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec0-10"><a class="header" href="#bel-dec0-10">Bel DEC0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.BS bel DEC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.BT.IOB0.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec1-10"><a class="header" href="#bel-dec1-10">Bel DEC1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.BS bel DEC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.CLB.C4</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec2-10"><a class="header" href="#bel-dec2-10">Bel DEC2</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.BS bel DEC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.BT.IOB1.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-10"><a class="header" href="#bel-wires-10">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.BS bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:DEC.H0</td><td>DEC0.O1, DEC1.O1, DEC2.O1</td></tr>
<tr><td>TCELL0:DEC.H1</td><td>DEC0.O2, DEC1.O2, DEC2.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.F4</td><td>IO0.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.G4</td><td>IO1.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.C4</td><td>DEC1.I</td></tr>
<tr><td>TCELL0:IMUX.IOB0.O1</td><td>IO0.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB0.OK</td><td>IO0.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.IK</td><td>IO0.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.TS</td><td>IO0.T</td></tr>
<tr><td>TCELL0:IMUX.IOB1.O1</td><td>IO1.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB1.OK</td><td>IO1.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.IK</td><td>IO1.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.TS</td><td>IO1.T</td></tr>
<tr><td>TCELL0:OUT.BT.IOB0.I1</td><td>IO0.I1, DEC0.I</td></tr>
<tr><td>TCELL0:OUT.BT.IOB0.I2</td><td>IO0.I2</td></tr>
<tr><td>TCELL0:OUT.BT.IOB1.I1</td><td>IO1.I1, DEC2.I</td></tr>
<tr><td>TCELL0:OUT.BT.IOB1.I2</td><td>IO1.I2</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-10"><a class="header" href="#bitstream-10">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.BS bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="0.31.9">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S</a>
</td>
<td title="0.30.9">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.29.9">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</a>
</td>
<td title="0.28.9">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">~INT:BIPASS.SINGLE.H0.SINGLE.H0.E</a>
</td>
<td title="0.27.9">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H0.SINGLE.V0">~INT:BIPASS.SINGLE.H0.SINGLE.V0</a>
</td>
<td title="0.26.9">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V0.S</a>
</td>
<td>-</td>
<td title="0.24.9">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2</a>
</td>
<td title="0.23.9">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0">~INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0</a>
</td>
<td title="0.22.9">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2</a>
</td>
<td title="0.21.9">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0</a>
</td>
<td title="0.20.9">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2</a>
</td>
<td title="0.19.9">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2</a>
</td>
<td>-</td>
<td title="0.17.9">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.16.9">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.13.9">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.V2.0.GND">~INT:PASS.SINGLE.V2.0.GND</a>
</td>
<td title="0.12.9">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.H0.0.GND">~INT:PASS.SINGLE.H0.0.GND</a>
</td>
<td title="0.11.9">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[2]</a>
</td>
<td title="0.10.9">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[4]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[2]</a>
</td>
<td title="0.8.9">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[0]</a>
</td>
<td title="0.7.9">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[6]</a>
</td>
<td>-</td>
<td title="0.5.9">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[4]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[2]</a>
</td>
<td title="0.3.9">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[0]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[4]</a>
</td>
<td title="0.1.9">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[2]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[4]</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td title="0.30.8">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S</a>
</td>
<td title="0.29.8">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.28.8">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</a>
</td>
<td title="0.27.8">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">~INT:BIPASS.SINGLE.H2.SINGLE.H2.E</a>
</td>
<td title="0.26.8">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H2.SINGLE.V2">~INT:BIPASS.SINGLE.H2.SINGLE.V2</a>
</td>
<td title="0.25.8">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.SINGLE.V2.S</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.20.8">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.19.8">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td title="0.18.8">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S</a>
</td>
<td title="0.17.8">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.11.8">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[1]</a>
</td>
<td title="0.10.8">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[3]</a>
</td>
<td title="0.9.8">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[4]</a>
</td>
<td title="0.8.8">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[6]</a>
</td>
<td title="0.7.8">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[3]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[6]</a>
</td>
<td title="0.5.8">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[2]</a>
</td>
<td title="0.4.8">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[3]</a>
</td>
<td title="0.3.8">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[3]</a>
</td>
<td title="0.2.8">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[5]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[1]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[6]</a>
</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td title="0.30.7">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.V2.0.LONG.H2">~INT:PASS.SINGLE.V2.0.LONG.H2</a>
</td>
<td title="0.29.7">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.H1.E.0.LONG.V1">~INT:PASS.SINGLE.H1.E.0.LONG.V1</a>
</td>
<td title="0.28.7">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.27.7">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.26.7">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.25.7">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.H2.0.LONG.V2">~INT:PASS.SINGLE.H2.0.LONG.V2</a>
</td>
<td title="0.24.7">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.V3.0.LONG.H3">~INT:PASS.SINGLE.V3.0.LONG.H3</a>
</td>
<td title="0.23.7">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2</a>
</td>
<td title="0.22.7">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0">~INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0</a>
</td>
<td title="0.21.7">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2</a>
</td>
<td title="0.20.7">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0</a>
</td>
<td title="0.19.7">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2</a>
</td>
<td title="0.18.7">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2</a>
</td>
<td title="0.17.7">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.H3.0.LONG.V3">~INT:PASS.SINGLE.H3.0.LONG.V3</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.14.7">
<a href="#tile-xc4000a-IO.BS-INT:BUF.LONG.V1.0.SINGLE.H1.E">~INT:BUF.LONG.V1.0.SINGLE.H1.E</a>
</td>
<td title="0.13.7">
<a href="#tile-xc4000a-IO.BS-INT:BUF.LONG.V3.0.SINGLE.H3">~INT:BUF.LONG.V3.0.SINGLE.H3</a>
</td>
<td title="0.12.7">
<a href="#tile-xc4000a-IO.BS-INT:BUF.LONG.V2.0.SINGLE.H2">~INT:BUF.LONG.V2.0.SINGLE.H2</a>
</td>
<td title="0.11.7">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[0]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[5]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[5]</a>
</td>
<td title="0.8.7">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[0]</a>
</td>
<td title="0.7.7">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[3]</a>
</td>
<td title="0.6.7">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[1]</a>
</td>
<td title="0.5.7">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[0]</a>
</td>
<td title="0.4.7">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[6]</a>
</td>
<td title="0.3.7">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[4]</a>
</td>
<td title="0.2.7">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[5]</a>
</td>
<td title="0.1.7">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[0]</a>
</td>
<td title="0.0.7">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[3]</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td title="0.30.6">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.H0.E.0.LONG.V0">~INT:PASS.SINGLE.H0.E.0.LONG.V0</a>
</td>
<td title="0.29.6">
<a href="#tile-xc4000a-IO.BS-INT:BUF.LONG.V0.0.SINGLE.H0.E">~INT:BUF.LONG.V0.0.SINGLE.H0.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.26.6">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.25.6">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.24.6">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.6">
<a href="#tile-xc4000a-IO.BS-INT:BUF.LONG.H3.0.SINGLE.V3">~INT:BUF.LONG.H3.0.SINGLE.V3</a>
</td>
<td title="0.20.6">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.H2.0.OUT.BT.IOB1.I2">~INT:PASS.SINGLE.H2.0.OUT.BT.IOB1.I2</a>
</td>
<td title="0.19.6">
<a href="#tile-xc4000a-IO.BS-INT:PASS.DOUBLE.H1.1.0.OUT.BT.IOB1.I2">~INT:PASS.DOUBLE.H1.1.0.OUT.BT.IOB1.I2</a>
</td>
<td title="0.18.6">
<a href="#tile-xc4000a-IO.BS-INT:PASS.DOUBLE.H1.0.0.OUT.BT.IOB0.I2">~INT:PASS.DOUBLE.H1.0.0.OUT.BT.IOB0.I2</a>
</td>
<td>-</td>
<td title="0.16.6">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.H0.0.OUT.BT.IOB1.I2">~INT:PASS.SINGLE.H0.0.OUT.BT.IOB1.I2</a>
</td>
<td title="0.15.6">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.H3.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.H3.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.14.6">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.H1.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.H1.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.13.6">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.H2.0.OUT.CLB.FX.S">~INT:PASS.SINGLE.H2.0.OUT.CLB.FX.S</a>
</td>
<td title="0.12.6">
<a href="#tile-xc4000a-IO.BS-INT:PASS.DOUBLE.H0.1.0.OUT.CLB.FX.S">~INT:PASS.DOUBLE.H0.1.0.OUT.CLB.FX.S</a>
</td>
<td title="0.11.6">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.H0.0.OUT.CLB.FX.S">~INT:PASS.SINGLE.H0.0.OUT.CLB.FX.S</a>
</td>
<td title="0.10.6">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.H3.0.OUT.CLB.FXQ.S">~INT:PASS.SINGLE.H3.0.OUT.CLB.FXQ.S</a>
</td>
<td title="0.9.6">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.H1.0.OUT.CLB.FXQ.S">~INT:PASS.SINGLE.H1.0.OUT.CLB.FXQ.S</a>
</td>
<td title="0.8.6">
<a href="#tile-xc4000a-IO.BS-INT:PASS.DOUBLE.H0.0.0.OUT.CLB.FXQ.S">~INT:PASS.DOUBLE.H0.0.0.OUT.CLB.FXQ.S</a>
</td>
<td title="0.7.6">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[1]</a>
</td>
<td title="0.6.6">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[5]</a>
</td>
<td title="0.5.6">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[5]</a>
</td>
<td title="0.4.6">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[1]</a>
</td>
<td title="0.3.6">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[1]</a>
</td>
<td title="0.2.6">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[6]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[2]</a>
</td>
<td title="0.0.6">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[7]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.31.5">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.V0.0.LONG.IO.H0">~INT:PASS.SINGLE.V0.0.LONG.IO.H0</a>
</td>
<td title="0.30.5">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1">~INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.29.5">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E">~INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.28.5">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.V0.0.DEC.H1">~INT:PASS.SINGLE.V0.0.DEC.H1</a>
</td>
<td title="0.27.5">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.V0">INT:MUX.LONG.V0[3]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.V0">INT:MUX.LONG.V0[0]</a>
</td>
<td title="0.25.5">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.V0">INT:MUX.LONG.V0[1]</a>
</td>
<td title="0.24.5">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.V0">INT:MUX.LONG.V0[2]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.V3">INT:MUX.LONG.V3[3]</a>
</td>
<td title="0.22.5">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.V3">INT:MUX.LONG.V3[0]</a>
</td>
<td title="0.21.5">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.V3">INT:MUX.LONG.V3[1]</a>
</td>
<td title="0.20.5">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.V3">INT:MUX.LONG.V3[2]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.V3.0.DEC.H0">~INT:PASS.SINGLE.V3.0.DEC.H0</a>
</td>
<td title="0.18.5">
<a href="#tile-xc4000a-IO.BS-INT:BUF.LONG.H2.0.SINGLE.V2">~INT:BUF.LONG.H2.0.SINGLE.V2</a>
</td>
<td title="0.17.5">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E">~INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.16.5">
<a href="#tile-xc4000a-IO.BS-INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E">~INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.15.5">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.V1">INT:MUX.LONG.V1[3]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.V1">INT:MUX.LONG.V1[1]</a>
</td>
<td title="0.13.5">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.V2">INT:MUX.LONG.V2[1]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.V1">INT:MUX.LONG.V1[2]</a>
</td>
<td title="0.11.5">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.V2">INT:MUX.LONG.V2[3]</a>
</td>
<td title="0.10.5">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.V2">INT:MUX.LONG.V2[0]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.V2">INT:MUX.LONG.V2[2]</a>
</td>
<td title="0.8.5">
<a href="#tile-xc4000a-IO.BS-DEC1:O1_P">~DEC1:O1_P</a>
</td>
<td title="0.7.5">
<a href="#tile-xc4000a-IO.BS-DEC2:O1_N">~DEC2:O1_N</a>
</td>
<td title="0.6.5">
<a href="#tile-xc4000a-IO.BS-DEC0:O1_P">~DEC0:O1_P</a>
</td>
<td title="0.5.5">
<a href="#tile-xc4000a-IO.BS-DEC0:O1_N">DEC0:O1_N</a>
</td>
<td title="0.4.5">
<a href="#tile-xc4000a-IO.BS-DEC2:O1_P">DEC2:O1_P</a>
</td>
<td title="0.3.5">
<a href="#tile-xc4000a-IO.BS-DEC0:O2_P">~DEC0:O2_P</a>
</td>
<td title="0.2.5">
<a href="#tile-xc4000a-IO.BS-DEC2:O2_N">~DEC2:O2_N</a>
</td>
<td title="0.1.5">
<a href="#tile-xc4000a-IO.BS-DEC0:O2_N">DEC0:O2_N</a>
</td>
<td title="0.0.5">
<a href="#tile-xc4000a-IO.BS-DEC2:O2_P">DEC2:O2_P</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.31.4">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.V2.0.LONG.IO.H0">~INT:PASS.SINGLE.V2.0.LONG.IO.H0</a>
</td>
<td title="0.30.4">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1">~INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.29.4">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E">~INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.28.4">
<a href="#tile-xc4000a-IO.BS-INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E">~INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.27.4">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.V2.0.DEC.H1">~INT:PASS.SINGLE.V2.0.DEC.H1</a>
</td>
<td title="0.26.4">
<a href="#tile-xc4000a-IO.BS-INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1">~INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.25.4">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.V1.0.LONG.IO.H1">~INT:PASS.SINGLE.V1.0.LONG.IO.H1</a>
</td>
<td title="0.24.4">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E">~INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.23.4">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.22.4">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.V1.0.DEC.H0">~INT:PASS.SINGLE.V1.0.DEC.H0</a>
</td>
<td title="0.21.4">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.20.4">
<a href="#tile-xc4000a-IO.BS-INT:PASS.SINGLE.V3.0.LONG.IO.H1">~INT:PASS.SINGLE.V3.0.LONG.IO.H1</a>
</td>
<td title="0.19.4">
<a href="#tile-xc4000a-IO.BS-INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2">~INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.18.4">
<a href="#tile-xc4000a-IO.BS-INT:PASS.IO.DOUBLE.0.S.0.0.IO.DBUF.H1">~INT:PASS.IO.DOUBLE.0.S.0.0.IO.DBUF.H1</a>
</td>
<td title="0.17.4">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.V1">INT:MUX.LONG.V1[0]</a>
</td>
<td title="0.16.4">
<a href="#tile-xc4000a-IO.BS-INT:PASS.IO.DOUBLE.1.S.0.0.IO.DBUF.H1">~INT:PASS.IO.DOUBLE.1.S.0.0.IO.DBUF.H1</a>
</td>
<td title="0.15.4">
<a href="#tile-xc4000a-IO.BS-IO0:READBACK_I1">~IO0:READBACK_I1</a>
</td>
<td title="0.14.4">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0[1]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc4000a-IO.BS-IO0:READBACK_I2">~IO0:READBACK_I2</a>
</td>
<td title="0.12.4">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0[0]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc4000a-IO.BS-INT:PASS.IO.DOUBLE.1.S.2.0.IO.DBUF.H0">~INT:PASS.IO.DOUBLE.1.S.2.0.IO.DBUF.H0</a>
</td>
<td title="0.10.4">
<a href="#tile-xc4000a-IO.BS-INT:PASS.IO.DOUBLE.0.S.2.0.IO.DBUF.H0">~INT:PASS.IO.DOUBLE.0.S.2.0.IO.DBUF.H0</a>
</td>
<td title="0.9.4">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1[1]</a>
</td>
<td title="0.8.4">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1[0]</a>
</td>
<td title="0.7.4">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.0">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.0</a>
</td>
<td title="0.6.4">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.1">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.1</a>
</td>
<td title="0.5.4">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.1">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.1</a>
</td>
<td title="0.4.4">
<a href="#tile-xc4000a-IO.BS-DEC1:O1_N">DEC1:O1_N</a>
</td>
<td title="0.3.4">
<a href="#tile-xc4000a-IO.BS-DEC1:O2_P">~DEC1:O2_P</a>
</td>
<td title="0.2.4">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.1">~INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.1</a>
</td>
<td title="0.1.4">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[4]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc4000a-IO.BS-DEC1:O2_N">DEC1:O2_N</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.31.3">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[5]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[4]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.2">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.2</a>
</td>
<td title="0.28.3">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.2">~INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.2</a>
</td>
<td title="0.27.3">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.2">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.2</a>
</td>
<td title="0.26.3">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.0">~INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.0</a>
</td>
<td title="0.25.3">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.0">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.0</a>
</td>
<td title="0.24.3">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.0">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.0</a>
</td>
<td title="0.23.3">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.IO.DOUBLE.0.S.0.IO.DOUBLE.0.S.2">~INT:BIPASS.IO.DOUBLE.0.S.0.IO.DOUBLE.0.S.2</a>
</td>
<td title="0.22.3">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.1">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.1</a>
</td>
<td title="0.21.3">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.1">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.1">~INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.1</a>
</td>
<td title="0.18.3">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.2">~INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.2</a>
</td>
<td title="0.17.3">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.2">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.2</a>
</td>
<td title="0.16.3">
<a href="#tile-xc4000a-IO.BS-IO1:READBACK_I1">~IO1:READBACK_I1</a>
</td>
<td title="0.15.3">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.2">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.2</a>
</td>
<td title="0.14.3">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.IO.DOUBLE.1.S.0.IO.DOUBLE.1.S.2">~INT:BIPASS.IO.DOUBLE.1.S.0.IO.DOUBLE.1.S.2</a>
</td>
<td title="0.13.3">
<a href="#tile-xc4000a-IO.BS-IO1:READBACK_I2">~IO1:READBACK_I2</a>
</td>
<td title="0.12.3">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.0">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.0</a>
</td>
<td title="0.11.3">
<a href="#tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.0">~INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[1]</a>
</td>
<td title="0.9.3">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[0]</a>
</td>
<td title="0.8.3">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[2]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[3]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[0]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[2]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[1]</a>
</td>
<td title="0.3.3">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[3]</a>
</td>
<td title="0.2.3">
<a href="#tile-xc4000a-IO.BS-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[4]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[1]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[7]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.31.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[6]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[0]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[3]</a>
</td>
<td title="0.28.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[2]</a>
</td>
<td title="0.27.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[1]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[4]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[5]</a>
</td>
<td title="0.24.2">
<a href="#tile-xc4000a-IO.BS-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[7]</a>
</td>
<td title="0.22.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[0]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[4]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[1]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[3]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[3]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[2]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[1]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[4]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[5]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[3]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[4]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[5]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[4]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[2]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[3]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc4000a-IO.BS-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[5]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc4000a-IO.BS-IO1:READBACK_OFF">~IO1:READBACK_OFF</a>
</td>
<td title="0.3.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[0]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[1]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[2]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[7]</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td title="0.30.1">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[6]</a>
</td>
<td title="0.29.1">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[0]</a>
</td>
<td title="0.28.1">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[3]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[2]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[1]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc4000a-IO.BS-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.24.1">
<a href="#tile-xc4000a-IO.BS-IO0:READBACK_OFF">~IO0:READBACK_OFF</a>
</td>
<td title="0.23.1">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[7]</a>
</td>
<td title="0.22.1">
<a href="#tile-xc4000a-IO.BS-IO0:I2MUX">IO0:I2MUX[0]</a>
</td>
<td title="0.21.1">
<a href="#tile-xc4000a-IO.BS-IO0:PULL">IO0:PULL[1]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc4000a-IO.BS-IO0:I2MUX">IO0:I2MUX[1]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc4000a-IO.BS-IO0:IFF_SRVAL">~IO0:IFF_SRVAL</a>
</td>
<td title="0.18.1">
<a href="#tile-xc4000a-IO.BS-IO0:IFF_D">IO0:IFF_D[0]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[0]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[2]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[1]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[0]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc4000a-IO.BS-IO1:IFF_D">IO1:IFF_D[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc4000a-IO.BS-IO1:I2MUX">IO1:I2MUX[1]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc4000a-IO.BS-IO1:PULL">IO1:PULL[1]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc4000a-IO.BS-IO1:OFF_SRVAL">~IO1:OFF_SRVAL</a>
</td>
<td title="0.9.1">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc4000a-IO.BS-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[3]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[6]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[3]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[4]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[4]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[5]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[0]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.31.0">
<a href="#tile-xc4000a-IO.BS-IO0:SLEW">IO0:SLEW[0]</a>
</td>
<td title="0.30.0">
<a href="#tile-xc4000a-IO.BS-IO0:SLEW">IO0:SLEW[1]</a>
</td>
<td title="0.29.0">
<a href="#tile-xc4000a-IO.BS-IO0:INV.T">~IO0:INV.T</a>
</td>
<td title="0.28.0">
<a href="#tile-xc4000a-IO.BS-IO0:INV.OFF_CLK">~IO0:INV.OFF_CLK</a>
</td>
<td title="0.27.0">
<a href="#tile-xc4000a-IO.BS-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc4000a-IO.BS-IO0:MUX.OFF_D">IO0:MUX.OFF_D[0]</a>
</td>
<td title="0.25.0">
<a href="#tile-xc4000a-IO.BS-IO0:INV.OFF_D">~IO0:INV.OFF_D</a>
</td>
<td title="0.24.0">
<a href="#tile-xc4000a-IO.BS-IO0:PULL">IO0:PULL[0]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc4000a-IO.BS-IO0:OFF_USED">IO0:OFF_USED</a>
</td>
<td title="0.22.0">
<a href="#tile-xc4000a-IO.BS-IO0:OFF_SRVAL">~IO0:OFF_SRVAL</a>
</td>
<td title="0.21.0">
<a href="#tile-xc4000a-IO.BS-IO0:INV.IFF_CLK">~IO0:INV.IFF_CLK</a>
</td>
<td title="0.20.0">
<a href="#tile-xc4000a-IO.BS-IO0:I2MUX">IO0:I2MUX[2]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc4000a-IO.BS-IO0:I1MUX">IO0:I1MUX[1]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc4000a-IO.BS-IO0:I1MUX">IO0:I1MUX[0]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc4000a-IO.BS-IO0:I1MUX">IO0:I1MUX[2]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc4000a-IO.BS-IO1:I1MUX">IO1:I1MUX[1]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc4000a-IO.BS-IO1:I1MUX">IO1:I1MUX[0]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc4000a-IO.BS-IO1:I1MUX">IO1:I1MUX[2]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc4000a-IO.BS-IO1:I2MUX">IO1:I2MUX[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc4000a-IO.BS-IO1:I2MUX">IO1:I2MUX[2]</a>
</td>
<td title="0.11.0">
<a href="#tile-xc4000a-IO.BS-IO1:INV.IFF_CLK">~IO1:INV.IFF_CLK</a>
</td>
<td title="0.10.0">
<a href="#tile-xc4000a-IO.BS-IO1:IFF_SRVAL">~IO1:IFF_SRVAL</a>
</td>
<td title="0.9.0">
<a href="#tile-xc4000a-IO.BS-IO1:OFF_USED">IO1:OFF_USED</a>
</td>
<td title="0.8.0">
<a href="#tile-xc4000a-IO.BS-IO1:PULL">IO1:PULL[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc4000a-IO.BS-IO1:INV.OFF_D">~IO1:INV.OFF_D</a>
</td>
<td title="0.6.0">
<a href="#tile-xc4000a-IO.BS-IO1:MUX.OFF_D">IO1:MUX.OFF_D[0]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc4000a-IO.BS-IO1:OMUX">IO1:OMUX[2]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc4000a-IO.BS-IO1:INV.OFF_CLK">~IO1:INV.OFF_CLK</a>
</td>
<td title="0.3.0">
<a href="#tile-xc4000a-IO.BS-IO1:INV.T">~IO1:INV.T</a>
</td>
<td title="0.2.0">
<a href="#tile-xc4000a-IO.BS-IO1:SLEW">IO1:SLEW[1]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc4000a-IO.BS-IO1:SLEW">IO1:SLEW[0]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[2]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-DEC0:O1_N">DEC0:O1_N</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-DEC0:O2_N">DEC0:O2_N</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-DEC1:O1_N">DEC1:O1_N</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-DEC1:O2_N">DEC1:O2_N</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-DEC2:O1_P">DEC2:O1_P</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-DEC2:O2_P">DEC2:O2_P</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO0:OFF_USED">IO0:OFF_USED</th>
<th>0.23.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO1:OFF_USED">IO1:OFF_USED</th>
<th>0.9.0</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-DEC0:O1_P">DEC0:O1_P</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-DEC0:O2_P">DEC0:O2_P</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-DEC1:O1_P">DEC1:O1_P</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-DEC1:O2_P">DEC1:O2_P</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-DEC2:O1_N">DEC2:O1_N</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-DEC2:O2_N">DEC2:O2_N</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2">INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2</th>
<th>0.20.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0">INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0</th>
<th>0.21.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2">INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0">INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0</th>
<th>0.23.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2">INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2</th>
<th>0.24.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2">INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0">INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2">INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0">INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0</th>
<th>0.22.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2">INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2">INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2</th>
<th>0.22.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.0">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.0</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.1">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.1</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.2">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.2</th>
<th>0.15.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.0">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.0</th>
<th>0.25.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.1">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.1</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.2">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.2</th>
<th>0.29.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2">INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.0">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.0</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.1">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.2">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.2</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.0">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.0</th>
<th>0.7.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.1">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.1</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.2">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.2</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.IO.DOUBLE.0.S.0.IO.DOUBLE.0.S.2">INT:BIPASS.IO.DOUBLE.0.S.0.IO.DOUBLE.0.S.2</th>
<th>0.23.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.IO.DOUBLE.1.S.0.IO.DOUBLE.1.S.2">INT:BIPASS.IO.DOUBLE.1.S.0.IO.DOUBLE.1.S.2</th>
<th>0.14.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.30.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</th>
<th>0.29.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">INT:BIPASS.SINGLE.H0.SINGLE.H0.E</th>
<th>0.28.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H0.SINGLE.V0">INT:BIPASS.SINGLE.H0.SINGLE.V0</th>
<th>0.27.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.SINGLE.V0.S</th>
<th>0.26.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.19.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.17.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.29.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</th>
<th>0.28.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">INT:BIPASS.SINGLE.H2.SINGLE.H2.E</th>
<th>0.27.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H2.SINGLE.V2">INT:BIPASS.SINGLE.H2.SINGLE.V2</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.SINGLE.V2.S</th>
<th>0.25.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.25.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.26.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.1">INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.1</th>
<th>0.19.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">INT:BIPASS.SINGLE.V0.SINGLE.V0.S</th>
<th>0.31.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.0">INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.0</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.2">INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.2</th>
<th>0.28.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.20.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.1">INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.1</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">INT:BIPASS.SINGLE.V2.SINGLE.V2.S</th>
<th>0.30.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.0">INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.2">INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.2</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BUF.LONG.H2.0.SINGLE.V2">INT:BUF.LONG.H2.0.SINGLE.V2</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BUF.LONG.H3.0.SINGLE.V3">INT:BUF.LONG.H3.0.SINGLE.V3</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BUF.LONG.V0.0.SINGLE.H0.E">INT:BUF.LONG.V0.0.SINGLE.H0.E</th>
<th>0.29.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BUF.LONG.V1.0.SINGLE.H1.E">INT:BUF.LONG.V1.0.SINGLE.H1.E</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BUF.LONG.V2.0.SINGLE.H2">INT:BUF.LONG.V2.0.SINGLE.H2</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:BUF.LONG.V3.0.SINGLE.H3">INT:BUF.LONG.V3.0.SINGLE.H3</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.DOUBLE.H0.0.0.OUT.CLB.FXQ.S">INT:PASS.DOUBLE.H0.0.0.OUT.CLB.FXQ.S</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.DOUBLE.H0.1.0.OUT.CLB.FX.S">INT:PASS.DOUBLE.H0.1.0.OUT.CLB.FX.S</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.DOUBLE.H1.0.0.OUT.BT.IOB0.I2">INT:PASS.DOUBLE.H1.0.0.OUT.BT.IOB0.I2</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.DOUBLE.H1.1.0.OUT.BT.IOB1.I2">INT:PASS.DOUBLE.H1.1.0.OUT.BT.IOB1.I2</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E">INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E</th>
<th>0.28.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1">INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1</th>
<th>0.26.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2">INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E">INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.IO.DOUBLE.0.S.0.0.IO.DBUF.H1">INT:PASS.IO.DOUBLE.0.S.0.0.IO.DBUF.H1</th>
<th>0.18.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.IO.DOUBLE.0.S.2.0.IO.DBUF.H0">INT:PASS.IO.DOUBLE.0.S.2.0.IO.DBUF.H0</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.IO.DOUBLE.1.S.0.0.IO.DBUF.H1">INT:PASS.IO.DOUBLE.1.S.0.0.IO.DBUF.H1</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.IO.DOUBLE.1.S.2.0.IO.DBUF.H0">INT:PASS.IO.DOUBLE.1.S.2.0.IO.DBUF.H0</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.H0.0.GND">INT:PASS.SINGLE.H0.0.GND</th>
<th>0.12.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.H0.0.OUT.BT.IOB1.I2">INT:PASS.SINGLE.H0.0.OUT.BT.IOB1.I2</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.H0.0.OUT.CLB.FX.S">INT:PASS.SINGLE.H0.0.OUT.CLB.FX.S</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.H0.E.0.LONG.V0">INT:PASS.SINGLE.H0.E.0.LONG.V0</th>
<th>0.30.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.H1.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.H1.0.OUT.BT.IOB0.I2</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.H1.0.OUT.CLB.FXQ.S">INT:PASS.SINGLE.H1.0.OUT.CLB.FXQ.S</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.H1.E.0.LONG.V1">INT:PASS.SINGLE.H1.E.0.LONG.V1</th>
<th>0.29.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.H2.0.LONG.V2">INT:PASS.SINGLE.H2.0.LONG.V2</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.H2.0.OUT.BT.IOB1.I2">INT:PASS.SINGLE.H2.0.OUT.BT.IOB1.I2</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.H2.0.OUT.CLB.FX.S">INT:PASS.SINGLE.H2.0.OUT.CLB.FX.S</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.H3.0.LONG.V3">INT:PASS.SINGLE.H3.0.LONG.V3</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.H3.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.H3.0.OUT.BT.IOB0.I2</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.H3.0.OUT.CLB.FXQ.S">INT:PASS.SINGLE.H3.0.OUT.CLB.FXQ.S</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.V0.0.DEC.H1">INT:PASS.SINGLE.V0.0.DEC.H1</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.V0.0.LONG.IO.H0">INT:PASS.SINGLE.V0.0.LONG.IO.H0</th>
<th>0.31.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1">INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1</th>
<th>0.30.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E">INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E</th>
<th>0.29.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.V1.0.DEC.H0">INT:PASS.SINGLE.V1.0.DEC.H0</th>
<th>0.22.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.V1.0.LONG.IO.H1">INT:PASS.SINGLE.V1.0.LONG.IO.H1</th>
<th>0.25.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2</th>
<th>0.23.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E">INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E</th>
<th>0.24.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.V2.0.DEC.H1">INT:PASS.SINGLE.V2.0.DEC.H1</th>
<th>0.27.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.V2.0.GND">INT:PASS.SINGLE.V2.0.GND</th>
<th>0.13.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.V2.0.LONG.H2">INT:PASS.SINGLE.V2.0.LONG.H2</th>
<th>0.30.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.V2.0.LONG.IO.H0">INT:PASS.SINGLE.V2.0.LONG.IO.H0</th>
<th>0.31.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1">INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1</th>
<th>0.30.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E">INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E</th>
<th>0.29.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.V3.0.DEC.H0">INT:PASS.SINGLE.V3.0.DEC.H0</th>
<th>0.19.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.V3.0.LONG.H3">INT:PASS.SINGLE.V3.0.LONG.H3</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.V3.0.LONG.IO.H1">INT:PASS.SINGLE.V3.0.LONG.IO.H1</th>
<th>0.20.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E">INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E</th>
<th>0.17.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO0:IFF_SRVAL">IO0:IFF_SRVAL</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO0:INV.IFF_CLK">IO0:INV.IFF_CLK</th>
<th>0.21.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO0:INV.OFF_CLK">IO0:INV.OFF_CLK</th>
<th>0.28.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO0:INV.OFF_D">IO0:INV.OFF_D</th>
<th>0.25.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO0:INV.T">IO0:INV.T</th>
<th>0.29.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO0:OFF_SRVAL">IO0:OFF_SRVAL</th>
<th>0.22.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO0:READBACK_I1">IO0:READBACK_I1</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO0:READBACK_I2">IO0:READBACK_I2</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO0:READBACK_OFF">IO0:READBACK_OFF</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO1:IFF_SRVAL">IO1:IFF_SRVAL</th>
<th>0.10.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO1:INV.IFF_CLK">IO1:INV.IFF_CLK</th>
<th>0.11.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO1:INV.OFF_CLK">IO1:INV.OFF_CLK</th>
<th>0.4.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO1:INV.OFF_D">IO1:INV.OFF_D</th>
<th>0.7.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO1:INV.T">IO1:INV.T</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO1:OFF_SRVAL">IO1:OFF_SRVAL</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO1:READBACK_I1">IO1:READBACK_I1</th>
<th>0.16.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO1:READBACK_I2">IO1:READBACK_I2</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO1:READBACK_OFF">IO1:READBACK_OFF</th>
<th>0.4.2</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2</th>
<th>0.0.8</th>
<th>0.2.8</th>
<th>0.0.9</th>
<th>0.0.7</th>
<th>0.1.9</th>
<th>0.1.8</th>
<th>0.1.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4</th>
<th>0.7.9</th>
<th>0.9.7</th>
<th>0.10.9</th>
<th>0.7.7</th>
<th>0.9.9</th>
<th>0.7.6</th>
<th>0.8.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2</th>
<th>0.8.8</th>
<th>0.10.7</th>
<th>0.9.8</th>
<th>0.10.8</th>
<th>0.11.9</th>
<th>0.11.8</th>
<th>0.11.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4</th>
<th>0.6.8</th>
<th>0.6.6</th>
<th>0.5.9</th>
<th>0.7.8</th>
<th>0.5.8</th>
<th>0.6.7</th>
<th>0.8.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2</th>
<th>0.0.6</th>
<th>0.2.6</th>
<th>0.2.7</th>
<th>0.2.9</th>
<th>0.3.8</th>
<th>0.1.6</th>
<th>0.3.6</th>
<th>0.3.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>COUT0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4</th>
<th>0.4.7</th>
<th>0.5.6</th>
<th>0.3.7</th>
<th>0.4.8</th>
<th>0.4.9</th>
<th>0.4.6</th>
<th>0.5.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK</th>
<th>0.23.1</th>
<th>0.30.1</th>
<th>0.25.2</th>
<th>0.30.3</th>
<th>0.28.1</th>
<th>0.27.1</th>
<th>0.26.1</th>
<th>0.29.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1</th>
<th>0.21.2</th>
<th>0.19.2</th>
<th>0.20.3</th>
<th>0.20.2</th>
<th>0.22.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK</th>
<th>0.23.2</th>
<th>0.31.2</th>
<th>0.31.3</th>
<th>0.26.2</th>
<th>0.29.2</th>
<th>0.28.2</th>
<th>0.27.2</th>
<th>0.30.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS</th>
<th>0.14.2</th>
<th>0.15.2</th>
<th>0.18.2</th>
<th>0.17.2</th>
<th>0.16.2</th>
<th>0.17.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.S.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.S.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK</th>
<th>0.0.2</th>
<th>0.6.1</th>
<th>0.5.2</th>
<th>0.3.1</th>
<th>0.7.1</th>
<th>0.1.2</th>
<th>0.2.2</th>
<th>0.3.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1</th>
<th>0.10.2</th>
<th>0.7.2</th>
<th>0.9.2</th>
<th>0.8.2</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.LONG.V0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DOUBLE.V1.0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.LONG.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK</th>
<th>0.0.3</th>
<th>0.5.1</th>
<th>0.1.1</th>
<th>0.2.1</th>
<th>0.4.1</th>
<th>0.0.0</th>
<th>0.1.3</th>
<th>0.0.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS</th>
<th>0.11.2</th>
<th>0.12.2</th>
<th>0.13.2</th>
<th>0.16.1</th>
<th>0.15.1</th>
<th>0.14.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.S.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.S.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0</th>
<th>0.14.4</th>
<th>0.12.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.S.0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1</th>
<th>0.9.4</th>
<th>0.8.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.S.2</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.S.2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0</th>
<th>0.2.3</th>
<th>0.3.3</th>
<th>0.5.3</th>
<th>0.4.3</th>
<th>0.6.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1</th>
<th>0.1.4</th>
<th>0.7.3</th>
<th>0.8.3</th>
<th>0.10.3</th>
<th>0.9.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.LONG.V0">INT:MUX.LONG.V0</th>
<th>0.27.5</th>
<th>0.24.5</th>
<th>0.25.5</th>
<th>0.26.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB1.I2.E</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.LONG.V1">INT:MUX.LONG.V1</th>
<th>0.15.5</th>
<th>0.12.5</th>
<th>0.14.5</th>
<th>0.17.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB1.I2.E</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.LONG.V2">INT:MUX.LONG.V2</th>
<th>0.11.5</th>
<th>0.9.5</th>
<th>0.13.5</th>
<th>0.10.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-INT:MUX.LONG.V3">INT:MUX.LONG.V3</th>
<th>0.23.5</th>
<th>0.20.5</th>
<th>0.21.5</th>
<th>0.22.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-IO0:I1MUX">IO0:I1MUX</th>
<th>0.17.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO0:I2MUX">IO0:I2MUX</th>
<th>0.20.0</th>
<th>0.20.1</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO1:I1MUX">IO1:I1MUX</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.15.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO1:I2MUX">IO1:I2MUX</th>
<th>0.12.0</th>
<th>0.12.1</th>
<th>0.13.0</th>
</tr>
</thead>
<tbody>
<tr><td>I</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IQL</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IQ</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-IO0:IFF_D">IO0:IFF_D</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO1:IFF_D">IO1:IFF_D</th>
<th>0.13.1</th>
</tr>
</thead>
<tbody>
<tr><td>DELAY</td>
<td>0</td>
</tr>
<tr><td>I</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-IO0:MUX.OFF_D">IO0:MUX.OFF_D</th>
<th>0.26.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO1:MUX.OFF_D">IO1:MUX.OFF_D</th>
<th>0.6.0</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-IO0:OMUX">IO0:OMUX</th>
<th>0.27.0</th>
<th>0.24.2</th>
<th>0.25.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO1:OMUX">IO1:OMUX</th>
<th>0.5.0</th>
<th>0.6.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O1.INV</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>O2.INV</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-IO0:PULL">IO0:PULL</th>
<th>0.21.1</th>
<th>0.24.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO1:PULL">IO1:PULL</th>
<th>0.11.1</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PULLDOWN</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS-IO0:SLEW">IO0:SLEW</th>
<th>0.30.0</th>
<th>0.31.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS-IO1:SLEW">IO1:SLEW</th>
<th>0.2.0</th>
<th>0.1.0</th>
</tr>
</thead>
<tbody>
<tr><td>FAST</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MEDSLOW</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>MEDFAST</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SLOW</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-iobsl"><a class="header" href="#tile-iobsl">Tile IO.BS.L</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-11"><a class="header" href="#switchbox-int-11">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.BS.L switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="6">TCELL0_SINGLE.H0</td><td>TCELL0_GND</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.FX.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H0.E</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H1</td><td>TCELL0_OUT.CLB.FXQ.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H1.E</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.FX.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.V3</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.FXQ.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.IO.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V1</td><td>TCELL0_LONG.IO.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="10">TCELL0_SINGLE.V2</td><td>TCELL0_GND</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="10">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.H3</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H0.0</td><td>TCELL0_OUT.CLB.FXQ.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_DOUBLE.H0.1</td><td>TCELL0_OUT.CLB.FX.S</td><td>pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.H0.2</td><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.H1.0</td><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_DOUBLE.H1.1</td><td>TCELL0_OUT.BT.IOB1.I2</td><td>pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.H1.2</td><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_DOUBLE.V0.0</td><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V0.1</td><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.V0.2</td><td>TCELL0_DOUBLE.H0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_DOUBLE.V1.0</td><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V1.1</td><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_DOUBLE.V1.2</td><td>TCELL0_DOUBLE.H1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.S.0</td><td>TCELL0_IO.DBUF.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.0.S.1</td><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.S.2</td><td>TCELL0_IO.DBUF.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.S.0</td><td>TCELL0_IO.DBUF.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.1.S.1</td><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.S.2</td><td>TCELL0_IO.DBUF.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.H0</td><td>TCELL0_IO.DOUBLE.0.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.H1</td><td>TCELL0_IO.DOUBLE.0.S.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.2</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H2</td><td>TCELL0_SINGLE.V2</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H3</td><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.V0</td><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.V1</td><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.V2</td><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.V3</td><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.H0</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.H1</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.F2</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.G2</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.C2</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.F4</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.G4</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="12">TCELL0_IMUX.CLB.C4</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H0.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.H1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB0.O1</td><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.OK</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.IK</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.TS</td><td>TCELL0_IO.DOUBLE.0.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB1.O1</td><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL2_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.OK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.IK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.TS</td><td>TCELL0_IO.DOUBLE.0.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.S.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.S.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-io0-11"><a class="header" href="#bel-io0-11">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.BS.L bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKIN</td><td>output</td><td>TCELL0:OUT.IOB.CLKIN</td></tr>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.BT.IOB0.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.BT.IOB0.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB0.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB0.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.F4</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB0.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-11"><a class="header" href="#bel-io1-11">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.BS.L bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.BT.IOB1.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.BT.IOB1.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB1.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB1.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.G4</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB1.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec0-11"><a class="header" href="#bel-dec0-11">Bel DEC0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.BS.L bel DEC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.BT.IOB0.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec1-11"><a class="header" href="#bel-dec1-11">Bel DEC1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.BS.L bel DEC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.CLB.C4</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec2-11"><a class="header" href="#bel-dec2-11">Bel DEC2</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.BS.L bel DEC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.BT.IOB1.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-11"><a class="header" href="#bel-wires-11">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.BS.L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:DEC.H0</td><td>DEC0.O1, DEC1.O1, DEC2.O1</td></tr>
<tr><td>TCELL0:DEC.H1</td><td>DEC0.O2, DEC1.O2, DEC2.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.F4</td><td>IO0.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.G4</td><td>IO1.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.C4</td><td>DEC1.I</td></tr>
<tr><td>TCELL0:IMUX.IOB0.O1</td><td>IO0.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB0.OK</td><td>IO0.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.IK</td><td>IO0.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.TS</td><td>IO0.T</td></tr>
<tr><td>TCELL0:IMUX.IOB1.O1</td><td>IO1.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB1.OK</td><td>IO1.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.IK</td><td>IO1.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.TS</td><td>IO1.T</td></tr>
<tr><td>TCELL0:OUT.BT.IOB0.I1</td><td>IO0.I1, DEC0.I</td></tr>
<tr><td>TCELL0:OUT.BT.IOB0.I2</td><td>IO0.I2</td></tr>
<tr><td>TCELL0:OUT.BT.IOB1.I1</td><td>IO1.I1, DEC2.I</td></tr>
<tr><td>TCELL0:OUT.BT.IOB1.I2</td><td>IO1.I2</td></tr>
<tr><td>TCELL0:OUT.IOB.CLKIN</td><td>IO0.CLKIN</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-11"><a class="header" href="#bitstream-11">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.BS.L bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="0.31.9">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S</a>
</td>
<td title="0.30.9">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.29.9">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</a>
</td>
<td title="0.28.9">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">~INT:BIPASS.SINGLE.H0.SINGLE.H0.E</a>
</td>
<td title="0.27.9">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H0.SINGLE.V0">~INT:BIPASS.SINGLE.H0.SINGLE.V0</a>
</td>
<td title="0.26.9">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V0.S</a>
</td>
<td>-</td>
<td title="0.24.9">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2</a>
</td>
<td title="0.23.9">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0">~INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0</a>
</td>
<td title="0.22.9">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2</a>
</td>
<td title="0.21.9">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0</a>
</td>
<td title="0.20.9">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2</a>
</td>
<td title="0.19.9">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2">~INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2</a>
</td>
<td>-</td>
<td title="0.17.9">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.16.9">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.13.9">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V2.0.GND">~INT:PASS.SINGLE.V2.0.GND</a>
</td>
<td title="0.12.9">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H0.0.GND">~INT:PASS.SINGLE.H0.0.GND</a>
</td>
<td title="0.11.9">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[2]</a>
</td>
<td title="0.10.9">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[4]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[2]</a>
</td>
<td title="0.8.9">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[0]</a>
</td>
<td title="0.7.9">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[6]</a>
</td>
<td>-</td>
<td title="0.5.9">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[4]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[2]</a>
</td>
<td title="0.3.9">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[0]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[4]</a>
</td>
<td title="0.1.9">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[2]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[4]</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td title="0.30.8">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S</a>
</td>
<td title="0.29.8">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.28.8">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</a>
</td>
<td title="0.27.8">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">~INT:BIPASS.SINGLE.H2.SINGLE.H2.E</a>
</td>
<td title="0.26.8">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H2.SINGLE.V2">~INT:BIPASS.SINGLE.H2.SINGLE.V2</a>
</td>
<td title="0.25.8">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.SINGLE.V2.S</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.20.8">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.19.8">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td title="0.18.8">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S</a>
</td>
<td title="0.17.8">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.11.8">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[1]</a>
</td>
<td title="0.10.8">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[3]</a>
</td>
<td title="0.9.8">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[4]</a>
</td>
<td title="0.8.8">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[6]</a>
</td>
<td title="0.7.8">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[3]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[6]</a>
</td>
<td title="0.5.8">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[2]</a>
</td>
<td title="0.4.8">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[3]</a>
</td>
<td title="0.3.8">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[3]</a>
</td>
<td title="0.2.8">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[5]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[1]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[6]</a>
</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td title="0.30.7">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V2.0.LONG.H2">~INT:PASS.SINGLE.V2.0.LONG.H2</a>
</td>
<td title="0.29.7">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H1.E.0.LONG.V1">~INT:PASS.SINGLE.H1.E.0.LONG.V1</a>
</td>
<td title="0.28.7">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.27.7">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.26.7">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.25.7">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H2.0.LONG.V2">~INT:PASS.SINGLE.H2.0.LONG.V2</a>
</td>
<td title="0.24.7">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V3.0.LONG.H3">~INT:PASS.SINGLE.V3.0.LONG.H3</a>
</td>
<td title="0.23.7">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2</a>
</td>
<td title="0.22.7">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0">~INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0</a>
</td>
<td title="0.21.7">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2</a>
</td>
<td title="0.20.7">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0</a>
</td>
<td title="0.19.7">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2</a>
</td>
<td title="0.18.7">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2">~INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2</a>
</td>
<td title="0.17.7">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H3.0.LONG.V3">~INT:PASS.SINGLE.H3.0.LONG.V3</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.14.7">
<a href="#tile-xc4000a-IO.BS.L-INT:BUF.LONG.V1.0.SINGLE.H1.E">~INT:BUF.LONG.V1.0.SINGLE.H1.E</a>
</td>
<td title="0.13.7">
<a href="#tile-xc4000a-IO.BS.L-INT:BUF.LONG.V3.0.SINGLE.H3">~INT:BUF.LONG.V3.0.SINGLE.H3</a>
</td>
<td title="0.12.7">
<a href="#tile-xc4000a-IO.BS.L-INT:BUF.LONG.V2.0.SINGLE.H2">~INT:BUF.LONG.V2.0.SINGLE.H2</a>
</td>
<td title="0.11.7">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[0]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2[5]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[5]</a>
</td>
<td title="0.8.7">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[0]</a>
</td>
<td title="0.7.7">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[3]</a>
</td>
<td title="0.6.7">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[1]</a>
</td>
<td title="0.5.7">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[0]</a>
</td>
<td title="0.4.7">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[6]</a>
</td>
<td title="0.3.7">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[4]</a>
</td>
<td title="0.2.7">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[5]</a>
</td>
<td title="0.1.7">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[0]</a>
</td>
<td title="0.0.7">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2[3]</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td title="0.30.6">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H0.E.0.LONG.V0">~INT:PASS.SINGLE.H0.E.0.LONG.V0</a>
</td>
<td title="0.29.6">
<a href="#tile-xc4000a-IO.BS.L-INT:BUF.LONG.V0.0.SINGLE.H0.E">~INT:BUF.LONG.V0.0.SINGLE.H0.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.26.6">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.25.6">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.24.6">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.6">
<a href="#tile-xc4000a-IO.BS.L-INT:BUF.LONG.H3.0.SINGLE.V3">~INT:BUF.LONG.H3.0.SINGLE.V3</a>
</td>
<td title="0.20.6">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H2.0.OUT.BT.IOB1.I2">~INT:PASS.SINGLE.H2.0.OUT.BT.IOB1.I2</a>
</td>
<td title="0.19.6">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.DOUBLE.H1.1.0.OUT.BT.IOB1.I2">~INT:PASS.DOUBLE.H1.1.0.OUT.BT.IOB1.I2</a>
</td>
<td title="0.18.6">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.DOUBLE.H1.0.0.OUT.BT.IOB0.I2">~INT:PASS.DOUBLE.H1.0.0.OUT.BT.IOB0.I2</a>
</td>
<td>-</td>
<td title="0.16.6">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H0.0.OUT.BT.IOB1.I2">~INT:PASS.SINGLE.H0.0.OUT.BT.IOB1.I2</a>
</td>
<td title="0.15.6">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H3.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.H3.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.14.6">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H1.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.H1.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.13.6">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H2.0.OUT.CLB.FX.S">~INT:PASS.SINGLE.H2.0.OUT.CLB.FX.S</a>
</td>
<td title="0.12.6">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.DOUBLE.H0.1.0.OUT.CLB.FX.S">~INT:PASS.DOUBLE.H0.1.0.OUT.CLB.FX.S</a>
</td>
<td title="0.11.6">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H0.0.OUT.CLB.FX.S">~INT:PASS.SINGLE.H0.0.OUT.CLB.FX.S</a>
</td>
<td title="0.10.6">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H3.0.OUT.CLB.FXQ.S">~INT:PASS.SINGLE.H3.0.OUT.CLB.FXQ.S</a>
</td>
<td title="0.9.6">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H1.0.OUT.CLB.FXQ.S">~INT:PASS.SINGLE.H1.0.OUT.CLB.FXQ.S</a>
</td>
<td title="0.8.6">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.DOUBLE.H0.0.0.OUT.CLB.FXQ.S">~INT:PASS.DOUBLE.H0.0.0.OUT.CLB.FXQ.S</a>
</td>
<td title="0.7.6">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4[1]</a>
</td>
<td title="0.6.6">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4[5]</a>
</td>
<td title="0.5.6">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[5]</a>
</td>
<td title="0.4.6">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4[1]</a>
</td>
<td title="0.3.6">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[1]</a>
</td>
<td title="0.2.6">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[6]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[2]</a>
</td>
<td title="0.0.6">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2[7]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.31.5">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V0.0.LONG.IO.H0">~INT:PASS.SINGLE.V0.0.LONG.IO.H0</a>
</td>
<td title="0.30.5">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1">~INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.29.5">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E">~INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.28.5">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V0.0.DEC.H1">~INT:PASS.SINGLE.V0.0.DEC.H1</a>
</td>
<td title="0.27.5">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.V0">INT:MUX.LONG.V0[3]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.V0">INT:MUX.LONG.V0[0]</a>
</td>
<td title="0.25.5">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.V0">INT:MUX.LONG.V0[1]</a>
</td>
<td title="0.24.5">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.V0">INT:MUX.LONG.V0[2]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.V3">INT:MUX.LONG.V3[3]</a>
</td>
<td title="0.22.5">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.V3">INT:MUX.LONG.V3[0]</a>
</td>
<td title="0.21.5">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.V3">INT:MUX.LONG.V3[1]</a>
</td>
<td title="0.20.5">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.V3">INT:MUX.LONG.V3[2]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V3.0.DEC.H0">~INT:PASS.SINGLE.V3.0.DEC.H0</a>
</td>
<td title="0.18.5">
<a href="#tile-xc4000a-IO.BS.L-INT:BUF.LONG.H2.0.SINGLE.V2">~INT:BUF.LONG.H2.0.SINGLE.V2</a>
</td>
<td title="0.17.5">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E">~INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.16.5">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E">~INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.15.5">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.V1">INT:MUX.LONG.V1[3]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.V1">INT:MUX.LONG.V1[1]</a>
</td>
<td title="0.13.5">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.V2">INT:MUX.LONG.V2[1]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.V1">INT:MUX.LONG.V1[2]</a>
</td>
<td title="0.11.5">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.V2">INT:MUX.LONG.V2[3]</a>
</td>
<td title="0.10.5">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.V2">INT:MUX.LONG.V2[0]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.V2">INT:MUX.LONG.V2[2]</a>
</td>
<td title="0.8.5">
<a href="#tile-xc4000a-IO.BS.L-DEC1:O1_P">~DEC1:O1_P</a>
</td>
<td title="0.7.5">
<a href="#tile-xc4000a-IO.BS.L-DEC2:O1_N">~DEC2:O1_N</a>
</td>
<td title="0.6.5">
<a href="#tile-xc4000a-IO.BS.L-DEC0:O1_P">~DEC0:O1_P</a>
</td>
<td title="0.5.5">
<a href="#tile-xc4000a-IO.BS.L-DEC0:O1_N">DEC0:O1_N</a>
</td>
<td title="0.4.5">
<a href="#tile-xc4000a-IO.BS.L-DEC2:O1_P">DEC2:O1_P</a>
</td>
<td title="0.3.5">
<a href="#tile-xc4000a-IO.BS.L-DEC0:O2_P">~DEC0:O2_P</a>
</td>
<td title="0.2.5">
<a href="#tile-xc4000a-IO.BS.L-DEC2:O2_N">~DEC2:O2_N</a>
</td>
<td title="0.1.5">
<a href="#tile-xc4000a-IO.BS.L-DEC0:O2_N">DEC0:O2_N</a>
</td>
<td title="0.0.5">
<a href="#tile-xc4000a-IO.BS.L-DEC2:O2_P">DEC2:O2_P</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.31.4">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V2.0.LONG.IO.H0">~INT:PASS.SINGLE.V2.0.LONG.IO.H0</a>
</td>
<td title="0.30.4">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1">~INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.29.4">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E">~INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.28.4">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E">~INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.27.4">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V2.0.DEC.H1">~INT:PASS.SINGLE.V2.0.DEC.H1</a>
</td>
<td title="0.26.4">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1">~INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.25.4">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V1.0.LONG.IO.H1">~INT:PASS.SINGLE.V1.0.LONG.IO.H1</a>
</td>
<td title="0.24.4">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E">~INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.23.4">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.22.4">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V1.0.DEC.H0">~INT:PASS.SINGLE.V1.0.DEC.H0</a>
</td>
<td title="0.21.4">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.20.4">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V3.0.LONG.IO.H1">~INT:PASS.SINGLE.V3.0.LONG.IO.H1</a>
</td>
<td title="0.19.4">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2">~INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.18.4">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.IO.DOUBLE.0.S.0.0.IO.DBUF.H1">~INT:PASS.IO.DOUBLE.0.S.0.0.IO.DBUF.H1</a>
</td>
<td title="0.17.4">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.V1">INT:MUX.LONG.V1[0]</a>
</td>
<td title="0.16.4">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.IO.DOUBLE.1.S.0.0.IO.DBUF.H1">~INT:PASS.IO.DOUBLE.1.S.0.0.IO.DBUF.H1</a>
</td>
<td title="0.15.4">
<a href="#tile-xc4000a-IO.BS.L-IO0:READBACK_I1">~IO0:READBACK_I1</a>
</td>
<td title="0.14.4">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0[1]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc4000a-IO.BS.L-IO0:READBACK_I2">~IO0:READBACK_I2</a>
</td>
<td title="0.12.4">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0[0]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.IO.DOUBLE.1.S.2.0.IO.DBUF.H0">~INT:PASS.IO.DOUBLE.1.S.2.0.IO.DBUF.H0</a>
</td>
<td title="0.10.4">
<a href="#tile-xc4000a-IO.BS.L-INT:PASS.IO.DOUBLE.0.S.2.0.IO.DBUF.H0">~INT:PASS.IO.DOUBLE.0.S.2.0.IO.DBUF.H0</a>
</td>
<td title="0.9.4">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1[1]</a>
</td>
<td title="0.8.4">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1[0]</a>
</td>
<td title="0.7.4">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.0">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.0</a>
</td>
<td title="0.6.4">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.1">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.1</a>
</td>
<td title="0.5.4">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.1">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.1</a>
</td>
<td title="0.4.4">
<a href="#tile-xc4000a-IO.BS.L-DEC1:O1_N">DEC1:O1_N</a>
</td>
<td title="0.3.4">
<a href="#tile-xc4000a-IO.BS.L-DEC1:O2_P">~DEC1:O2_P</a>
</td>
<td title="0.2.4">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.1">~INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.1</a>
</td>
<td title="0.1.4">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[4]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc4000a-IO.BS.L-DEC1:O2_N">DEC1:O2_N</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.31.3">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[5]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[4]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.2">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.2</a>
</td>
<td title="0.28.3">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.2">~INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.2</a>
</td>
<td title="0.27.3">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.2">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.2</a>
</td>
<td title="0.26.3">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.0">~INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.0</a>
</td>
<td title="0.25.3">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.0">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.0</a>
</td>
<td title="0.24.3">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.0">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.0</a>
</td>
<td title="0.23.3">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.IO.DOUBLE.0.S.0.IO.DOUBLE.0.S.2">~INT:BIPASS.IO.DOUBLE.0.S.0.IO.DOUBLE.0.S.2</a>
</td>
<td title="0.22.3">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.1">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.1</a>
</td>
<td title="0.21.3">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.1">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.1">~INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.1</a>
</td>
<td title="0.18.3">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.2">~INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.2</a>
</td>
<td title="0.17.3">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.2">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.2</a>
</td>
<td title="0.16.3">
<a href="#tile-xc4000a-IO.BS.L-IO1:READBACK_I1">~IO1:READBACK_I1</a>
</td>
<td title="0.15.3">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.2">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.2</a>
</td>
<td title="0.14.3">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.IO.DOUBLE.1.S.0.IO.DOUBLE.1.S.2">~INT:BIPASS.IO.DOUBLE.1.S.0.IO.DOUBLE.1.S.2</a>
</td>
<td title="0.13.3">
<a href="#tile-xc4000a-IO.BS.L-IO1:READBACK_I2">~IO1:READBACK_I2</a>
</td>
<td title="0.12.3">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.0">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.0</a>
</td>
<td title="0.11.3">
<a href="#tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.0">~INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[1]</a>
</td>
<td title="0.9.3">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[0]</a>
</td>
<td title="0.8.3">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[2]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[3]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[0]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[2]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[1]</a>
</td>
<td title="0.3.3">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[3]</a>
</td>
<td title="0.2.3">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[4]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[1]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[7]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.31.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[6]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[0]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[3]</a>
</td>
<td title="0.28.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[2]</a>
</td>
<td title="0.27.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[1]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[4]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[5]</a>
</td>
<td title="0.24.2">
<a href="#tile-xc4000a-IO.BS.L-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[7]</a>
</td>
<td title="0.22.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[0]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[4]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[1]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[3]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[3]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[2]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[1]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[4]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[5]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[3]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[4]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[5]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[4]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[2]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[3]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc4000a-IO.BS.L-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[5]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc4000a-IO.BS.L-IO1:READBACK_OFF">~IO1:READBACK_OFF</a>
</td>
<td title="0.3.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[0]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[1]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[2]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[7]</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td title="0.30.1">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[6]</a>
</td>
<td title="0.29.1">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[0]</a>
</td>
<td title="0.28.1">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[3]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[2]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[1]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc4000a-IO.BS.L-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.24.1">
<a href="#tile-xc4000a-IO.BS.L-IO0:READBACK_OFF">~IO0:READBACK_OFF</a>
</td>
<td title="0.23.1">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[7]</a>
</td>
<td title="0.22.1">
<a href="#tile-xc4000a-IO.BS.L-IO0:I2MUX">IO0:I2MUX[0]</a>
</td>
<td title="0.21.1">
<a href="#tile-xc4000a-IO.BS.L-IO0:PULL">IO0:PULL[1]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc4000a-IO.BS.L-IO0:I2MUX">IO0:I2MUX[1]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc4000a-IO.BS.L-IO0:IFF_SRVAL">~IO0:IFF_SRVAL</a>
</td>
<td title="0.18.1">
<a href="#tile-xc4000a-IO.BS.L-IO0:IFF_D">IO0:IFF_D[0]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[0]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[2]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[1]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[0]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc4000a-IO.BS.L-IO1:IFF_D">IO1:IFF_D[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc4000a-IO.BS.L-IO1:I2MUX">IO1:I2MUX[1]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc4000a-IO.BS.L-IO1:PULL">IO1:PULL[1]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc4000a-IO.BS.L-IO1:OFF_SRVAL">~IO1:OFF_SRVAL</a>
</td>
<td title="0.9.1">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc4000a-IO.BS.L-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[3]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[6]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[3]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[4]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[4]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[5]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[0]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.31.0">
<a href="#tile-xc4000a-IO.BS.L-IO0:SLEW">IO0:SLEW[0]</a>
</td>
<td title="0.30.0">
<a href="#tile-xc4000a-IO.BS.L-IO0:SLEW">IO0:SLEW[1]</a>
</td>
<td title="0.29.0">
<a href="#tile-xc4000a-IO.BS.L-IO0:INV.T">~IO0:INV.T</a>
</td>
<td title="0.28.0">
<a href="#tile-xc4000a-IO.BS.L-IO0:INV.OFF_CLK">~IO0:INV.OFF_CLK</a>
</td>
<td title="0.27.0">
<a href="#tile-xc4000a-IO.BS.L-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc4000a-IO.BS.L-IO0:MUX.OFF_D">IO0:MUX.OFF_D[0]</a>
</td>
<td title="0.25.0">
<a href="#tile-xc4000a-IO.BS.L-IO0:INV.OFF_D">~IO0:INV.OFF_D</a>
</td>
<td title="0.24.0">
<a href="#tile-xc4000a-IO.BS.L-IO0:PULL">IO0:PULL[0]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc4000a-IO.BS.L-IO0:OFF_USED">IO0:OFF_USED</a>
</td>
<td title="0.22.0">
<a href="#tile-xc4000a-IO.BS.L-IO0:OFF_SRVAL">~IO0:OFF_SRVAL</a>
</td>
<td title="0.21.0">
<a href="#tile-xc4000a-IO.BS.L-IO0:INV.IFF_CLK">~IO0:INV.IFF_CLK</a>
</td>
<td title="0.20.0">
<a href="#tile-xc4000a-IO.BS.L-IO0:I2MUX">IO0:I2MUX[2]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc4000a-IO.BS.L-IO0:I1MUX">IO0:I1MUX[1]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc4000a-IO.BS.L-IO0:I1MUX">IO0:I1MUX[0]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc4000a-IO.BS.L-IO0:I1MUX">IO0:I1MUX[2]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc4000a-IO.BS.L-IO1:I1MUX">IO1:I1MUX[1]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc4000a-IO.BS.L-IO1:I1MUX">IO1:I1MUX[0]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc4000a-IO.BS.L-IO1:I1MUX">IO1:I1MUX[2]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc4000a-IO.BS.L-IO1:I2MUX">IO1:I2MUX[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc4000a-IO.BS.L-IO1:I2MUX">IO1:I2MUX[2]</a>
</td>
<td title="0.11.0">
<a href="#tile-xc4000a-IO.BS.L-IO1:INV.IFF_CLK">~IO1:INV.IFF_CLK</a>
</td>
<td title="0.10.0">
<a href="#tile-xc4000a-IO.BS.L-IO1:IFF_SRVAL">~IO1:IFF_SRVAL</a>
</td>
<td title="0.9.0">
<a href="#tile-xc4000a-IO.BS.L-IO1:OFF_USED">IO1:OFF_USED</a>
</td>
<td title="0.8.0">
<a href="#tile-xc4000a-IO.BS.L-IO1:PULL">IO1:PULL[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc4000a-IO.BS.L-IO1:INV.OFF_D">~IO1:INV.OFF_D</a>
</td>
<td title="0.6.0">
<a href="#tile-xc4000a-IO.BS.L-IO1:MUX.OFF_D">IO1:MUX.OFF_D[0]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc4000a-IO.BS.L-IO1:OMUX">IO1:OMUX[2]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc4000a-IO.BS.L-IO1:INV.OFF_CLK">~IO1:INV.OFF_CLK</a>
</td>
<td title="0.3.0">
<a href="#tile-xc4000a-IO.BS.L-IO1:INV.T">~IO1:INV.T</a>
</td>
<td title="0.2.0">
<a href="#tile-xc4000a-IO.BS.L-IO1:SLEW">IO1:SLEW[1]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc4000a-IO.BS.L-IO1:SLEW">IO1:SLEW[0]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[2]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-DEC0:O1_N">DEC0:O1_N</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-DEC0:O2_N">DEC0:O2_N</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-DEC1:O1_N">DEC1:O1_N</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-DEC1:O2_N">DEC1:O2_N</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-DEC2:O1_P">DEC2:O1_P</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-DEC2:O2_P">DEC2:O2_P</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO0:OFF_USED">IO0:OFF_USED</th>
<th>0.23.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO1:OFF_USED">IO1:OFF_USED</th>
<th>0.9.0</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-DEC0:O1_P">DEC0:O1_P</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-DEC0:O2_P">DEC0:O2_P</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-DEC1:O1_P">DEC1:O1_P</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-DEC1:O2_P">DEC1:O2_P</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-DEC2:O1_N">DEC2:O1_N</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-DEC2:O2_N">DEC2:O2_N</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2">INT:BIPASS.DOUBLE.H0.0.DOUBLE.H0.2</th>
<th>0.20.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0">INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.0</th>
<th>0.21.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2">INT:BIPASS.DOUBLE.H0.0.DOUBLE.V0.2</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0">INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.0</th>
<th>0.23.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2">INT:BIPASS.DOUBLE.H0.2.DOUBLE.V0.2</th>
<th>0.24.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2">INT:BIPASS.DOUBLE.H1.0.DOUBLE.H1.2</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0">INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.0</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2">INT:BIPASS.DOUBLE.H1.0.DOUBLE.V1.2</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0">INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.0</th>
<th>0.22.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2">INT:BIPASS.DOUBLE.H1.2.DOUBLE.V1.2</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2">INT:BIPASS.DOUBLE.V0.0.DOUBLE.V0.2</th>
<th>0.22.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.0">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.0</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.1">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.1</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.2">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.S.2</th>
<th>0.15.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.0">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.0</th>
<th>0.25.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.1">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.1</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.2">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.S.2</th>
<th>0.29.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2">INT:BIPASS.DOUBLE.V1.0.DOUBLE.V1.2</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.0">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.0</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.1">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.2">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.S.2</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.0">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.0</th>
<th>0.7.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.1">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.1</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.2">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.S.2</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.IO.DOUBLE.0.S.0.IO.DOUBLE.0.S.2">INT:BIPASS.IO.DOUBLE.0.S.0.IO.DOUBLE.0.S.2</th>
<th>0.23.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.IO.DOUBLE.1.S.0.IO.DOUBLE.1.S.2">INT:BIPASS.IO.DOUBLE.1.S.0.IO.DOUBLE.1.S.2</th>
<th>0.14.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.30.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</th>
<th>0.29.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">INT:BIPASS.SINGLE.H0.SINGLE.H0.E</th>
<th>0.28.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H0.SINGLE.V0">INT:BIPASS.SINGLE.H0.SINGLE.V0</th>
<th>0.27.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.SINGLE.V0.S</th>
<th>0.26.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.19.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.E.SINGLE.V1.S</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.17.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.29.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</th>
<th>0.28.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">INT:BIPASS.SINGLE.H2.SINGLE.H2.E</th>
<th>0.27.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H2.SINGLE.V2">INT:BIPASS.SINGLE.H2.SINGLE.V2</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.SINGLE.V2.S</th>
<th>0.25.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.E.SINGLE.V3.S</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.25.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.26.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.1">INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.S.1</th>
<th>0.19.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">INT:BIPASS.SINGLE.V0.SINGLE.V0.S</th>
<th>0.31.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.0">INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.0</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.2">INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.S.2</th>
<th>0.28.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.20.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.1">INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.S.1</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">INT:BIPASS.SINGLE.V2.SINGLE.V2.S</th>
<th>0.30.8</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.0">INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.2">INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.S.2</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BUF.LONG.H2.0.SINGLE.V2">INT:BUF.LONG.H2.0.SINGLE.V2</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BUF.LONG.H3.0.SINGLE.V3">INT:BUF.LONG.H3.0.SINGLE.V3</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BUF.LONG.V0.0.SINGLE.H0.E">INT:BUF.LONG.V0.0.SINGLE.H0.E</th>
<th>0.29.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BUF.LONG.V1.0.SINGLE.H1.E">INT:BUF.LONG.V1.0.SINGLE.H1.E</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BUF.LONG.V2.0.SINGLE.H2">INT:BUF.LONG.V2.0.SINGLE.H2</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:BUF.LONG.V3.0.SINGLE.H3">INT:BUF.LONG.V3.0.SINGLE.H3</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.DOUBLE.H0.0.0.OUT.CLB.FXQ.S">INT:PASS.DOUBLE.H0.0.0.OUT.CLB.FXQ.S</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.DOUBLE.H0.1.0.OUT.CLB.FX.S">INT:PASS.DOUBLE.H0.1.0.OUT.CLB.FX.S</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.DOUBLE.H1.0.0.OUT.BT.IOB0.I2">INT:PASS.DOUBLE.H1.0.0.OUT.BT.IOB0.I2</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.DOUBLE.H1.1.0.OUT.BT.IOB1.I2">INT:PASS.DOUBLE.H1.1.0.OUT.BT.IOB1.I2</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E">INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E</th>
<th>0.28.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1">INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1</th>
<th>0.26.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2">INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E">INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.IO.DOUBLE.0.S.0.0.IO.DBUF.H1">INT:PASS.IO.DOUBLE.0.S.0.0.IO.DBUF.H1</th>
<th>0.18.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.IO.DOUBLE.0.S.2.0.IO.DBUF.H0">INT:PASS.IO.DOUBLE.0.S.2.0.IO.DBUF.H0</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.IO.DOUBLE.1.S.0.0.IO.DBUF.H1">INT:PASS.IO.DOUBLE.1.S.0.0.IO.DBUF.H1</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.IO.DOUBLE.1.S.2.0.IO.DBUF.H0">INT:PASS.IO.DOUBLE.1.S.2.0.IO.DBUF.H0</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H0.0.GND">INT:PASS.SINGLE.H0.0.GND</th>
<th>0.12.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H0.0.OUT.BT.IOB1.I2">INT:PASS.SINGLE.H0.0.OUT.BT.IOB1.I2</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H0.0.OUT.CLB.FX.S">INT:PASS.SINGLE.H0.0.OUT.CLB.FX.S</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H0.E.0.LONG.V0">INT:PASS.SINGLE.H0.E.0.LONG.V0</th>
<th>0.30.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H1.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.H1.0.OUT.BT.IOB0.I2</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H1.0.OUT.CLB.FXQ.S">INT:PASS.SINGLE.H1.0.OUT.CLB.FXQ.S</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H1.E.0.LONG.V1">INT:PASS.SINGLE.H1.E.0.LONG.V1</th>
<th>0.29.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H2.0.LONG.V2">INT:PASS.SINGLE.H2.0.LONG.V2</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H2.0.OUT.BT.IOB1.I2">INT:PASS.SINGLE.H2.0.OUT.BT.IOB1.I2</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H2.0.OUT.CLB.FX.S">INT:PASS.SINGLE.H2.0.OUT.CLB.FX.S</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H3.0.LONG.V3">INT:PASS.SINGLE.H3.0.LONG.V3</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H3.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.H3.0.OUT.BT.IOB0.I2</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.H3.0.OUT.CLB.FXQ.S">INT:PASS.SINGLE.H3.0.OUT.CLB.FXQ.S</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V0.0.DEC.H1">INT:PASS.SINGLE.V0.0.DEC.H1</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V0.0.LONG.IO.H0">INT:PASS.SINGLE.V0.0.LONG.IO.H0</th>
<th>0.31.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1">INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1</th>
<th>0.30.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E">INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E</th>
<th>0.29.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V1.0.DEC.H0">INT:PASS.SINGLE.V1.0.DEC.H0</th>
<th>0.22.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V1.0.LONG.IO.H1">INT:PASS.SINGLE.V1.0.LONG.IO.H1</th>
<th>0.25.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2</th>
<th>0.23.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E">INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E</th>
<th>0.24.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V2.0.DEC.H1">INT:PASS.SINGLE.V2.0.DEC.H1</th>
<th>0.27.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V2.0.GND">INT:PASS.SINGLE.V2.0.GND</th>
<th>0.13.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V2.0.LONG.H2">INT:PASS.SINGLE.V2.0.LONG.H2</th>
<th>0.30.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V2.0.LONG.IO.H0">INT:PASS.SINGLE.V2.0.LONG.IO.H0</th>
<th>0.31.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1">INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1</th>
<th>0.30.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E">INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E</th>
<th>0.29.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V3.0.DEC.H0">INT:PASS.SINGLE.V3.0.DEC.H0</th>
<th>0.19.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V3.0.LONG.H3">INT:PASS.SINGLE.V3.0.LONG.H3</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V3.0.LONG.IO.H1">INT:PASS.SINGLE.V3.0.LONG.IO.H1</th>
<th>0.20.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E">INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E</th>
<th>0.17.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO0:IFF_SRVAL">IO0:IFF_SRVAL</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO0:INV.IFF_CLK">IO0:INV.IFF_CLK</th>
<th>0.21.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO0:INV.OFF_CLK">IO0:INV.OFF_CLK</th>
<th>0.28.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO0:INV.OFF_D">IO0:INV.OFF_D</th>
<th>0.25.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO0:INV.T">IO0:INV.T</th>
<th>0.29.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO0:OFF_SRVAL">IO0:OFF_SRVAL</th>
<th>0.22.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO0:READBACK_I1">IO0:READBACK_I1</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO0:READBACK_I2">IO0:READBACK_I2</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO0:READBACK_OFF">IO0:READBACK_OFF</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO1:IFF_SRVAL">IO1:IFF_SRVAL</th>
<th>0.10.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO1:INV.IFF_CLK">IO1:INV.IFF_CLK</th>
<th>0.11.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO1:INV.OFF_CLK">IO1:INV.OFF_CLK</th>
<th>0.4.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO1:INV.OFF_D">IO1:INV.OFF_D</th>
<th>0.7.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO1:INV.T">IO1:INV.T</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO1:OFF_SRVAL">IO1:OFF_SRVAL</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO1:READBACK_I1">IO1:READBACK_I1</th>
<th>0.16.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO1:READBACK_I2">IO1:READBACK_I2</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO1:READBACK_OFF">IO1:READBACK_OFF</th>
<th>0.4.2</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.C2">INT:MUX.IMUX.CLB.C2</th>
<th>0.0.8</th>
<th>0.2.8</th>
<th>0.0.9</th>
<th>0.0.7</th>
<th>0.1.9</th>
<th>0.1.8</th>
<th>0.1.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.C4">INT:MUX.IMUX.CLB.C4</th>
<th>0.7.9</th>
<th>0.9.7</th>
<th>0.10.9</th>
<th>0.7.7</th>
<th>0.9.9</th>
<th>0.7.6</th>
<th>0.8.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.F2">INT:MUX.IMUX.CLB.F2</th>
<th>0.8.8</th>
<th>0.10.7</th>
<th>0.9.8</th>
<th>0.10.8</th>
<th>0.11.9</th>
<th>0.11.8</th>
<th>0.11.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.F4">INT:MUX.IMUX.CLB.F4</th>
<th>0.6.8</th>
<th>0.6.6</th>
<th>0.5.9</th>
<th>0.7.8</th>
<th>0.5.8</th>
<th>0.6.7</th>
<th>0.8.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.G2">INT:MUX.IMUX.CLB.G2</th>
<th>0.0.6</th>
<th>0.2.6</th>
<th>0.2.7</th>
<th>0.2.9</th>
<th>0.3.8</th>
<th>0.1.6</th>
<th>0.3.6</th>
<th>0.3.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>COUT0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.IMUX.CLB.G4">INT:MUX.IMUX.CLB.G4</th>
<th>0.4.7</th>
<th>0.5.6</th>
<th>0.3.7</th>
<th>0.4.8</th>
<th>0.4.9</th>
<th>0.4.6</th>
<th>0.5.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.LONG.H3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.DOUBLE.H0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H0.0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.H1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK</th>
<th>0.23.1</th>
<th>0.30.1</th>
<th>0.25.2</th>
<th>0.30.3</th>
<th>0.28.1</th>
<th>0.27.1</th>
<th>0.26.1</th>
<th>0.29.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1</th>
<th>0.21.2</th>
<th>0.19.2</th>
<th>0.20.3</th>
<th>0.20.2</th>
<th>0.22.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK</th>
<th>0.23.2</th>
<th>0.31.2</th>
<th>0.31.3</th>
<th>0.26.2</th>
<th>0.29.2</th>
<th>0.28.2</th>
<th>0.27.2</th>
<th>0.30.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS</th>
<th>0.14.2</th>
<th>0.15.2</th>
<th>0.18.2</th>
<th>0.17.2</th>
<th>0.16.2</th>
<th>0.17.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.S.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.S.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK</th>
<th>0.0.2</th>
<th>0.6.1</th>
<th>0.5.2</th>
<th>0.3.1</th>
<th>0.7.1</th>
<th>0.1.2</th>
<th>0.2.2</th>
<th>0.3.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1</th>
<th>0.10.2</th>
<th>0.7.2</th>
<th>0.9.2</th>
<th>0.8.2</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.LONG.V0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.DOUBLE.V1.0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.LONG.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK</th>
<th>0.0.3</th>
<th>0.5.1</th>
<th>0.1.1</th>
<th>0.2.1</th>
<th>0.4.1</th>
<th>0.0.0</th>
<th>0.1.3</th>
<th>0.0.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS</th>
<th>0.11.2</th>
<th>0.12.2</th>
<th>0.13.2</th>
<th>0.16.1</th>
<th>0.15.1</th>
<th>0.14.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.S.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.S.0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0</th>
<th>0.14.4</th>
<th>0.12.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.S.0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.S.0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1</th>
<th>0.9.4</th>
<th>0.8.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.S.2</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.S.2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0</th>
<th>0.2.3</th>
<th>0.3.3</th>
<th>0.5.3</th>
<th>0.4.3</th>
<th>0.6.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1</th>
<th>0.1.4</th>
<th>0.7.3</th>
<th>0.8.3</th>
<th>0.10.3</th>
<th>0.9.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.LONG.V0">INT:MUX.LONG.V0</th>
<th>0.27.5</th>
<th>0.24.5</th>
<th>0.25.5</th>
<th>0.26.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB1.I2.E</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.LONG.V1">INT:MUX.LONG.V1</th>
<th>0.15.5</th>
<th>0.12.5</th>
<th>0.14.5</th>
<th>0.17.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB1.I2.E</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.LONG.V2">INT:MUX.LONG.V2</th>
<th>0.11.5</th>
<th>0.9.5</th>
<th>0.13.5</th>
<th>0.10.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-INT:MUX.LONG.V3">INT:MUX.LONG.V3</th>
<th>0.23.5</th>
<th>0.20.5</th>
<th>0.21.5</th>
<th>0.22.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-IO0:I1MUX">IO0:I1MUX</th>
<th>0.17.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO0:I2MUX">IO0:I2MUX</th>
<th>0.20.0</th>
<th>0.20.1</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO1:I1MUX">IO1:I1MUX</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.15.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO1:I2MUX">IO1:I2MUX</th>
<th>0.12.0</th>
<th>0.12.1</th>
<th>0.13.0</th>
</tr>
</thead>
<tbody>
<tr><td>I</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IQL</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IQ</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-IO0:IFF_D">IO0:IFF_D</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO1:IFF_D">IO1:IFF_D</th>
<th>0.13.1</th>
</tr>
</thead>
<tbody>
<tr><td>DELAY</td>
<td>0</td>
</tr>
<tr><td>I</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-IO0:MUX.OFF_D">IO0:MUX.OFF_D</th>
<th>0.26.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO1:MUX.OFF_D">IO1:MUX.OFF_D</th>
<th>0.6.0</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-IO0:OMUX">IO0:OMUX</th>
<th>0.27.0</th>
<th>0.24.2</th>
<th>0.25.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO1:OMUX">IO1:OMUX</th>
<th>0.5.0</th>
<th>0.6.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O1.INV</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>O2.INV</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-IO0:PULL">IO0:PULL</th>
<th>0.21.1</th>
<th>0.24.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO1:PULL">IO1:PULL</th>
<th>0.11.1</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PULLDOWN</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.BS.L-IO0:SLEW">IO0:SLEW</th>
<th>0.30.0</th>
<th>0.31.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.BS.L-IO1:SLEW">IO1:SLEW</th>
<th>0.2.0</th>
<th>0.1.0</th>
</tr>
</thead>
<tbody>
<tr><td>FAST</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MEDSLOW</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>MEDFAST</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SLOW</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-iot"><a class="header" href="#tile-iot">Tile IO.T</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-12"><a class="header" href="#switchbox-int-12">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.T switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="7">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V1</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.IO.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.IO.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V0.0</td><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V0.1</td><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V1.0</td><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V1.1</td><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.N.0</td><td>TCELL0_IO.DBUF.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.0.N.1</td><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.N.2</td><td>TCELL0_IO.DBUF.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.N.0</td><td>TCELL0_IO.DBUF.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.1.N.1</td><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.N.2</td><td>TCELL0_IO.DBUF.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.H0</td><td>TCELL0_IO.DOUBLE.0.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.H1</td><td>TCELL0_IO.DOUBLE.0.N.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_SINGLE.V1</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V0</td><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V1</td><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V2</td><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V3</td><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.H0</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.H1</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB0.O1</td><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.OK</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.IK</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.TS</td><td>TCELL0_IO.DOUBLE.0.N.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB1.O1</td><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.OK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.IK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.TS</td><td>TCELL0_IO.DOUBLE.0.N.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-io0-12"><a class="header" href="#bel-io0-12">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.T bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.BT.IOB0.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.BT.IOB0.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB0.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB0.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.F2.N</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB0.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-12"><a class="header" href="#bel-io1-12">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.T bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.BT.IOB1.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.BT.IOB1.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB1.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB1.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.G2.N</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB1.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec0-12"><a class="header" href="#bel-dec0-12">Bel DEC0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.T bel DEC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.BT.IOB0.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec1-12"><a class="header" href="#bel-dec1-12">Bel DEC1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.T bel DEC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.CLB.C2.N</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec2-12"><a class="header" href="#bel-dec2-12">Bel DEC2</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.T bel DEC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.BT.IOB1.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-12"><a class="header" href="#bel-wires-12">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.T bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:DEC.H0</td><td>DEC0.O1, DEC1.O1, DEC2.O1</td></tr>
<tr><td>TCELL0:DEC.H1</td><td>DEC0.O2, DEC1.O2, DEC2.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.F2.N</td><td>IO0.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.G2.N</td><td>IO1.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.C2.N</td><td>DEC1.I</td></tr>
<tr><td>TCELL0:IMUX.IOB0.O1</td><td>IO0.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB0.OK</td><td>IO0.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.IK</td><td>IO0.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.TS</td><td>IO0.T</td></tr>
<tr><td>TCELL0:IMUX.IOB1.O1</td><td>IO1.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB1.OK</td><td>IO1.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.IK</td><td>IO1.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.TS</td><td>IO1.T</td></tr>
<tr><td>TCELL0:OUT.BT.IOB0.I1</td><td>IO0.I1, DEC0.I</td></tr>
<tr><td>TCELL0:OUT.BT.IOB0.I2</td><td>IO0.I2</td></tr>
<tr><td>TCELL0:OUT.BT.IOB1.I1</td><td>IO1.I1, DEC2.I</td></tr>
<tr><td>TCELL0:OUT.BT.IOB1.I2</td><td>IO1.I2</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-12"><a class="header" href="#bitstream-12">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.T bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>5</td>
<td title="0.31.5">
<a href="#tile-xc4000a-IO.T-IO0:SLEW">IO0:SLEW[0]</a>
</td>
<td title="0.30.5">
<a href="#tile-xc4000a-IO.T-IO0:SLEW">IO0:SLEW[1]</a>
</td>
<td title="0.29.5">
<a href="#tile-xc4000a-IO.T-IO0:INV.T">~IO0:INV.T</a>
</td>
<td title="0.28.5">
<a href="#tile-xc4000a-IO.T-IO0:INV.OFF_CLK">~IO0:INV.OFF_CLK</a>
</td>
<td title="0.27.5">
<a href="#tile-xc4000a-IO.T-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc4000a-IO.T-IO0:MUX.OFF_D">IO0:MUX.OFF_D[0]</a>
</td>
<td title="0.25.5">
<a href="#tile-xc4000a-IO.T-IO0:INV.OFF_D">~IO0:INV.OFF_D</a>
</td>
<td title="0.24.5">
<a href="#tile-xc4000a-IO.T-IO0:PULL">IO0:PULL[0]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc4000a-IO.T-IO0:OFF_USED">IO0:OFF_USED</a>
</td>
<td title="0.22.5">
<a href="#tile-xc4000a-IO.T-IO0:OFF_SRVAL">~IO0:OFF_SRVAL</a>
</td>
<td title="0.21.5">
<a href="#tile-xc4000a-IO.T-IO0:INV.IFF_CLK">~IO0:INV.IFF_CLK</a>
</td>
<td title="0.20.5">
<a href="#tile-xc4000a-IO.T-IO0:I2MUX">IO0:I2MUX[2]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc4000a-IO.T-IO0:I1MUX">IO0:I1MUX[1]</a>
</td>
<td title="0.18.5">
<a href="#tile-xc4000a-IO.T-IO0:I1MUX">IO0:I1MUX[0]</a>
</td>
<td title="0.17.5">
<a href="#tile-xc4000a-IO.T-IO0:I1MUX">IO0:I1MUX[2]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc4000a-IO.T-IO1:I1MUX">IO1:I1MUX[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc4000a-IO.T-IO1:I1MUX">IO1:I1MUX[0]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc4000a-IO.T-IO1:I1MUX">IO1:I1MUX[2]</a>
</td>
<td title="0.13.5">
<a href="#tile-xc4000a-IO.T-IO1:I2MUX">IO1:I2MUX[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc4000a-IO.T-IO1:I2MUX">IO1:I2MUX[2]</a>
</td>
<td title="0.11.5">
<a href="#tile-xc4000a-IO.T-IO1:INV.IFF_CLK">~IO1:INV.IFF_CLK</a>
</td>
<td title="0.10.5">
<a href="#tile-xc4000a-IO.T-IO1:IFF_SRVAL">~IO1:IFF_SRVAL</a>
</td>
<td title="0.9.5">
<a href="#tile-xc4000a-IO.T-IO1:OFF_USED">IO1:OFF_USED</a>
</td>
<td title="0.8.5">
<a href="#tile-xc4000a-IO.T-IO1:PULL">IO1:PULL[0]</a>
</td>
<td title="0.7.5">
<a href="#tile-xc4000a-IO.T-IO1:INV.OFF_D">~IO1:INV.OFF_D</a>
</td>
<td title="0.6.5">
<a href="#tile-xc4000a-IO.T-IO1:MUX.OFF_D">IO1:MUX.OFF_D[0]</a>
</td>
<td title="0.5.5">
<a href="#tile-xc4000a-IO.T-IO1:OMUX">IO1:OMUX[2]</a>
</td>
<td title="0.4.5">
<a href="#tile-xc4000a-IO.T-IO1:INV.OFF_CLK">~IO1:INV.OFF_CLK</a>
</td>
<td title="0.3.5">
<a href="#tile-xc4000a-IO.T-IO1:INV.T">~IO1:INV.T</a>
</td>
<td title="0.2.5">
<a href="#tile-xc4000a-IO.T-IO1:SLEW">IO1:SLEW[1]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc4000a-IO.T-IO1:SLEW">IO1:SLEW[0]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[2]</a>
</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td title="0.30.4">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[6]</a>
</td>
<td title="0.29.4">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[0]</a>
</td>
<td title="0.28.4">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[3]</a>
</td>
<td title="0.27.4">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[2]</a>
</td>
<td title="0.26.4">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[1]</a>
</td>
<td title="0.25.4">
<a href="#tile-xc4000a-IO.T-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.24.4">
<a href="#tile-xc4000a-IO.T-IO0:READBACK_OFF">~IO0:READBACK_OFF</a>
</td>
<td title="0.23.4">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[7]</a>
</td>
<td title="0.22.4">
<a href="#tile-xc4000a-IO.T-IO0:I2MUX">IO0:I2MUX[0]</a>
</td>
<td title="0.21.4">
<a href="#tile-xc4000a-IO.T-IO0:PULL">IO0:PULL[1]</a>
</td>
<td title="0.20.4">
<a href="#tile-xc4000a-IO.T-IO0:I2MUX">IO0:I2MUX[1]</a>
</td>
<td title="0.19.4">
<a href="#tile-xc4000a-IO.T-IO0:IFF_SRVAL">~IO0:IFF_SRVAL</a>
</td>
<td title="0.18.4">
<a href="#tile-xc4000a-IO.T-IO0:IFF_D">IO0:IFF_D[0]</a>
</td>
<td title="0.17.4">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[0]</a>
</td>
<td title="0.16.4">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[2]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[0]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc4000a-IO.T-IO1:IFF_D">IO1:IFF_D[0]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc4000a-IO.T-IO1:I2MUX">IO1:I2MUX[1]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc4000a-IO.T-IO1:PULL">IO1:PULL[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc4000a-IO.T-IO1:OFF_SRVAL">~IO1:OFF_SRVAL</a>
</td>
<td title="0.9.4">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[0]</a>
</td>
<td title="0.8.4">
<a href="#tile-xc4000a-IO.T-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.7.4">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[3]</a>
</td>
<td title="0.6.4">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[6]</a>
</td>
<td title="0.5.4">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[6]</a>
</td>
<td title="0.4.4">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[3]</a>
</td>
<td title="0.3.4">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[4]</a>
</td>
<td title="0.2.4">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[4]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[5]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[0]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.31.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[6]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[0]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[3]</a>
</td>
<td title="0.28.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[2]</a>
</td>
<td title="0.27.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[1]</a>
</td>
<td title="0.26.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[4]</a>
</td>
<td title="0.25.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[5]</a>
</td>
<td title="0.24.3">
<a href="#tile-xc4000a-IO.T-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td title="0.23.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[7]</a>
</td>
<td title="0.22.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[0]</a>
</td>
<td title="0.21.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[4]</a>
</td>
<td title="0.20.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[1]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[3]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[5]</a>
</td>
<td title="0.17.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[2]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[1]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[3]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[4]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[4]</a>
</td>
<td title="0.12.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[5]</a>
</td>
<td title="0.11.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[3]</a>
</td>
<td title="0.10.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[4]</a>
</td>
<td title="0.9.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[1]</a>
</td>
<td title="0.8.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[2]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[3]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc4000a-IO.T-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[5]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc4000a-IO.T-IO1:READBACK_OFF">~IO1:READBACK_OFF</a>
</td>
<td title="0.3.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[0]</a>
</td>
<td title="0.2.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[1]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[7]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.31.2">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[5]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[4]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.0">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.0</a>
</td>
<td title="0.28.2">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.0">~INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.0</a>
</td>
<td title="0.27.2">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.0">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.0</a>
</td>
<td title="0.26.2">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.2">~INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.2</a>
</td>
<td title="0.25.2">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.2">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.2</a>
</td>
<td title="0.24.2">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.2">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.2</a>
</td>
<td title="0.23.2">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.IO.DOUBLE.0.N.0.IO.DOUBLE.0.N.2">~INT:BIPASS.IO.DOUBLE.0.N.0.IO.DOUBLE.0.N.2</a>
</td>
<td title="0.22.2">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.1">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.1</a>
</td>
<td title="0.21.2">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.1">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.1</a>
</td>
<td title="0.20.2">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[2]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.1">~INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.1</a>
</td>
<td title="0.18.2">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.0">~INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.0</a>
</td>
<td title="0.17.2">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.0">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.0</a>
</td>
<td title="0.16.2">
<a href="#tile-xc4000a-IO.T-IO1:READBACK_I1">~IO1:READBACK_I1</a>
</td>
<td title="0.15.2">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.0">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.0</a>
</td>
<td title="0.14.2">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.IO.DOUBLE.1.N.0.IO.DOUBLE.1.N.2">~INT:BIPASS.IO.DOUBLE.1.N.0.IO.DOUBLE.1.N.2</a>
</td>
<td title="0.13.2">
<a href="#tile-xc4000a-IO.T-IO1:READBACK_I2">~IO1:READBACK_I2</a>
</td>
<td title="0.12.2">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.2">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.2</a>
</td>
<td title="0.11.2">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.2">~INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.2</a>
</td>
<td title="0.10.2">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[1]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[0]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[2]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[3]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[0]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[2]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[1]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[3]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[4]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[1]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[7]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.31.1">
<a href="#tile-xc4000a-IO.T-INT:PASS.SINGLE.V2.0.LONG.IO.H0">~INT:PASS.SINGLE.V2.0.LONG.IO.H0</a>
</td>
<td title="0.30.1">
<a href="#tile-xc4000a-IO.T-INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1">~INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.29.1">
<a href="#tile-xc4000a-IO.T-INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E">~INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.28.1">
<a href="#tile-xc4000a-IO.T-INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E">~INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.27.1">
<a href="#tile-xc4000a-IO.T-INT:PASS.SINGLE.V2.0.DEC.H0">~INT:PASS.SINGLE.V2.0.DEC.H0</a>
</td>
<td title="0.26.1">
<a href="#tile-xc4000a-IO.T-INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1">~INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.25.1">
<a href="#tile-xc4000a-IO.T-INT:PASS.SINGLE.V1.0.LONG.IO.H1">~INT:PASS.SINGLE.V1.0.LONG.IO.H1</a>
</td>
<td title="0.24.1">
<a href="#tile-xc4000a-IO.T-INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E">~INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.23.1">
<a href="#tile-xc4000a-IO.T-INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.22.1">
<a href="#tile-xc4000a-IO.T-INT:PASS.SINGLE.V1.0.DEC.H1">~INT:PASS.SINGLE.V1.0.DEC.H1</a>
</td>
<td title="0.21.1">
<a href="#tile-xc4000a-IO.T-INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.20.1">
<a href="#tile-xc4000a-IO.T-INT:PASS.SINGLE.V3.0.LONG.IO.H1">~INT:PASS.SINGLE.V3.0.LONG.IO.H1</a>
</td>
<td title="0.19.1">
<a href="#tile-xc4000a-IO.T-INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2">~INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.18.1">
<a href="#tile-xc4000a-IO.T-INT:PASS.IO.DOUBLE.0.N.2.0.IO.DBUF.H1">~INT:PASS.IO.DOUBLE.0.N.2.0.IO.DBUF.H1</a>
</td>
<td title="0.17.1">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.V1">INT:MUX.LONG.V1[0]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc4000a-IO.T-INT:PASS.IO.DOUBLE.1.N.2.0.IO.DBUF.H1">~INT:PASS.IO.DOUBLE.1.N.2.0.IO.DBUF.H1</a>
</td>
<td title="0.15.1">
<a href="#tile-xc4000a-IO.T-IO0:READBACK_I1">~IO0:READBACK_I1</a>
</td>
<td title="0.14.1">
<a href="#tile-xc4000a-IO.T-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0[1]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc4000a-IO.T-IO0:READBACK_I2">~IO0:READBACK_I2</a>
</td>
<td title="0.12.1">
<a href="#tile-xc4000a-IO.T-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc4000a-IO.T-INT:PASS.IO.DOUBLE.1.N.0.0.IO.DBUF.H0">~INT:PASS.IO.DOUBLE.1.N.0.0.IO.DBUF.H0</a>
</td>
<td title="0.10.1">
<a href="#tile-xc4000a-IO.T-INT:PASS.IO.DOUBLE.0.N.0.0.IO.DBUF.H0">~INT:PASS.IO.DOUBLE.0.N.0.0.IO.DBUF.H0</a>
</td>
<td title="0.9.1">
<a href="#tile-xc4000a-IO.T-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1[1]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc4000a-IO.T-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.2">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.2</a>
</td>
<td title="0.6.1">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.1">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.1</a>
</td>
<td title="0.5.1">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.1">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.1</a>
</td>
<td title="0.4.1">
<a href="#tile-xc4000a-IO.T-DEC1:O2_N">DEC1:O2_N</a>
</td>
<td title="0.3.1">
<a href="#tile-xc4000a-IO.T-DEC1:O1_P">~DEC1:O1_P</a>
</td>
<td title="0.2.1">
<a href="#tile-xc4000a-IO.T-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.1">~INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.1</a>
</td>
<td title="0.1.1">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[4]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc4000a-IO.T-DEC1:O1_N">DEC1:O1_N</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.31.0">
<a href="#tile-xc4000a-IO.T-INT:PASS.SINGLE.V0.0.LONG.IO.H0">~INT:PASS.SINGLE.V0.0.LONG.IO.H0</a>
</td>
<td title="0.30.0">
<a href="#tile-xc4000a-IO.T-INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1">~INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.29.0">
<a href="#tile-xc4000a-IO.T-INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E">~INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.28.0">
<a href="#tile-xc4000a-IO.T-INT:PASS.SINGLE.V0.0.DEC.H0">~INT:PASS.SINGLE.V0.0.DEC.H0</a>
</td>
<td title="0.27.0">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.V0">INT:MUX.LONG.V0[3]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.V0">INT:MUX.LONG.V0[0]</a>
</td>
<td title="0.25.0">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.V0">INT:MUX.LONG.V0[1]</a>
</td>
<td title="0.24.0">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.V0">INT:MUX.LONG.V0[2]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.V3">INT:MUX.LONG.V3[3]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.V3">INT:MUX.LONG.V3[0]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.V3">INT:MUX.LONG.V3[1]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.V3">INT:MUX.LONG.V3[2]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc4000a-IO.T-INT:PASS.SINGLE.V3.0.DEC.H1">~INT:PASS.SINGLE.V3.0.DEC.H1</a>
</td>
<td title="0.18.0">
<a href="#tile-xc4000a-IO.T-INT:BUF.LONG.H1.0.SINGLE.V1">~INT:BUF.LONG.H1.0.SINGLE.V1</a>
</td>
<td title="0.17.0">
<a href="#tile-xc4000a-IO.T-INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E">~INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.16.0">
<a href="#tile-xc4000a-IO.T-INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E">~INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.15.0">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.V1">INT:MUX.LONG.V1[3]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.V1">INT:MUX.LONG.V1[1]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.V2">INT:MUX.LONG.V2[1]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.V1">INT:MUX.LONG.V1[2]</a>
</td>
<td title="0.11.0">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.V2">INT:MUX.LONG.V2[3]</a>
</td>
<td title="0.10.0">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.V2">INT:MUX.LONG.V2[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc4000a-IO.T-INT:MUX.LONG.V2">INT:MUX.LONG.V2[2]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc4000a-IO.T-DEC1:O2_P">~DEC1:O2_P</a>
</td>
<td title="0.7.0">
<a href="#tile-xc4000a-IO.T-DEC2:O2_N">~DEC2:O2_N</a>
</td>
<td title="0.6.0">
<a href="#tile-xc4000a-IO.T-DEC0:O2_P">~DEC0:O2_P</a>
</td>
<td title="0.5.0">
<a href="#tile-xc4000a-IO.T-DEC0:O2_N">DEC0:O2_N</a>
</td>
<td title="0.4.0">
<a href="#tile-xc4000a-IO.T-DEC2:O2_P">DEC2:O2_P</a>
</td>
<td title="0.3.0">
<a href="#tile-xc4000a-IO.T-DEC0:O1_P">~DEC0:O1_P</a>
</td>
<td title="0.2.0">
<a href="#tile-xc4000a-IO.T-DEC2:O1_N">~DEC2:O1_N</a>
</td>
<td title="0.1.0">
<a href="#tile-xc4000a-IO.T-DEC0:O1_N">DEC0:O1_N</a>
</td>
<td title="0.0.0">
<a href="#tile-xc4000a-IO.T-DEC2:O1_P">DEC2:O1_P</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc4000a IO.T bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="31">Frame</th></tr>
<tr>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="1.30.9">
<a href="#tile-xc4000a-IO.T-INT:PASS.SINGLE.V0.0.LONG.H0">~INT:PASS.SINGLE.V0.0.LONG.H0</a>
</td>
<td title="1.29.9">
<a href="#tile-xc4000a-IO.T-INT:BUF.LONG.H0.0.SINGLE.V0">~INT:BUF.LONG.H0.0.SINGLE.V0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.21.9">
<a href="#tile-xc4000a-IO.T-INT:PASS.SINGLE.V1.0.LONG.H1">~INT:PASS.SINGLE.V1.0.LONG.H1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-DEC0:O1_N">DEC0:O1_N</th>
<th>0.1.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-DEC0:O2_N">DEC0:O2_N</th>
<th>0.5.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-DEC1:O1_N">DEC1:O1_N</th>
<th>0.0.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-DEC1:O2_N">DEC1:O2_N</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-DEC2:O1_P">DEC2:O1_P</th>
<th>0.0.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-DEC2:O2_P">DEC2:O2_P</th>
<th>0.4.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO0:OFF_USED">IO0:OFF_USED</th>
<th>0.23.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO1:OFF_USED">IO1:OFF_USED</th>
<th>0.9.5</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-DEC0:O1_P">DEC0:O1_P</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-DEC0:O2_P">DEC0:O2_P</th>
<th>0.6.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-DEC1:O1_P">DEC1:O1_P</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-DEC1:O2_P">DEC1:O2_P</th>
<th>0.8.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-DEC2:O1_N">DEC2:O1_N</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-DEC2:O2_N">DEC2:O2_N</th>
<th>0.7.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.0">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.0</th>
<th>0.15.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.1">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.1</th>
<th>0.5.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.2">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.2</th>
<th>0.12.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.0">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.0</th>
<th>0.29.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.1">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.1</th>
<th>0.22.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.2">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.2</th>
<th>0.25.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.0">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.0</th>
<th>0.27.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.1">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.1</th>
<th>0.21.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.2">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.2</th>
<th>0.24.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.0">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.0</th>
<th>0.17.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.1">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.1</th>
<th>0.6.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.2">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.2</th>
<th>0.7.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.IO.DOUBLE.0.N.0.IO.DOUBLE.0.N.2">INT:BIPASS.IO.DOUBLE.0.N.0.IO.DOUBLE.0.N.2</th>
<th>0.23.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.IO.DOUBLE.1.N.0.IO.DOUBLE.1.N.2">INT:BIPASS.IO.DOUBLE.1.N.0.IO.DOUBLE.1.N.2</th>
<th>0.14.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.0">INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.0</th>
<th>0.28.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.2">INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.2</th>
<th>0.26.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.1">INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.1</th>
<th>0.19.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.0">INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.0</th>
<th>0.18.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.2">INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.2</th>
<th>0.11.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.1">INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.1</th>
<th>0.2.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BUF.LONG.H0.0.SINGLE.V0">INT:BUF.LONG.H0.0.SINGLE.V0</th>
<th>1.29.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:BUF.LONG.H1.0.SINGLE.V1">INT:BUF.LONG.H1.0.SINGLE.V1</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E">INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E</th>
<th>0.28.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1">INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1</th>
<th>0.26.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2">INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E">INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E</th>
<th>0.16.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.IO.DOUBLE.0.N.0.0.IO.DBUF.H0">INT:PASS.IO.DOUBLE.0.N.0.0.IO.DBUF.H0</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.IO.DOUBLE.0.N.2.0.IO.DBUF.H1">INT:PASS.IO.DOUBLE.0.N.2.0.IO.DBUF.H1</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.IO.DOUBLE.1.N.0.0.IO.DBUF.H0">INT:PASS.IO.DOUBLE.1.N.0.0.IO.DBUF.H0</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.IO.DOUBLE.1.N.2.0.IO.DBUF.H1">INT:PASS.IO.DOUBLE.1.N.2.0.IO.DBUF.H1</th>
<th>0.16.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.SINGLE.V0.0.DEC.H0">INT:PASS.SINGLE.V0.0.DEC.H0</th>
<th>0.28.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.SINGLE.V0.0.LONG.H0">INT:PASS.SINGLE.V0.0.LONG.H0</th>
<th>1.30.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.SINGLE.V0.0.LONG.IO.H0">INT:PASS.SINGLE.V0.0.LONG.IO.H0</th>
<th>0.31.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1">INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1</th>
<th>0.30.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E">INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E</th>
<th>0.29.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.SINGLE.V1.0.DEC.H1">INT:PASS.SINGLE.V1.0.DEC.H1</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.SINGLE.V1.0.LONG.H1">INT:PASS.SINGLE.V1.0.LONG.H1</th>
<th>1.21.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.SINGLE.V1.0.LONG.IO.H1">INT:PASS.SINGLE.V1.0.LONG.IO.H1</th>
<th>0.25.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2</th>
<th>0.23.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E">INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.SINGLE.V2.0.DEC.H0">INT:PASS.SINGLE.V2.0.DEC.H0</th>
<th>0.27.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.SINGLE.V2.0.LONG.IO.H0">INT:PASS.SINGLE.V2.0.LONG.IO.H0</th>
<th>0.31.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1">INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1</th>
<th>0.30.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E">INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E</th>
<th>0.29.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.SINGLE.V3.0.DEC.H1">INT:PASS.SINGLE.V3.0.DEC.H1</th>
<th>0.19.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.SINGLE.V3.0.LONG.IO.H1">INT:PASS.SINGLE.V3.0.LONG.IO.H1</th>
<th>0.20.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2</th>
<th>0.21.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E">INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E</th>
<th>0.17.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO0:IFF_SRVAL">IO0:IFF_SRVAL</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO0:INV.IFF_CLK">IO0:INV.IFF_CLK</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO0:INV.OFF_CLK">IO0:INV.OFF_CLK</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO0:INV.OFF_D">IO0:INV.OFF_D</th>
<th>0.25.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO0:INV.T">IO0:INV.T</th>
<th>0.29.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO0:OFF_SRVAL">IO0:OFF_SRVAL</th>
<th>0.22.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO0:READBACK_I1">IO0:READBACK_I1</th>
<th>0.15.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO0:READBACK_I2">IO0:READBACK_I2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO0:READBACK_OFF">IO0:READBACK_OFF</th>
<th>0.24.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO1:IFF_SRVAL">IO1:IFF_SRVAL</th>
<th>0.10.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO1:INV.IFF_CLK">IO1:INV.IFF_CLK</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO1:INV.OFF_CLK">IO1:INV.OFF_CLK</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO1:INV.OFF_D">IO1:INV.OFF_D</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO1:INV.T">IO1:INV.T</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO1:OFF_SRVAL">IO1:OFF_SRVAL</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO1:READBACK_I1">IO1:READBACK_I1</th>
<th>0.16.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO1:READBACK_I2">IO1:READBACK_I2</th>
<th>0.13.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO1:READBACK_OFF">IO1:READBACK_OFF</th>
<th>0.4.3</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK</th>
<th>0.23.4</th>
<th>0.30.4</th>
<th>0.25.3</th>
<th>0.30.2</th>
<th>0.28.4</th>
<th>0.27.4</th>
<th>0.26.4</th>
<th>0.29.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1</th>
<th>0.21.3</th>
<th>0.19.3</th>
<th>0.20.2</th>
<th>0.20.3</th>
<th>0.22.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK</th>
<th>0.23.3</th>
<th>0.31.3</th>
<th>0.31.2</th>
<th>0.26.3</th>
<th>0.29.3</th>
<th>0.28.3</th>
<th>0.27.3</th>
<th>0.30.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS</th>
<th>0.18.3</th>
<th>0.14.3</th>
<th>0.15.3</th>
<th>0.17.3</th>
<th>0.16.3</th>
<th>0.17.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.N.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.N.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK</th>
<th>0.0.3</th>
<th>0.6.4</th>
<th>0.5.3</th>
<th>0.3.4</th>
<th>0.7.4</th>
<th>0.1.3</th>
<th>0.2.3</th>
<th>0.3.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1</th>
<th>0.10.3</th>
<th>0.7.3</th>
<th>0.8.3</th>
<th>0.9.3</th>
<th>0.9.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DOUBLE.V1.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK</th>
<th>0.0.2</th>
<th>0.5.4</th>
<th>0.1.4</th>
<th>0.2.4</th>
<th>0.4.4</th>
<th>0.0.5</th>
<th>0.1.2</th>
<th>0.0.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS</th>
<th>0.12.3</th>
<th>0.13.3</th>
<th>0.11.3</th>
<th>0.16.4</th>
<th>0.15.4</th>
<th>0.14.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.N.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.N.2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0</th>
<th>0.14.1</th>
<th>0.12.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.N.2</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1</th>
<th>0.9.1</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.N.0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.N.0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0</th>
<th>0.2.2</th>
<th>0.3.2</th>
<th>0.5.2</th>
<th>0.4.2</th>
<th>0.6.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1</th>
<th>0.1.1</th>
<th>0.7.2</th>
<th>0.8.2</th>
<th>0.10.2</th>
<th>0.9.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-INT:MUX.LONG.V0">INT:MUX.LONG.V0</th>
<th>0.27.0</th>
<th>0.24.0</th>
<th>0.25.0</th>
<th>0.26.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB1.I2.E</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-INT:MUX.LONG.V1">INT:MUX.LONG.V1</th>
<th>0.15.0</th>
<th>0.12.0</th>
<th>0.14.0</th>
<th>0.17.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB1.I2.E</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-INT:MUX.LONG.V2">INT:MUX.LONG.V2</th>
<th>0.11.0</th>
<th>0.9.0</th>
<th>0.13.0</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-INT:MUX.LONG.V3">INT:MUX.LONG.V3</th>
<th>0.23.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.22.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-IO0:I1MUX">IO0:I1MUX</th>
<th>0.17.5</th>
<th>0.19.5</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO0:I2MUX">IO0:I2MUX</th>
<th>0.20.5</th>
<th>0.20.4</th>
<th>0.22.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO1:I1MUX">IO1:I1MUX</th>
<th>0.14.5</th>
<th>0.16.5</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO1:I2MUX">IO1:I2MUX</th>
<th>0.12.5</th>
<th>0.12.4</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>I</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IQL</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IQ</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-IO0:IFF_D">IO0:IFF_D</th>
<th>0.18.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO1:IFF_D">IO1:IFF_D</th>
<th>0.13.4</th>
</tr>
</thead>
<tbody>
<tr><td>DELAY</td>
<td>0</td>
</tr>
<tr><td>I</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-IO0:MUX.OFF_D">IO0:MUX.OFF_D</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO1:MUX.OFF_D">IO1:MUX.OFF_D</th>
<th>0.6.5</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-IO0:OMUX">IO0:OMUX</th>
<th>0.27.5</th>
<th>0.24.3</th>
<th>0.25.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO1:OMUX">IO1:OMUX</th>
<th>0.5.5</th>
<th>0.6.3</th>
<th>0.8.4</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O1.INV</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>O2.INV</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-IO0:PULL">IO0:PULL</th>
<th>0.21.4</th>
<th>0.24.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO1:PULL">IO1:PULL</th>
<th>0.11.4</th>
<th>0.8.5</th>
</tr>
</thead>
<tbody>
<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PULLDOWN</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T-IO0:SLEW">IO0:SLEW</th>
<th>0.30.5</th>
<th>0.31.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T-IO1:SLEW">IO1:SLEW</th>
<th>0.2.5</th>
<th>0.1.5</th>
</tr>
</thead>
<tbody>
<tr><td>FAST</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MEDSLOW</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>MEDFAST</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SLOW</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-iotr"><a class="header" href="#tile-iotr">Tile IO.T.R</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-13"><a class="header" href="#switchbox-int-13">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.T.R switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="7">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V1</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.IO.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.IO.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V0.0</td><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V0.1</td><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V1.0</td><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V1.1</td><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.N.0</td><td>TCELL0_IO.DBUF.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.0.N.1</td><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.N.2</td><td>TCELL0_IO.DBUF.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.N.0</td><td>TCELL0_IO.DBUF.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.1.N.1</td><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.N.2</td><td>TCELL0_IO.DBUF.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.H0</td><td>TCELL0_IO.DOUBLE.0.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.H1</td><td>TCELL0_IO.DOUBLE.0.N.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_SINGLE.V1</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V0</td><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V1</td><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V2</td><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V3</td><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.H0</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.H1</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB0.O1</td><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.OK</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.IK</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.TS</td><td>TCELL0_IO.DOUBLE.0.N.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB1.O1</td><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.OK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.IK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.TS</td><td>TCELL0_IO.DOUBLE.0.N.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-io0-13"><a class="header" href="#bel-io0-13">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.T.R bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKIN</td><td>output</td><td>TCELL0:OUT.IOB.CLKIN</td></tr>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.BT.IOB0.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.BT.IOB0.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB0.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB0.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.F2.N</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB0.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-13"><a class="header" href="#bel-io1-13">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.T.R bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.BT.IOB1.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.BT.IOB1.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB1.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB1.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.G2.N</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB1.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec0-13"><a class="header" href="#bel-dec0-13">Bel DEC0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.T.R bel DEC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.BT.IOB0.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec1-13"><a class="header" href="#bel-dec1-13">Bel DEC1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.T.R bel DEC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.CLB.C2.N</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec2-13"><a class="header" href="#bel-dec2-13">Bel DEC2</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.T.R bel DEC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.BT.IOB1.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-13"><a class="header" href="#bel-wires-13">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.T.R bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:DEC.H0</td><td>DEC0.O1, DEC1.O1, DEC2.O1</td></tr>
<tr><td>TCELL0:DEC.H1</td><td>DEC0.O2, DEC1.O2, DEC2.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.F2.N</td><td>IO0.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.G2.N</td><td>IO1.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.C2.N</td><td>DEC1.I</td></tr>
<tr><td>TCELL0:IMUX.IOB0.O1</td><td>IO0.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB0.OK</td><td>IO0.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.IK</td><td>IO0.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.TS</td><td>IO0.T</td></tr>
<tr><td>TCELL0:IMUX.IOB1.O1</td><td>IO1.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB1.OK</td><td>IO1.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.IK</td><td>IO1.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.TS</td><td>IO1.T</td></tr>
<tr><td>TCELL0:OUT.BT.IOB0.I1</td><td>IO0.I1, DEC0.I</td></tr>
<tr><td>TCELL0:OUT.BT.IOB0.I2</td><td>IO0.I2</td></tr>
<tr><td>TCELL0:OUT.BT.IOB1.I1</td><td>IO1.I1, DEC2.I</td></tr>
<tr><td>TCELL0:OUT.BT.IOB1.I2</td><td>IO1.I2</td></tr>
<tr><td>TCELL0:OUT.IOB.CLKIN</td><td>IO0.CLKIN</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-13"><a class="header" href="#bitstream-13">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.T.R bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>5</td>
<td title="0.31.5">
<a href="#tile-xc4000a-IO.T.R-IO0:SLEW">IO0:SLEW[0]</a>
</td>
<td title="0.30.5">
<a href="#tile-xc4000a-IO.T.R-IO0:SLEW">IO0:SLEW[1]</a>
</td>
<td title="0.29.5">
<a href="#tile-xc4000a-IO.T.R-IO0:INV.T">~IO0:INV.T</a>
</td>
<td title="0.28.5">
<a href="#tile-xc4000a-IO.T.R-IO0:INV.OFF_CLK">~IO0:INV.OFF_CLK</a>
</td>
<td title="0.27.5">
<a href="#tile-xc4000a-IO.T.R-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc4000a-IO.T.R-IO0:MUX.OFF_D">IO0:MUX.OFF_D[0]</a>
</td>
<td title="0.25.5">
<a href="#tile-xc4000a-IO.T.R-IO0:INV.OFF_D">~IO0:INV.OFF_D</a>
</td>
<td title="0.24.5">
<a href="#tile-xc4000a-IO.T.R-IO0:PULL">IO0:PULL[0]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc4000a-IO.T.R-IO0:OFF_USED">IO0:OFF_USED</a>
</td>
<td title="0.22.5">
<a href="#tile-xc4000a-IO.T.R-IO0:OFF_SRVAL">~IO0:OFF_SRVAL</a>
</td>
<td title="0.21.5">
<a href="#tile-xc4000a-IO.T.R-IO0:INV.IFF_CLK">~IO0:INV.IFF_CLK</a>
</td>
<td title="0.20.5">
<a href="#tile-xc4000a-IO.T.R-IO0:I2MUX">IO0:I2MUX[2]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc4000a-IO.T.R-IO0:I1MUX">IO0:I1MUX[1]</a>
</td>
<td title="0.18.5">
<a href="#tile-xc4000a-IO.T.R-IO0:I1MUX">IO0:I1MUX[0]</a>
</td>
<td title="0.17.5">
<a href="#tile-xc4000a-IO.T.R-IO0:I1MUX">IO0:I1MUX[2]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc4000a-IO.T.R-IO1:I1MUX">IO1:I1MUX[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc4000a-IO.T.R-IO1:I1MUX">IO1:I1MUX[0]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc4000a-IO.T.R-IO1:I1MUX">IO1:I1MUX[2]</a>
</td>
<td title="0.13.5">
<a href="#tile-xc4000a-IO.T.R-IO1:I2MUX">IO1:I2MUX[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc4000a-IO.T.R-IO1:I2MUX">IO1:I2MUX[2]</a>
</td>
<td title="0.11.5">
<a href="#tile-xc4000a-IO.T.R-IO1:INV.IFF_CLK">~IO1:INV.IFF_CLK</a>
</td>
<td title="0.10.5">
<a href="#tile-xc4000a-IO.T.R-IO1:IFF_SRVAL">~IO1:IFF_SRVAL</a>
</td>
<td title="0.9.5">
<a href="#tile-xc4000a-IO.T.R-IO1:OFF_USED">IO1:OFF_USED</a>
</td>
<td title="0.8.5">
<a href="#tile-xc4000a-IO.T.R-IO1:PULL">IO1:PULL[0]</a>
</td>
<td title="0.7.5">
<a href="#tile-xc4000a-IO.T.R-IO1:INV.OFF_D">~IO1:INV.OFF_D</a>
</td>
<td title="0.6.5">
<a href="#tile-xc4000a-IO.T.R-IO1:MUX.OFF_D">IO1:MUX.OFF_D[0]</a>
</td>
<td title="0.5.5">
<a href="#tile-xc4000a-IO.T.R-IO1:OMUX">IO1:OMUX[2]</a>
</td>
<td title="0.4.5">
<a href="#tile-xc4000a-IO.T.R-IO1:INV.OFF_CLK">~IO1:INV.OFF_CLK</a>
</td>
<td title="0.3.5">
<a href="#tile-xc4000a-IO.T.R-IO1:INV.T">~IO1:INV.T</a>
</td>
<td title="0.2.5">
<a href="#tile-xc4000a-IO.T.R-IO1:SLEW">IO1:SLEW[1]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc4000a-IO.T.R-IO1:SLEW">IO1:SLEW[0]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[2]</a>
</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td title="0.30.4">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[6]</a>
</td>
<td title="0.29.4">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[0]</a>
</td>
<td title="0.28.4">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[3]</a>
</td>
<td title="0.27.4">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[2]</a>
</td>
<td title="0.26.4">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[1]</a>
</td>
<td title="0.25.4">
<a href="#tile-xc4000a-IO.T.R-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.24.4">
<a href="#tile-xc4000a-IO.T.R-IO0:READBACK_OFF">~IO0:READBACK_OFF</a>
</td>
<td title="0.23.4">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[7]</a>
</td>
<td title="0.22.4">
<a href="#tile-xc4000a-IO.T.R-IO0:I2MUX">IO0:I2MUX[0]</a>
</td>
<td title="0.21.4">
<a href="#tile-xc4000a-IO.T.R-IO0:PULL">IO0:PULL[1]</a>
</td>
<td title="0.20.4">
<a href="#tile-xc4000a-IO.T.R-IO0:I2MUX">IO0:I2MUX[1]</a>
</td>
<td title="0.19.4">
<a href="#tile-xc4000a-IO.T.R-IO0:IFF_SRVAL">~IO0:IFF_SRVAL</a>
</td>
<td title="0.18.4">
<a href="#tile-xc4000a-IO.T.R-IO0:IFF_D">IO0:IFF_D[0]</a>
</td>
<td title="0.17.4">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[0]</a>
</td>
<td title="0.16.4">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[2]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[0]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc4000a-IO.T.R-IO1:IFF_D">IO1:IFF_D[0]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc4000a-IO.T.R-IO1:I2MUX">IO1:I2MUX[1]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc4000a-IO.T.R-IO1:PULL">IO1:PULL[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc4000a-IO.T.R-IO1:OFF_SRVAL">~IO1:OFF_SRVAL</a>
</td>
<td title="0.9.4">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[0]</a>
</td>
<td title="0.8.4">
<a href="#tile-xc4000a-IO.T.R-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.7.4">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[3]</a>
</td>
<td title="0.6.4">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[6]</a>
</td>
<td title="0.5.4">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[6]</a>
</td>
<td title="0.4.4">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[3]</a>
</td>
<td title="0.3.4">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[4]</a>
</td>
<td title="0.2.4">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[4]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[5]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[0]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.31.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[6]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[0]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[3]</a>
</td>
<td title="0.28.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[2]</a>
</td>
<td title="0.27.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[1]</a>
</td>
<td title="0.26.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[4]</a>
</td>
<td title="0.25.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[5]</a>
</td>
<td title="0.24.3">
<a href="#tile-xc4000a-IO.T.R-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td title="0.23.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[7]</a>
</td>
<td title="0.22.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[0]</a>
</td>
<td title="0.21.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[4]</a>
</td>
<td title="0.20.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[1]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[3]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[5]</a>
</td>
<td title="0.17.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[2]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[1]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[3]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[4]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[4]</a>
</td>
<td title="0.12.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[5]</a>
</td>
<td title="0.11.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[3]</a>
</td>
<td title="0.10.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[4]</a>
</td>
<td title="0.9.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[1]</a>
</td>
<td title="0.8.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[2]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[3]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc4000a-IO.T.R-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[5]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc4000a-IO.T.R-IO1:READBACK_OFF">~IO1:READBACK_OFF</a>
</td>
<td title="0.3.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[0]</a>
</td>
<td title="0.2.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[1]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[7]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.31.2">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[5]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[4]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.0">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.0</a>
</td>
<td title="0.28.2">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.0">~INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.0</a>
</td>
<td title="0.27.2">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.0">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.0</a>
</td>
<td title="0.26.2">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.2">~INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.2</a>
</td>
<td title="0.25.2">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.2">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.2</a>
</td>
<td title="0.24.2">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.2">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.2</a>
</td>
<td title="0.23.2">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.IO.DOUBLE.0.N.0.IO.DOUBLE.0.N.2">~INT:BIPASS.IO.DOUBLE.0.N.0.IO.DOUBLE.0.N.2</a>
</td>
<td title="0.22.2">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.1">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.1</a>
</td>
<td title="0.21.2">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.1">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.1</a>
</td>
<td title="0.20.2">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[2]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.1">~INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.1</a>
</td>
<td title="0.18.2">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.0">~INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.0</a>
</td>
<td title="0.17.2">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.0">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.0</a>
</td>
<td title="0.16.2">
<a href="#tile-xc4000a-IO.T.R-IO1:READBACK_I1">~IO1:READBACK_I1</a>
</td>
<td title="0.15.2">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.0">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.0</a>
</td>
<td title="0.14.2">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.IO.DOUBLE.1.N.0.IO.DOUBLE.1.N.2">~INT:BIPASS.IO.DOUBLE.1.N.0.IO.DOUBLE.1.N.2</a>
</td>
<td title="0.13.2">
<a href="#tile-xc4000a-IO.T.R-IO1:READBACK_I2">~IO1:READBACK_I2</a>
</td>
<td title="0.12.2">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.2">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.2</a>
</td>
<td title="0.11.2">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.2">~INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.2</a>
</td>
<td title="0.10.2">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[1]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[0]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[2]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[3]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[0]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[2]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[1]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[3]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[4]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[1]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[7]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.31.1">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V2.0.LONG.IO.H0">~INT:PASS.SINGLE.V2.0.LONG.IO.H0</a>
</td>
<td title="0.30.1">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1">~INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.29.1">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E">~INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.28.1">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E">~INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.27.1">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V2.0.DEC.H0">~INT:PASS.SINGLE.V2.0.DEC.H0</a>
</td>
<td title="0.26.1">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1">~INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.25.1">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V1.0.LONG.IO.H1">~INT:PASS.SINGLE.V1.0.LONG.IO.H1</a>
</td>
<td title="0.24.1">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E">~INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.23.1">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.22.1">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V1.0.DEC.H1">~INT:PASS.SINGLE.V1.0.DEC.H1</a>
</td>
<td title="0.21.1">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.20.1">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V3.0.LONG.IO.H1">~INT:PASS.SINGLE.V3.0.LONG.IO.H1</a>
</td>
<td title="0.19.1">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2">~INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.18.1">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.IO.DOUBLE.0.N.2.0.IO.DBUF.H1">~INT:PASS.IO.DOUBLE.0.N.2.0.IO.DBUF.H1</a>
</td>
<td title="0.17.1">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.V1">INT:MUX.LONG.V1[0]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.IO.DOUBLE.1.N.2.0.IO.DBUF.H1">~INT:PASS.IO.DOUBLE.1.N.2.0.IO.DBUF.H1</a>
</td>
<td title="0.15.1">
<a href="#tile-xc4000a-IO.T.R-IO0:READBACK_I1">~IO0:READBACK_I1</a>
</td>
<td title="0.14.1">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0[1]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc4000a-IO.T.R-IO0:READBACK_I2">~IO0:READBACK_I2</a>
</td>
<td title="0.12.1">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.IO.DOUBLE.1.N.0.0.IO.DBUF.H0">~INT:PASS.IO.DOUBLE.1.N.0.0.IO.DBUF.H0</a>
</td>
<td title="0.10.1">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.IO.DOUBLE.0.N.0.0.IO.DBUF.H0">~INT:PASS.IO.DOUBLE.0.N.0.0.IO.DBUF.H0</a>
</td>
<td title="0.9.1">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1[1]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.2">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.2</a>
</td>
<td title="0.6.1">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.1">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.1</a>
</td>
<td title="0.5.1">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.1">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.1</a>
</td>
<td title="0.4.1">
<a href="#tile-xc4000a-IO.T.R-DEC1:O2_N">DEC1:O2_N</a>
</td>
<td title="0.3.1">
<a href="#tile-xc4000a-IO.T.R-DEC1:O1_P">~DEC1:O1_P</a>
</td>
<td title="0.2.1">
<a href="#tile-xc4000a-IO.T.R-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.1">~INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.1</a>
</td>
<td title="0.1.1">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[4]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc4000a-IO.T.R-DEC1:O1_N">DEC1:O1_N</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.31.0">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V0.0.LONG.IO.H0">~INT:PASS.SINGLE.V0.0.LONG.IO.H0</a>
</td>
<td title="0.30.0">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1">~INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.29.0">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E">~INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.28.0">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V0.0.DEC.H0">~INT:PASS.SINGLE.V0.0.DEC.H0</a>
</td>
<td title="0.27.0">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.V0">INT:MUX.LONG.V0[3]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.V0">INT:MUX.LONG.V0[0]</a>
</td>
<td title="0.25.0">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.V0">INT:MUX.LONG.V0[1]</a>
</td>
<td title="0.24.0">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.V0">INT:MUX.LONG.V0[2]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.V3">INT:MUX.LONG.V3[3]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.V3">INT:MUX.LONG.V3[0]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.V3">INT:MUX.LONG.V3[1]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.V3">INT:MUX.LONG.V3[2]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V3.0.DEC.H1">~INT:PASS.SINGLE.V3.0.DEC.H1</a>
</td>
<td title="0.18.0">
<a href="#tile-xc4000a-IO.T.R-INT:BUF.LONG.H1.0.SINGLE.V1">~INT:BUF.LONG.H1.0.SINGLE.V1</a>
</td>
<td title="0.17.0">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E">~INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.16.0">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E">~INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.15.0">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.V1">INT:MUX.LONG.V1[3]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.V1">INT:MUX.LONG.V1[1]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.V2">INT:MUX.LONG.V2[1]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.V1">INT:MUX.LONG.V1[2]</a>
</td>
<td title="0.11.0">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.V2">INT:MUX.LONG.V2[3]</a>
</td>
<td title="0.10.0">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.V2">INT:MUX.LONG.V2[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc4000a-IO.T.R-INT:MUX.LONG.V2">INT:MUX.LONG.V2[2]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc4000a-IO.T.R-DEC1:O2_P">~DEC1:O2_P</a>
</td>
<td title="0.7.0">
<a href="#tile-xc4000a-IO.T.R-DEC2:O2_N">~DEC2:O2_N</a>
</td>
<td title="0.6.0">
<a href="#tile-xc4000a-IO.T.R-DEC0:O2_P">~DEC0:O2_P</a>
</td>
<td title="0.5.0">
<a href="#tile-xc4000a-IO.T.R-DEC0:O2_N">DEC0:O2_N</a>
</td>
<td title="0.4.0">
<a href="#tile-xc4000a-IO.T.R-DEC2:O2_P">DEC2:O2_P</a>
</td>
<td title="0.3.0">
<a href="#tile-xc4000a-IO.T.R-DEC0:O1_P">~DEC0:O1_P</a>
</td>
<td title="0.2.0">
<a href="#tile-xc4000a-IO.T.R-DEC2:O1_N">~DEC2:O1_N</a>
</td>
<td title="0.1.0">
<a href="#tile-xc4000a-IO.T.R-DEC0:O1_N">DEC0:O1_N</a>
</td>
<td title="0.0.0">
<a href="#tile-xc4000a-IO.T.R-DEC2:O1_P">DEC2:O1_P</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc4000a IO.T.R bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="31">Frame</th></tr>
<tr>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="1.30.9">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V0.0.LONG.H0">~INT:PASS.SINGLE.V0.0.LONG.H0</a>
</td>
<td title="1.29.9">
<a href="#tile-xc4000a-IO.T.R-INT:BUF.LONG.H0.0.SINGLE.V0">~INT:BUF.LONG.H0.0.SINGLE.V0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.21.9">
<a href="#tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V1.0.LONG.H1">~INT:PASS.SINGLE.V1.0.LONG.H1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-DEC0:O1_N">DEC0:O1_N</th>
<th>0.1.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-DEC0:O2_N">DEC0:O2_N</th>
<th>0.5.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-DEC1:O1_N">DEC1:O1_N</th>
<th>0.0.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-DEC1:O2_N">DEC1:O2_N</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-DEC2:O1_P">DEC2:O1_P</th>
<th>0.0.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-DEC2:O2_P">DEC2:O2_P</th>
<th>0.4.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO0:OFF_USED">IO0:OFF_USED</th>
<th>0.23.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO1:OFF_USED">IO1:OFF_USED</th>
<th>0.9.5</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-DEC0:O1_P">DEC0:O1_P</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-DEC0:O2_P">DEC0:O2_P</th>
<th>0.6.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-DEC1:O1_P">DEC1:O1_P</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-DEC1:O2_P">DEC1:O2_P</th>
<th>0.8.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-DEC2:O1_N">DEC2:O1_N</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-DEC2:O2_N">DEC2:O2_N</th>
<th>0.7.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.0">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.0</th>
<th>0.15.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.1">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.1</th>
<th>0.5.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.2">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.2</th>
<th>0.12.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.0">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.0</th>
<th>0.29.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.1">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.1</th>
<th>0.22.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.2">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.2</th>
<th>0.25.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.0">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.0</th>
<th>0.27.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.1">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.1</th>
<th>0.21.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.2">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.2</th>
<th>0.24.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.0">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.0</th>
<th>0.17.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.1">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.1</th>
<th>0.6.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.2">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.2</th>
<th>0.7.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.IO.DOUBLE.0.N.0.IO.DOUBLE.0.N.2">INT:BIPASS.IO.DOUBLE.0.N.0.IO.DOUBLE.0.N.2</th>
<th>0.23.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.IO.DOUBLE.1.N.0.IO.DOUBLE.1.N.2">INT:BIPASS.IO.DOUBLE.1.N.0.IO.DOUBLE.1.N.2</th>
<th>0.14.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.0">INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.0</th>
<th>0.28.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.2">INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.2</th>
<th>0.26.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.1">INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.1</th>
<th>0.19.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.0">INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.0</th>
<th>0.18.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.2">INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.2</th>
<th>0.11.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.1">INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.1</th>
<th>0.2.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BUF.LONG.H0.0.SINGLE.V0">INT:BUF.LONG.H0.0.SINGLE.V0</th>
<th>1.29.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:BUF.LONG.H1.0.SINGLE.V1">INT:BUF.LONG.H1.0.SINGLE.V1</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E">INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E</th>
<th>0.28.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1">INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1</th>
<th>0.26.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2">INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E">INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E</th>
<th>0.16.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.IO.DOUBLE.0.N.0.0.IO.DBUF.H0">INT:PASS.IO.DOUBLE.0.N.0.0.IO.DBUF.H0</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.IO.DOUBLE.0.N.2.0.IO.DBUF.H1">INT:PASS.IO.DOUBLE.0.N.2.0.IO.DBUF.H1</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.IO.DOUBLE.1.N.0.0.IO.DBUF.H0">INT:PASS.IO.DOUBLE.1.N.0.0.IO.DBUF.H0</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.IO.DOUBLE.1.N.2.0.IO.DBUF.H1">INT:PASS.IO.DOUBLE.1.N.2.0.IO.DBUF.H1</th>
<th>0.16.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V0.0.DEC.H0">INT:PASS.SINGLE.V0.0.DEC.H0</th>
<th>0.28.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V0.0.LONG.H0">INT:PASS.SINGLE.V0.0.LONG.H0</th>
<th>1.30.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V0.0.LONG.IO.H0">INT:PASS.SINGLE.V0.0.LONG.IO.H0</th>
<th>0.31.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1">INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1</th>
<th>0.30.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E">INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E</th>
<th>0.29.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V1.0.DEC.H1">INT:PASS.SINGLE.V1.0.DEC.H1</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V1.0.LONG.H1">INT:PASS.SINGLE.V1.0.LONG.H1</th>
<th>1.21.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V1.0.LONG.IO.H1">INT:PASS.SINGLE.V1.0.LONG.IO.H1</th>
<th>0.25.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2</th>
<th>0.23.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E">INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V2.0.DEC.H0">INT:PASS.SINGLE.V2.0.DEC.H0</th>
<th>0.27.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V2.0.LONG.IO.H0">INT:PASS.SINGLE.V2.0.LONG.IO.H0</th>
<th>0.31.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1">INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1</th>
<th>0.30.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E">INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E</th>
<th>0.29.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V3.0.DEC.H1">INT:PASS.SINGLE.V3.0.DEC.H1</th>
<th>0.19.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V3.0.LONG.IO.H1">INT:PASS.SINGLE.V3.0.LONG.IO.H1</th>
<th>0.20.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2</th>
<th>0.21.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E">INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E</th>
<th>0.17.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO0:IFF_SRVAL">IO0:IFF_SRVAL</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO0:INV.IFF_CLK">IO0:INV.IFF_CLK</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO0:INV.OFF_CLK">IO0:INV.OFF_CLK</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO0:INV.OFF_D">IO0:INV.OFF_D</th>
<th>0.25.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO0:INV.T">IO0:INV.T</th>
<th>0.29.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO0:OFF_SRVAL">IO0:OFF_SRVAL</th>
<th>0.22.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO0:READBACK_I1">IO0:READBACK_I1</th>
<th>0.15.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO0:READBACK_I2">IO0:READBACK_I2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO0:READBACK_OFF">IO0:READBACK_OFF</th>
<th>0.24.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO1:IFF_SRVAL">IO1:IFF_SRVAL</th>
<th>0.10.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO1:INV.IFF_CLK">IO1:INV.IFF_CLK</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO1:INV.OFF_CLK">IO1:INV.OFF_CLK</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO1:INV.OFF_D">IO1:INV.OFF_D</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO1:INV.T">IO1:INV.T</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO1:OFF_SRVAL">IO1:OFF_SRVAL</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO1:READBACK_I1">IO1:READBACK_I1</th>
<th>0.16.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO1:READBACK_I2">IO1:READBACK_I2</th>
<th>0.13.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO1:READBACK_OFF">IO1:READBACK_OFF</th>
<th>0.4.3</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK</th>
<th>0.23.4</th>
<th>0.30.4</th>
<th>0.25.3</th>
<th>0.30.2</th>
<th>0.28.4</th>
<th>0.27.4</th>
<th>0.26.4</th>
<th>0.29.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1</th>
<th>0.21.3</th>
<th>0.19.3</th>
<th>0.20.2</th>
<th>0.20.3</th>
<th>0.22.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK</th>
<th>0.23.3</th>
<th>0.31.3</th>
<th>0.31.2</th>
<th>0.26.3</th>
<th>0.29.3</th>
<th>0.28.3</th>
<th>0.27.3</th>
<th>0.30.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS</th>
<th>0.18.3</th>
<th>0.14.3</th>
<th>0.15.3</th>
<th>0.17.3</th>
<th>0.16.3</th>
<th>0.17.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.N.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.N.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK</th>
<th>0.0.3</th>
<th>0.6.4</th>
<th>0.5.3</th>
<th>0.3.4</th>
<th>0.7.4</th>
<th>0.1.3</th>
<th>0.2.3</th>
<th>0.3.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1</th>
<th>0.10.3</th>
<th>0.7.3</th>
<th>0.8.3</th>
<th>0.9.3</th>
<th>0.9.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DOUBLE.V1.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK</th>
<th>0.0.2</th>
<th>0.5.4</th>
<th>0.1.4</th>
<th>0.2.4</th>
<th>0.4.4</th>
<th>0.0.5</th>
<th>0.1.2</th>
<th>0.0.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS</th>
<th>0.12.3</th>
<th>0.13.3</th>
<th>0.11.3</th>
<th>0.16.4</th>
<th>0.15.4</th>
<th>0.14.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.N.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.N.2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0</th>
<th>0.14.1</th>
<th>0.12.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.N.2</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1</th>
<th>0.9.1</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.N.0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.N.0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0</th>
<th>0.2.2</th>
<th>0.3.2</th>
<th>0.5.2</th>
<th>0.4.2</th>
<th>0.6.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1</th>
<th>0.1.1</th>
<th>0.7.2</th>
<th>0.8.2</th>
<th>0.10.2</th>
<th>0.9.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-INT:MUX.LONG.V0">INT:MUX.LONG.V0</th>
<th>0.27.0</th>
<th>0.24.0</th>
<th>0.25.0</th>
<th>0.26.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB1.I2.E</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-INT:MUX.LONG.V1">INT:MUX.LONG.V1</th>
<th>0.15.0</th>
<th>0.12.0</th>
<th>0.14.0</th>
<th>0.17.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB1.I2.E</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-INT:MUX.LONG.V2">INT:MUX.LONG.V2</th>
<th>0.11.0</th>
<th>0.9.0</th>
<th>0.13.0</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-INT:MUX.LONG.V3">INT:MUX.LONG.V3</th>
<th>0.23.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.22.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-IO0:I1MUX">IO0:I1MUX</th>
<th>0.17.5</th>
<th>0.19.5</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO0:I2MUX">IO0:I2MUX</th>
<th>0.20.5</th>
<th>0.20.4</th>
<th>0.22.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO1:I1MUX">IO1:I1MUX</th>
<th>0.14.5</th>
<th>0.16.5</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO1:I2MUX">IO1:I2MUX</th>
<th>0.12.5</th>
<th>0.12.4</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>I</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IQL</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IQ</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-IO0:IFF_D">IO0:IFF_D</th>
<th>0.18.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO1:IFF_D">IO1:IFF_D</th>
<th>0.13.4</th>
</tr>
</thead>
<tbody>
<tr><td>DELAY</td>
<td>0</td>
</tr>
<tr><td>I</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-IO0:MUX.OFF_D">IO0:MUX.OFF_D</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO1:MUX.OFF_D">IO1:MUX.OFF_D</th>
<th>0.6.5</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-IO0:OMUX">IO0:OMUX</th>
<th>0.27.5</th>
<th>0.24.3</th>
<th>0.25.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO1:OMUX">IO1:OMUX</th>
<th>0.5.5</th>
<th>0.6.3</th>
<th>0.8.4</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O1.INV</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>O2.INV</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-IO0:PULL">IO0:PULL</th>
<th>0.21.4</th>
<th>0.24.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO1:PULL">IO1:PULL</th>
<th>0.11.4</th>
<th>0.8.5</th>
</tr>
</thead>
<tbody>
<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PULLDOWN</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.T.R-IO0:SLEW">IO0:SLEW</th>
<th>0.30.5</th>
<th>0.31.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.T.R-IO1:SLEW">IO1:SLEW</th>
<th>0.2.5</th>
<th>0.1.5</th>
</tr>
</thead>
<tbody>
<tr><td>FAST</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MEDSLOW</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>MEDFAST</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SLOW</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-iots"><a class="header" href="#tile-iots">Tile IO.TS</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-14"><a class="header" href="#switchbox-int-14">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.TS switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="6">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V1</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.IO.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.IO.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V0.0</td><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V0.1</td><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V1.0</td><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V1.1</td><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.N.0</td><td>TCELL0_IO.DBUF.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.0.N.1</td><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.N.2</td><td>TCELL0_IO.DBUF.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.N.0</td><td>TCELL0_IO.DBUF.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.1.N.1</td><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.N.2</td><td>TCELL0_IO.DBUF.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.H0</td><td>TCELL0_IO.DOUBLE.0.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.H1</td><td>TCELL0_IO.DOUBLE.0.N.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_SINGLE.V1</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V0</td><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V1</td><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V2</td><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V3</td><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.H0</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.H1</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB0.O1</td><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.OK</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.IK</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.TS</td><td>TCELL0_IO.DOUBLE.0.N.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB1.O1</td><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.OK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.IK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.TS</td><td>TCELL0_IO.DOUBLE.0.N.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-io0-14"><a class="header" href="#bel-io0-14">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.TS bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.BT.IOB0.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.BT.IOB0.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB0.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB0.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.F2.N</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB0.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-14"><a class="header" href="#bel-io1-14">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.TS bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.BT.IOB1.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.BT.IOB1.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB1.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB1.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.G2.N</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB1.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec0-14"><a class="header" href="#bel-dec0-14">Bel DEC0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.TS bel DEC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.BT.IOB0.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec1-14"><a class="header" href="#bel-dec1-14">Bel DEC1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.TS bel DEC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.CLB.C2.N</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec2-14"><a class="header" href="#bel-dec2-14">Bel DEC2</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.TS bel DEC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.BT.IOB1.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-14"><a class="header" href="#bel-wires-14">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.TS bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:DEC.H0</td><td>DEC0.O1, DEC1.O1, DEC2.O1</td></tr>
<tr><td>TCELL0:DEC.H1</td><td>DEC0.O2, DEC1.O2, DEC2.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.F2.N</td><td>IO0.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.G2.N</td><td>IO1.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.C2.N</td><td>DEC1.I</td></tr>
<tr><td>TCELL0:IMUX.IOB0.O1</td><td>IO0.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB0.OK</td><td>IO0.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.IK</td><td>IO0.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.TS</td><td>IO0.T</td></tr>
<tr><td>TCELL0:IMUX.IOB1.O1</td><td>IO1.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB1.OK</td><td>IO1.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.IK</td><td>IO1.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.TS</td><td>IO1.T</td></tr>
<tr><td>TCELL0:OUT.BT.IOB0.I1</td><td>IO0.I1, DEC0.I</td></tr>
<tr><td>TCELL0:OUT.BT.IOB0.I2</td><td>IO0.I2</td></tr>
<tr><td>TCELL0:OUT.BT.IOB1.I1</td><td>IO1.I1, DEC2.I</td></tr>
<tr><td>TCELL0:OUT.BT.IOB1.I2</td><td>IO1.I2</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-14"><a class="header" href="#bitstream-14">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.TS bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>5</td>
<td title="0.31.5">
<a href="#tile-xc4000a-IO.TS-IO0:SLEW">IO0:SLEW[0]</a>
</td>
<td title="0.30.5">
<a href="#tile-xc4000a-IO.TS-IO0:SLEW">IO0:SLEW[1]</a>
</td>
<td title="0.29.5">
<a href="#tile-xc4000a-IO.TS-IO0:INV.T">~IO0:INV.T</a>
</td>
<td title="0.28.5">
<a href="#tile-xc4000a-IO.TS-IO0:INV.OFF_CLK">~IO0:INV.OFF_CLK</a>
</td>
<td title="0.27.5">
<a href="#tile-xc4000a-IO.TS-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc4000a-IO.TS-IO0:MUX.OFF_D">IO0:MUX.OFF_D[0]</a>
</td>
<td title="0.25.5">
<a href="#tile-xc4000a-IO.TS-IO0:INV.OFF_D">~IO0:INV.OFF_D</a>
</td>
<td title="0.24.5">
<a href="#tile-xc4000a-IO.TS-IO0:PULL">IO0:PULL[0]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc4000a-IO.TS-IO0:OFF_USED">IO0:OFF_USED</a>
</td>
<td title="0.22.5">
<a href="#tile-xc4000a-IO.TS-IO0:OFF_SRVAL">~IO0:OFF_SRVAL</a>
</td>
<td title="0.21.5">
<a href="#tile-xc4000a-IO.TS-IO0:INV.IFF_CLK">~IO0:INV.IFF_CLK</a>
</td>
<td title="0.20.5">
<a href="#tile-xc4000a-IO.TS-IO0:I2MUX">IO0:I2MUX[2]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc4000a-IO.TS-IO0:I1MUX">IO0:I1MUX[1]</a>
</td>
<td title="0.18.5">
<a href="#tile-xc4000a-IO.TS-IO0:I1MUX">IO0:I1MUX[0]</a>
</td>
<td title="0.17.5">
<a href="#tile-xc4000a-IO.TS-IO0:I1MUX">IO0:I1MUX[2]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc4000a-IO.TS-IO1:I1MUX">IO1:I1MUX[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc4000a-IO.TS-IO1:I1MUX">IO1:I1MUX[0]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc4000a-IO.TS-IO1:I1MUX">IO1:I1MUX[2]</a>
</td>
<td title="0.13.5">
<a href="#tile-xc4000a-IO.TS-IO1:I2MUX">IO1:I2MUX[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc4000a-IO.TS-IO1:I2MUX">IO1:I2MUX[2]</a>
</td>
<td title="0.11.5">
<a href="#tile-xc4000a-IO.TS-IO1:INV.IFF_CLK">~IO1:INV.IFF_CLK</a>
</td>
<td title="0.10.5">
<a href="#tile-xc4000a-IO.TS-IO1:IFF_SRVAL">~IO1:IFF_SRVAL</a>
</td>
<td title="0.9.5">
<a href="#tile-xc4000a-IO.TS-IO1:OFF_USED">IO1:OFF_USED</a>
</td>
<td title="0.8.5">
<a href="#tile-xc4000a-IO.TS-IO1:PULL">IO1:PULL[0]</a>
</td>
<td title="0.7.5">
<a href="#tile-xc4000a-IO.TS-IO1:INV.OFF_D">~IO1:INV.OFF_D</a>
</td>
<td title="0.6.5">
<a href="#tile-xc4000a-IO.TS-IO1:MUX.OFF_D">IO1:MUX.OFF_D[0]</a>
</td>
<td title="0.5.5">
<a href="#tile-xc4000a-IO.TS-IO1:OMUX">IO1:OMUX[2]</a>
</td>
<td title="0.4.5">
<a href="#tile-xc4000a-IO.TS-IO1:INV.OFF_CLK">~IO1:INV.OFF_CLK</a>
</td>
<td title="0.3.5">
<a href="#tile-xc4000a-IO.TS-IO1:INV.T">~IO1:INV.T</a>
</td>
<td title="0.2.5">
<a href="#tile-xc4000a-IO.TS-IO1:SLEW">IO1:SLEW[1]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc4000a-IO.TS-IO1:SLEW">IO1:SLEW[0]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[2]</a>
</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td title="0.30.4">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[6]</a>
</td>
<td title="0.29.4">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[0]</a>
</td>
<td title="0.28.4">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[3]</a>
</td>
<td title="0.27.4">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[2]</a>
</td>
<td title="0.26.4">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[1]</a>
</td>
<td title="0.25.4">
<a href="#tile-xc4000a-IO.TS-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.24.4">
<a href="#tile-xc4000a-IO.TS-IO0:READBACK_OFF">~IO0:READBACK_OFF</a>
</td>
<td title="0.23.4">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[7]</a>
</td>
<td title="0.22.4">
<a href="#tile-xc4000a-IO.TS-IO0:I2MUX">IO0:I2MUX[0]</a>
</td>
<td title="0.21.4">
<a href="#tile-xc4000a-IO.TS-IO0:PULL">IO0:PULL[1]</a>
</td>
<td title="0.20.4">
<a href="#tile-xc4000a-IO.TS-IO0:I2MUX">IO0:I2MUX[1]</a>
</td>
<td title="0.19.4">
<a href="#tile-xc4000a-IO.TS-IO0:IFF_SRVAL">~IO0:IFF_SRVAL</a>
</td>
<td title="0.18.4">
<a href="#tile-xc4000a-IO.TS-IO0:IFF_D">IO0:IFF_D[0]</a>
</td>
<td title="0.17.4">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[0]</a>
</td>
<td title="0.16.4">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[2]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[0]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc4000a-IO.TS-IO1:IFF_D">IO1:IFF_D[0]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc4000a-IO.TS-IO1:I2MUX">IO1:I2MUX[1]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc4000a-IO.TS-IO1:PULL">IO1:PULL[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc4000a-IO.TS-IO1:OFF_SRVAL">~IO1:OFF_SRVAL</a>
</td>
<td title="0.9.4">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[0]</a>
</td>
<td title="0.8.4">
<a href="#tile-xc4000a-IO.TS-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.7.4">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[3]</a>
</td>
<td title="0.6.4">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[6]</a>
</td>
<td title="0.5.4">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[6]</a>
</td>
<td title="0.4.4">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[3]</a>
</td>
<td title="0.3.4">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[4]</a>
</td>
<td title="0.2.4">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[4]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[5]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[0]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.31.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[6]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[0]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[3]</a>
</td>
<td title="0.28.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[2]</a>
</td>
<td title="0.27.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[1]</a>
</td>
<td title="0.26.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[4]</a>
</td>
<td title="0.25.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[5]</a>
</td>
<td title="0.24.3">
<a href="#tile-xc4000a-IO.TS-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td title="0.23.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[7]</a>
</td>
<td title="0.22.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[0]</a>
</td>
<td title="0.21.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[4]</a>
</td>
<td title="0.20.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[1]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[3]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[5]</a>
</td>
<td title="0.17.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[2]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[1]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[3]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[4]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[4]</a>
</td>
<td title="0.12.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[5]</a>
</td>
<td title="0.11.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[3]</a>
</td>
<td title="0.10.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[4]</a>
</td>
<td title="0.9.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[1]</a>
</td>
<td title="0.8.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[2]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[3]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc4000a-IO.TS-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[5]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc4000a-IO.TS-IO1:READBACK_OFF">~IO1:READBACK_OFF</a>
</td>
<td title="0.3.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[0]</a>
</td>
<td title="0.2.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[1]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[7]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.31.2">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[5]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[4]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.0">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.0</a>
</td>
<td title="0.28.2">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.0">~INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.0</a>
</td>
<td title="0.27.2">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.0">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.0</a>
</td>
<td title="0.26.2">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.2">~INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.2</a>
</td>
<td title="0.25.2">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.2">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.2</a>
</td>
<td title="0.24.2">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.2">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.2</a>
</td>
<td title="0.23.2">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.IO.DOUBLE.0.N.0.IO.DOUBLE.0.N.2">~INT:BIPASS.IO.DOUBLE.0.N.0.IO.DOUBLE.0.N.2</a>
</td>
<td title="0.22.2">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.1">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.1</a>
</td>
<td title="0.21.2">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.1">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.1</a>
</td>
<td title="0.20.2">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[2]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.1">~INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.1</a>
</td>
<td title="0.18.2">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.0">~INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.0</a>
</td>
<td title="0.17.2">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.0">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.0</a>
</td>
<td title="0.16.2">
<a href="#tile-xc4000a-IO.TS-IO1:READBACK_I1">~IO1:READBACK_I1</a>
</td>
<td title="0.15.2">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.0">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.0</a>
</td>
<td title="0.14.2">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.IO.DOUBLE.1.N.0.IO.DOUBLE.1.N.2">~INT:BIPASS.IO.DOUBLE.1.N.0.IO.DOUBLE.1.N.2</a>
</td>
<td title="0.13.2">
<a href="#tile-xc4000a-IO.TS-IO1:READBACK_I2">~IO1:READBACK_I2</a>
</td>
<td title="0.12.2">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.2">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.2</a>
</td>
<td title="0.11.2">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.2">~INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.2</a>
</td>
<td title="0.10.2">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[1]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[0]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[2]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[3]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[0]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[2]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[1]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[3]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[4]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[1]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[7]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.31.1">
<a href="#tile-xc4000a-IO.TS-INT:PASS.SINGLE.V2.0.LONG.IO.H0">~INT:PASS.SINGLE.V2.0.LONG.IO.H0</a>
</td>
<td title="0.30.1">
<a href="#tile-xc4000a-IO.TS-INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1">~INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.29.1">
<a href="#tile-xc4000a-IO.TS-INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E">~INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.28.1">
<a href="#tile-xc4000a-IO.TS-INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E">~INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.27.1">
<a href="#tile-xc4000a-IO.TS-INT:PASS.SINGLE.V2.0.DEC.H0">~INT:PASS.SINGLE.V2.0.DEC.H0</a>
</td>
<td title="0.26.1">
<a href="#tile-xc4000a-IO.TS-INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1">~INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.25.1">
<a href="#tile-xc4000a-IO.TS-INT:PASS.SINGLE.V1.0.LONG.IO.H1">~INT:PASS.SINGLE.V1.0.LONG.IO.H1</a>
</td>
<td title="0.24.1">
<a href="#tile-xc4000a-IO.TS-INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E">~INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.23.1">
<a href="#tile-xc4000a-IO.TS-INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.22.1">
<a href="#tile-xc4000a-IO.TS-INT:PASS.SINGLE.V1.0.DEC.H1">~INT:PASS.SINGLE.V1.0.DEC.H1</a>
</td>
<td title="0.21.1">
<a href="#tile-xc4000a-IO.TS-INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.20.1">
<a href="#tile-xc4000a-IO.TS-INT:PASS.SINGLE.V3.0.LONG.IO.H1">~INT:PASS.SINGLE.V3.0.LONG.IO.H1</a>
</td>
<td title="0.19.1">
<a href="#tile-xc4000a-IO.TS-INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2">~INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.18.1">
<a href="#tile-xc4000a-IO.TS-INT:PASS.IO.DOUBLE.0.N.2.0.IO.DBUF.H1">~INT:PASS.IO.DOUBLE.0.N.2.0.IO.DBUF.H1</a>
</td>
<td title="0.17.1">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.V1">INT:MUX.LONG.V1[0]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc4000a-IO.TS-INT:PASS.IO.DOUBLE.1.N.2.0.IO.DBUF.H1">~INT:PASS.IO.DOUBLE.1.N.2.0.IO.DBUF.H1</a>
</td>
<td title="0.15.1">
<a href="#tile-xc4000a-IO.TS-IO0:READBACK_I1">~IO0:READBACK_I1</a>
</td>
<td title="0.14.1">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0[1]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc4000a-IO.TS-IO0:READBACK_I2">~IO0:READBACK_I2</a>
</td>
<td title="0.12.1">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc4000a-IO.TS-INT:PASS.IO.DOUBLE.1.N.0.0.IO.DBUF.H0">~INT:PASS.IO.DOUBLE.1.N.0.0.IO.DBUF.H0</a>
</td>
<td title="0.10.1">
<a href="#tile-xc4000a-IO.TS-INT:PASS.IO.DOUBLE.0.N.0.0.IO.DBUF.H0">~INT:PASS.IO.DOUBLE.0.N.0.0.IO.DBUF.H0</a>
</td>
<td title="0.9.1">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1[1]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc4000a-IO.TS-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.2">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.2</a>
</td>
<td title="0.6.1">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.1">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.1</a>
</td>
<td title="0.5.1">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.1">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.1</a>
</td>
<td title="0.4.1">
<a href="#tile-xc4000a-IO.TS-DEC1:O2_N">DEC1:O2_N</a>
</td>
<td title="0.3.1">
<a href="#tile-xc4000a-IO.TS-DEC1:O1_P">~DEC1:O1_P</a>
</td>
<td title="0.2.1">
<a href="#tile-xc4000a-IO.TS-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.1">~INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.1</a>
</td>
<td title="0.1.1">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[4]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc4000a-IO.TS-DEC1:O1_N">DEC1:O1_N</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.31.0">
<a href="#tile-xc4000a-IO.TS-INT:PASS.SINGLE.V0.0.LONG.IO.H0">~INT:PASS.SINGLE.V0.0.LONG.IO.H0</a>
</td>
<td title="0.30.0">
<a href="#tile-xc4000a-IO.TS-INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1">~INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.29.0">
<a href="#tile-xc4000a-IO.TS-INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E">~INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.28.0">
<a href="#tile-xc4000a-IO.TS-INT:PASS.SINGLE.V0.0.DEC.H0">~INT:PASS.SINGLE.V0.0.DEC.H0</a>
</td>
<td title="0.27.0">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.V0">INT:MUX.LONG.V0[3]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.V0">INT:MUX.LONG.V0[0]</a>
</td>
<td title="0.25.0">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.V0">INT:MUX.LONG.V0[1]</a>
</td>
<td title="0.24.0">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.V0">INT:MUX.LONG.V0[2]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.V3">INT:MUX.LONG.V3[3]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.V3">INT:MUX.LONG.V3[0]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.V3">INT:MUX.LONG.V3[1]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.V3">INT:MUX.LONG.V3[2]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc4000a-IO.TS-INT:PASS.SINGLE.V3.0.DEC.H1">~INT:PASS.SINGLE.V3.0.DEC.H1</a>
</td>
<td title="0.18.0">
<a href="#tile-xc4000a-IO.TS-INT:BUF.LONG.H1.0.SINGLE.V1">~INT:BUF.LONG.H1.0.SINGLE.V1</a>
</td>
<td title="0.17.0">
<a href="#tile-xc4000a-IO.TS-INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E">~INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.16.0">
<a href="#tile-xc4000a-IO.TS-INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E">~INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.15.0">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.V1">INT:MUX.LONG.V1[3]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.V1">INT:MUX.LONG.V1[1]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.V2">INT:MUX.LONG.V2[1]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.V1">INT:MUX.LONG.V1[2]</a>
</td>
<td title="0.11.0">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.V2">INT:MUX.LONG.V2[3]</a>
</td>
<td title="0.10.0">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.V2">INT:MUX.LONG.V2[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc4000a-IO.TS-INT:MUX.LONG.V2">INT:MUX.LONG.V2[2]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc4000a-IO.TS-DEC1:O2_P">~DEC1:O2_P</a>
</td>
<td title="0.7.0">
<a href="#tile-xc4000a-IO.TS-DEC2:O2_N">~DEC2:O2_N</a>
</td>
<td title="0.6.0">
<a href="#tile-xc4000a-IO.TS-DEC0:O2_P">~DEC0:O2_P</a>
</td>
<td title="0.5.0">
<a href="#tile-xc4000a-IO.TS-DEC0:O2_N">DEC0:O2_N</a>
</td>
<td title="0.4.0">
<a href="#tile-xc4000a-IO.TS-DEC2:O2_P">DEC2:O2_P</a>
</td>
<td title="0.3.0">
<a href="#tile-xc4000a-IO.TS-DEC0:O1_P">~DEC0:O1_P</a>
</td>
<td title="0.2.0">
<a href="#tile-xc4000a-IO.TS-DEC2:O1_N">~DEC2:O1_N</a>
</td>
<td title="0.1.0">
<a href="#tile-xc4000a-IO.TS-DEC0:O1_N">DEC0:O1_N</a>
</td>
<td title="0.0.0">
<a href="#tile-xc4000a-IO.TS-DEC2:O1_P">DEC2:O1_P</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc4000a IO.TS bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="31">Frame</th></tr>
<tr>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="1.30.9">
<a href="#tile-xc4000a-IO.TS-INT:PASS.SINGLE.V0.0.LONG.H0">~INT:PASS.SINGLE.V0.0.LONG.H0</a>
</td>
<td title="1.29.9">
<a href="#tile-xc4000a-IO.TS-INT:BUF.LONG.H0.0.SINGLE.V0">~INT:BUF.LONG.H0.0.SINGLE.V0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.21.9">
<a href="#tile-xc4000a-IO.TS-INT:PASS.SINGLE.V1.0.LONG.H1">~INT:PASS.SINGLE.V1.0.LONG.H1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-DEC0:O1_N">DEC0:O1_N</th>
<th>0.1.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-DEC0:O2_N">DEC0:O2_N</th>
<th>0.5.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-DEC1:O1_N">DEC1:O1_N</th>
<th>0.0.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-DEC1:O2_N">DEC1:O2_N</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-DEC2:O1_P">DEC2:O1_P</th>
<th>0.0.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-DEC2:O2_P">DEC2:O2_P</th>
<th>0.4.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO0:OFF_USED">IO0:OFF_USED</th>
<th>0.23.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO1:OFF_USED">IO1:OFF_USED</th>
<th>0.9.5</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-DEC0:O1_P">DEC0:O1_P</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-DEC0:O2_P">DEC0:O2_P</th>
<th>0.6.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-DEC1:O1_P">DEC1:O1_P</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-DEC1:O2_P">DEC1:O2_P</th>
<th>0.8.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-DEC2:O1_N">DEC2:O1_N</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-DEC2:O2_N">DEC2:O2_N</th>
<th>0.7.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.0">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.0</th>
<th>0.15.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.1">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.1</th>
<th>0.5.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.2">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.2</th>
<th>0.12.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.0">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.0</th>
<th>0.29.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.1">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.1</th>
<th>0.22.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.2">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.2</th>
<th>0.25.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.0">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.0</th>
<th>0.27.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.1">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.1</th>
<th>0.21.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.2">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.2</th>
<th>0.24.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.0">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.0</th>
<th>0.17.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.1">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.1</th>
<th>0.6.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.2">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.2</th>
<th>0.7.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.IO.DOUBLE.0.N.0.IO.DOUBLE.0.N.2">INT:BIPASS.IO.DOUBLE.0.N.0.IO.DOUBLE.0.N.2</th>
<th>0.23.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.IO.DOUBLE.1.N.0.IO.DOUBLE.1.N.2">INT:BIPASS.IO.DOUBLE.1.N.0.IO.DOUBLE.1.N.2</th>
<th>0.14.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.1">INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.1</th>
<th>0.19.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.0">INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.0</th>
<th>0.28.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.2">INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.2</th>
<th>0.26.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.1">INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.1</th>
<th>0.2.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.0">INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.0</th>
<th>0.18.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.2">INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.2</th>
<th>0.11.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BUF.LONG.H0.0.SINGLE.V0">INT:BUF.LONG.H0.0.SINGLE.V0</th>
<th>1.29.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:BUF.LONG.H1.0.SINGLE.V1">INT:BUF.LONG.H1.0.SINGLE.V1</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E">INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E</th>
<th>0.28.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1">INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1</th>
<th>0.26.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2">INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E">INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E</th>
<th>0.16.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.IO.DOUBLE.0.N.0.0.IO.DBUF.H0">INT:PASS.IO.DOUBLE.0.N.0.0.IO.DBUF.H0</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.IO.DOUBLE.0.N.2.0.IO.DBUF.H1">INT:PASS.IO.DOUBLE.0.N.2.0.IO.DBUF.H1</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.IO.DOUBLE.1.N.0.0.IO.DBUF.H0">INT:PASS.IO.DOUBLE.1.N.0.0.IO.DBUF.H0</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.IO.DOUBLE.1.N.2.0.IO.DBUF.H1">INT:PASS.IO.DOUBLE.1.N.2.0.IO.DBUF.H1</th>
<th>0.16.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.SINGLE.V0.0.DEC.H0">INT:PASS.SINGLE.V0.0.DEC.H0</th>
<th>0.28.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.SINGLE.V0.0.LONG.H0">INT:PASS.SINGLE.V0.0.LONG.H0</th>
<th>1.30.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.SINGLE.V0.0.LONG.IO.H0">INT:PASS.SINGLE.V0.0.LONG.IO.H0</th>
<th>0.31.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1">INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1</th>
<th>0.30.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E">INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E</th>
<th>0.29.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.SINGLE.V1.0.DEC.H1">INT:PASS.SINGLE.V1.0.DEC.H1</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.SINGLE.V1.0.LONG.H1">INT:PASS.SINGLE.V1.0.LONG.H1</th>
<th>1.21.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.SINGLE.V1.0.LONG.IO.H1">INT:PASS.SINGLE.V1.0.LONG.IO.H1</th>
<th>0.25.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2</th>
<th>0.23.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E">INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.SINGLE.V2.0.DEC.H0">INT:PASS.SINGLE.V2.0.DEC.H0</th>
<th>0.27.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.SINGLE.V2.0.LONG.IO.H0">INT:PASS.SINGLE.V2.0.LONG.IO.H0</th>
<th>0.31.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1">INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1</th>
<th>0.30.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E">INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E</th>
<th>0.29.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.SINGLE.V3.0.DEC.H1">INT:PASS.SINGLE.V3.0.DEC.H1</th>
<th>0.19.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.SINGLE.V3.0.LONG.IO.H1">INT:PASS.SINGLE.V3.0.LONG.IO.H1</th>
<th>0.20.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2</th>
<th>0.21.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E">INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E</th>
<th>0.17.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO0:IFF_SRVAL">IO0:IFF_SRVAL</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO0:INV.IFF_CLK">IO0:INV.IFF_CLK</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO0:INV.OFF_CLK">IO0:INV.OFF_CLK</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO0:INV.OFF_D">IO0:INV.OFF_D</th>
<th>0.25.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO0:INV.T">IO0:INV.T</th>
<th>0.29.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO0:OFF_SRVAL">IO0:OFF_SRVAL</th>
<th>0.22.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO0:READBACK_I1">IO0:READBACK_I1</th>
<th>0.15.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO0:READBACK_I2">IO0:READBACK_I2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO0:READBACK_OFF">IO0:READBACK_OFF</th>
<th>0.24.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO1:IFF_SRVAL">IO1:IFF_SRVAL</th>
<th>0.10.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO1:INV.IFF_CLK">IO1:INV.IFF_CLK</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO1:INV.OFF_CLK">IO1:INV.OFF_CLK</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO1:INV.OFF_D">IO1:INV.OFF_D</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO1:INV.T">IO1:INV.T</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO1:OFF_SRVAL">IO1:OFF_SRVAL</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO1:READBACK_I1">IO1:READBACK_I1</th>
<th>0.16.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO1:READBACK_I2">IO1:READBACK_I2</th>
<th>0.13.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO1:READBACK_OFF">IO1:READBACK_OFF</th>
<th>0.4.3</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK</th>
<th>0.23.4</th>
<th>0.30.4</th>
<th>0.25.3</th>
<th>0.30.2</th>
<th>0.28.4</th>
<th>0.27.4</th>
<th>0.26.4</th>
<th>0.29.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1</th>
<th>0.21.3</th>
<th>0.19.3</th>
<th>0.20.2</th>
<th>0.20.3</th>
<th>0.22.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK</th>
<th>0.23.3</th>
<th>0.31.3</th>
<th>0.31.2</th>
<th>0.26.3</th>
<th>0.29.3</th>
<th>0.28.3</th>
<th>0.27.3</th>
<th>0.30.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS</th>
<th>0.18.3</th>
<th>0.14.3</th>
<th>0.15.3</th>
<th>0.17.3</th>
<th>0.16.3</th>
<th>0.17.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.N.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.N.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK</th>
<th>0.0.3</th>
<th>0.6.4</th>
<th>0.5.3</th>
<th>0.3.4</th>
<th>0.7.4</th>
<th>0.1.3</th>
<th>0.2.3</th>
<th>0.3.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1</th>
<th>0.10.3</th>
<th>0.7.3</th>
<th>0.8.3</th>
<th>0.9.3</th>
<th>0.9.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DOUBLE.V1.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK</th>
<th>0.0.2</th>
<th>0.5.4</th>
<th>0.1.4</th>
<th>0.2.4</th>
<th>0.4.4</th>
<th>0.0.5</th>
<th>0.1.2</th>
<th>0.0.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS</th>
<th>0.12.3</th>
<th>0.13.3</th>
<th>0.11.3</th>
<th>0.16.4</th>
<th>0.15.4</th>
<th>0.14.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.N.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.N.2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0</th>
<th>0.14.1</th>
<th>0.12.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.N.2</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1</th>
<th>0.9.1</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.N.0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.N.0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0</th>
<th>0.2.2</th>
<th>0.3.2</th>
<th>0.5.2</th>
<th>0.4.2</th>
<th>0.6.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1</th>
<th>0.1.1</th>
<th>0.7.2</th>
<th>0.8.2</th>
<th>0.10.2</th>
<th>0.9.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-INT:MUX.LONG.V0">INT:MUX.LONG.V0</th>
<th>0.27.0</th>
<th>0.24.0</th>
<th>0.25.0</th>
<th>0.26.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB1.I2.E</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-INT:MUX.LONG.V1">INT:MUX.LONG.V1</th>
<th>0.15.0</th>
<th>0.12.0</th>
<th>0.14.0</th>
<th>0.17.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB1.I2.E</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-INT:MUX.LONG.V2">INT:MUX.LONG.V2</th>
<th>0.11.0</th>
<th>0.9.0</th>
<th>0.13.0</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-INT:MUX.LONG.V3">INT:MUX.LONG.V3</th>
<th>0.23.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.22.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-IO0:I1MUX">IO0:I1MUX</th>
<th>0.17.5</th>
<th>0.19.5</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO0:I2MUX">IO0:I2MUX</th>
<th>0.20.5</th>
<th>0.20.4</th>
<th>0.22.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO1:I1MUX">IO1:I1MUX</th>
<th>0.14.5</th>
<th>0.16.5</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO1:I2MUX">IO1:I2MUX</th>
<th>0.12.5</th>
<th>0.12.4</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>I</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IQL</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IQ</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-IO0:IFF_D">IO0:IFF_D</th>
<th>0.18.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO1:IFF_D">IO1:IFF_D</th>
<th>0.13.4</th>
</tr>
</thead>
<tbody>
<tr><td>DELAY</td>
<td>0</td>
</tr>
<tr><td>I</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-IO0:MUX.OFF_D">IO0:MUX.OFF_D</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO1:MUX.OFF_D">IO1:MUX.OFF_D</th>
<th>0.6.5</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-IO0:OMUX">IO0:OMUX</th>
<th>0.27.5</th>
<th>0.24.3</th>
<th>0.25.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO1:OMUX">IO1:OMUX</th>
<th>0.5.5</th>
<th>0.6.3</th>
<th>0.8.4</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O1.INV</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>O2.INV</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-IO0:PULL">IO0:PULL</th>
<th>0.21.4</th>
<th>0.24.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO1:PULL">IO1:PULL</th>
<th>0.11.4</th>
<th>0.8.5</th>
</tr>
</thead>
<tbody>
<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PULLDOWN</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS-IO0:SLEW">IO0:SLEW</th>
<th>0.30.5</th>
<th>0.31.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS-IO1:SLEW">IO1:SLEW</th>
<th>0.2.5</th>
<th>0.1.5</th>
</tr>
</thead>
<tbody>
<tr><td>FAST</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MEDSLOW</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>MEDFAST</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SLOW</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-iotsl"><a class="header" href="#tile-iotsl">Tile IO.TS.L</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-15"><a class="header" href="#switchbox-int-15">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.TS.L switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="6">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V1</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.IO.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.IO.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V0.0</td><td>TCELL0_OUT.BT.IOB1.I1.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V0.1</td><td>TCELL0_OUT.BT.IOB0.I1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V1.0</td><td>TCELL0_OUT.BT.IOB0.I2</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_DOUBLE.V1.1</td><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.N.0</td><td>TCELL0_IO.DBUF.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.0.N.1</td><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.0.N.2</td><td>TCELL0_IO.DBUF.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.N.0</td><td>TCELL0_IO.DBUF.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_IO.DOUBLE.1.N.1</td><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_IO.DOUBLE.1.N.2</td><td>TCELL0_IO.DBUF.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V0.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.H0</td><td>TCELL0_IO.DOUBLE.0.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IO.DBUF.H1</td><td>TCELL0_IO.DOUBLE.0.N.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_SINGLE.V1</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V0</td><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V1</td><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB1.I2.E</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V2</td><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>mux</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V3</td><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BT.IOB0.I2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.H0</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.H1</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB0.O1</td><td>TCELL0_DOUBLE.V0.0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DOUBLE.V1.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.OK</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.IK</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB0.TS</td><td>TCELL0_IO.DOUBLE.0.N.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.IOB1.O1</td><td>TCELL0_DEC.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.V0.1</td><td>mux</td>
</tr>
<tr><td>TCELL1_DOUBLE.V1.0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.OK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.IK</td><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK2</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK3</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.IOB1.TS</td><td>TCELL0_IO.DOUBLE.0.N.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.0.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.1</td><td>mux</td>
</tr>
<tr><td>TCELL0_IO.DOUBLE.1.N.2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_DEC.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-io0-15"><a class="header" href="#bel-io0-15">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.TS.L bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKIN</td><td>output</td><td>TCELL0:OUT.IOB.CLKIN</td></tr>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.BT.IOB0.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.BT.IOB0.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB0.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB0.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.F2.N</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB0.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB0.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-15"><a class="header" href="#bel-io1-15">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.TS.L bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I1</td><td>output</td><td>TCELL0:OUT.BT.IOB1.I1</td></tr>
<tr><td>I2</td><td>output</td><td>TCELL0:OUT.BT.IOB1.I2</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.IOB1.IK</td></tr>
<tr><td>O1</td><td>input</td><td>TCELL0:IMUX.IOB1.O1</td></tr>
<tr><td>O2</td><td>input</td><td>TCELL0:IMUX.CLB.G2.N</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.IOB1.OK</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.IOB1.TS</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec0-15"><a class="header" href="#bel-dec0-15">Bel DEC0</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.TS.L bel DEC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.BT.IOB0.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec1-15"><a class="header" href="#bel-dec1-15">Bel DEC1</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.TS.L bel DEC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.CLB.C2.N</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dec2-15"><a class="header" href="#bel-dec2-15">Bel DEC2</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.TS.L bel DEC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:OUT.BT.IOB1.I1</td></tr>
<tr><td>O1</td><td>output</td><td>TCELL0:DEC.H0</td></tr>
<tr><td>O2</td><td>output</td><td>TCELL0:DEC.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-15"><a class="header" href="#bel-wires-15">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.TS.L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:DEC.H0</td><td>DEC0.O1, DEC1.O1, DEC2.O1</td></tr>
<tr><td>TCELL0:DEC.H1</td><td>DEC0.O2, DEC1.O2, DEC2.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.F2.N</td><td>IO0.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.G2.N</td><td>IO1.O2</td></tr>
<tr><td>TCELL0:IMUX.CLB.C2.N</td><td>DEC1.I</td></tr>
<tr><td>TCELL0:IMUX.IOB0.O1</td><td>IO0.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB0.OK</td><td>IO0.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.IK</td><td>IO0.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB0.TS</td><td>IO0.T</td></tr>
<tr><td>TCELL0:IMUX.IOB1.O1</td><td>IO1.O1</td></tr>
<tr><td>TCELL0:IMUX.IOB1.OK</td><td>IO1.OK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.IK</td><td>IO1.IK</td></tr>
<tr><td>TCELL0:IMUX.IOB1.TS</td><td>IO1.T</td></tr>
<tr><td>TCELL0:OUT.BT.IOB0.I1</td><td>IO0.I1, DEC0.I</td></tr>
<tr><td>TCELL0:OUT.BT.IOB0.I2</td><td>IO0.I2</td></tr>
<tr><td>TCELL0:OUT.BT.IOB1.I1</td><td>IO1.I1, DEC2.I</td></tr>
<tr><td>TCELL0:OUT.BT.IOB1.I2</td><td>IO1.I2</td></tr>
<tr><td>TCELL0:OUT.IOB.CLKIN</td><td>IO0.CLKIN</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-15"><a class="header" href="#bitstream-15">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc4000a IO.TS.L bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="32">Frame</th></tr>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>5</td>
<td title="0.31.5">
<a href="#tile-xc4000a-IO.TS.L-IO0:SLEW">IO0:SLEW[0]</a>
</td>
<td title="0.30.5">
<a href="#tile-xc4000a-IO.TS.L-IO0:SLEW">IO0:SLEW[1]</a>
</td>
<td title="0.29.5">
<a href="#tile-xc4000a-IO.TS.L-IO0:INV.T">~IO0:INV.T</a>
</td>
<td title="0.28.5">
<a href="#tile-xc4000a-IO.TS.L-IO0:INV.OFF_CLK">~IO0:INV.OFF_CLK</a>
</td>
<td title="0.27.5">
<a href="#tile-xc4000a-IO.TS.L-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc4000a-IO.TS.L-IO0:MUX.OFF_D">IO0:MUX.OFF_D[0]</a>
</td>
<td title="0.25.5">
<a href="#tile-xc4000a-IO.TS.L-IO0:INV.OFF_D">~IO0:INV.OFF_D</a>
</td>
<td title="0.24.5">
<a href="#tile-xc4000a-IO.TS.L-IO0:PULL">IO0:PULL[0]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc4000a-IO.TS.L-IO0:OFF_USED">IO0:OFF_USED</a>
</td>
<td title="0.22.5">
<a href="#tile-xc4000a-IO.TS.L-IO0:OFF_SRVAL">~IO0:OFF_SRVAL</a>
</td>
<td title="0.21.5">
<a href="#tile-xc4000a-IO.TS.L-IO0:INV.IFF_CLK">~IO0:INV.IFF_CLK</a>
</td>
<td title="0.20.5">
<a href="#tile-xc4000a-IO.TS.L-IO0:I2MUX">IO0:I2MUX[2]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc4000a-IO.TS.L-IO0:I1MUX">IO0:I1MUX[1]</a>
</td>
<td title="0.18.5">
<a href="#tile-xc4000a-IO.TS.L-IO0:I1MUX">IO0:I1MUX[0]</a>
</td>
<td title="0.17.5">
<a href="#tile-xc4000a-IO.TS.L-IO0:I1MUX">IO0:I1MUX[2]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc4000a-IO.TS.L-IO1:I1MUX">IO1:I1MUX[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc4000a-IO.TS.L-IO1:I1MUX">IO1:I1MUX[0]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc4000a-IO.TS.L-IO1:I1MUX">IO1:I1MUX[2]</a>
</td>
<td title="0.13.5">
<a href="#tile-xc4000a-IO.TS.L-IO1:I2MUX">IO1:I2MUX[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc4000a-IO.TS.L-IO1:I2MUX">IO1:I2MUX[2]</a>
</td>
<td title="0.11.5">
<a href="#tile-xc4000a-IO.TS.L-IO1:INV.IFF_CLK">~IO1:INV.IFF_CLK</a>
</td>
<td title="0.10.5">
<a href="#tile-xc4000a-IO.TS.L-IO1:IFF_SRVAL">~IO1:IFF_SRVAL</a>
</td>
<td title="0.9.5">
<a href="#tile-xc4000a-IO.TS.L-IO1:OFF_USED">IO1:OFF_USED</a>
</td>
<td title="0.8.5">
<a href="#tile-xc4000a-IO.TS.L-IO1:PULL">IO1:PULL[0]</a>
</td>
<td title="0.7.5">
<a href="#tile-xc4000a-IO.TS.L-IO1:INV.OFF_D">~IO1:INV.OFF_D</a>
</td>
<td title="0.6.5">
<a href="#tile-xc4000a-IO.TS.L-IO1:MUX.OFF_D">IO1:MUX.OFF_D[0]</a>
</td>
<td title="0.5.5">
<a href="#tile-xc4000a-IO.TS.L-IO1:OMUX">IO1:OMUX[2]</a>
</td>
<td title="0.4.5">
<a href="#tile-xc4000a-IO.TS.L-IO1:INV.OFF_CLK">~IO1:INV.OFF_CLK</a>
</td>
<td title="0.3.5">
<a href="#tile-xc4000a-IO.TS.L-IO1:INV.T">~IO1:INV.T</a>
</td>
<td title="0.2.5">
<a href="#tile-xc4000a-IO.TS.L-IO1:SLEW">IO1:SLEW[1]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc4000a-IO.TS.L-IO1:SLEW">IO1:SLEW[0]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[2]</a>
</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td title="0.30.4">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[6]</a>
</td>
<td title="0.29.4">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[0]</a>
</td>
<td title="0.28.4">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[3]</a>
</td>
<td title="0.27.4">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[2]</a>
</td>
<td title="0.26.4">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[1]</a>
</td>
<td title="0.25.4">
<a href="#tile-xc4000a-IO.TS.L-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.24.4">
<a href="#tile-xc4000a-IO.TS.L-IO0:READBACK_OFF">~IO0:READBACK_OFF</a>
</td>
<td title="0.23.4">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[7]</a>
</td>
<td title="0.22.4">
<a href="#tile-xc4000a-IO.TS.L-IO0:I2MUX">IO0:I2MUX[0]</a>
</td>
<td title="0.21.4">
<a href="#tile-xc4000a-IO.TS.L-IO0:PULL">IO0:PULL[1]</a>
</td>
<td title="0.20.4">
<a href="#tile-xc4000a-IO.TS.L-IO0:I2MUX">IO0:I2MUX[1]</a>
</td>
<td title="0.19.4">
<a href="#tile-xc4000a-IO.TS.L-IO0:IFF_SRVAL">~IO0:IFF_SRVAL</a>
</td>
<td title="0.18.4">
<a href="#tile-xc4000a-IO.TS.L-IO0:IFF_D">IO0:IFF_D[0]</a>
</td>
<td title="0.17.4">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[0]</a>
</td>
<td title="0.16.4">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[2]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[0]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc4000a-IO.TS.L-IO1:IFF_D">IO1:IFF_D[0]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc4000a-IO.TS.L-IO1:I2MUX">IO1:I2MUX[1]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc4000a-IO.TS.L-IO1:PULL">IO1:PULL[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc4000a-IO.TS.L-IO1:OFF_SRVAL">~IO1:OFF_SRVAL</a>
</td>
<td title="0.9.4">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[0]</a>
</td>
<td title="0.8.4">
<a href="#tile-xc4000a-IO.TS.L-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.7.4">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[3]</a>
</td>
<td title="0.6.4">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[6]</a>
</td>
<td title="0.5.4">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[6]</a>
</td>
<td title="0.4.4">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[3]</a>
</td>
<td title="0.3.4">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[4]</a>
</td>
<td title="0.2.4">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[4]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[5]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[0]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.31.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[6]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[0]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[3]</a>
</td>
<td title="0.28.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[2]</a>
</td>
<td title="0.27.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[1]</a>
</td>
<td title="0.26.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[4]</a>
</td>
<td title="0.25.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[5]</a>
</td>
<td title="0.24.3">
<a href="#tile-xc4000a-IO.TS.L-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td title="0.23.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[7]</a>
</td>
<td title="0.22.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[0]</a>
</td>
<td title="0.21.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[4]</a>
</td>
<td title="0.20.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[1]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[3]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[5]</a>
</td>
<td title="0.17.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[2]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[1]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[3]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS[4]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[4]</a>
</td>
<td title="0.12.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[5]</a>
</td>
<td title="0.11.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS[3]</a>
</td>
<td title="0.10.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[4]</a>
</td>
<td title="0.9.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[1]</a>
</td>
<td title="0.8.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[2]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1[3]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc4000a-IO.TS.L-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[5]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc4000a-IO.TS.L-IO1:READBACK_OFF">~IO1:READBACK_OFF</a>
</td>
<td title="0.3.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[0]</a>
</td>
<td title="0.2.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[1]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK[7]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.31.2">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK[5]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK[4]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.0">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.0</a>
</td>
<td title="0.28.2">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.0">~INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.0</a>
</td>
<td title="0.27.2">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.0">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.0</a>
</td>
<td title="0.26.2">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.2">~INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.2</a>
</td>
<td title="0.25.2">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.2">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.2</a>
</td>
<td title="0.24.2">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.2">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.2</a>
</td>
<td title="0.23.2">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.IO.DOUBLE.0.N.0.IO.DOUBLE.0.N.2">~INT:BIPASS.IO.DOUBLE.0.N.0.IO.DOUBLE.0.N.2</a>
</td>
<td title="0.22.2">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.1">~INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.1</a>
</td>
<td title="0.21.2">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.1">~INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.1</a>
</td>
<td title="0.20.2">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1[2]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.1">~INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.1</a>
</td>
<td title="0.18.2">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.0">~INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.0</a>
</td>
<td title="0.17.2">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.0">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.0</a>
</td>
<td title="0.16.2">
<a href="#tile-xc4000a-IO.TS.L-IO1:READBACK_I1">~IO1:READBACK_I1</a>
</td>
<td title="0.15.2">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.0">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.0</a>
</td>
<td title="0.14.2">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.IO.DOUBLE.1.N.0.IO.DOUBLE.1.N.2">~INT:BIPASS.IO.DOUBLE.1.N.0.IO.DOUBLE.1.N.2</a>
</td>
<td title="0.13.2">
<a href="#tile-xc4000a-IO.TS.L-IO1:READBACK_I2">~IO1:READBACK_I2</a>
</td>
<td title="0.12.2">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.2">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.2</a>
</td>
<td title="0.11.2">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.2">~INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.2</a>
</td>
<td title="0.10.2">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[1]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[0]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[2]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[3]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[0]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[2]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[1]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[3]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0[4]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[1]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK[7]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.31.1">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V2.0.LONG.IO.H0">~INT:PASS.SINGLE.V2.0.LONG.IO.H0</a>
</td>
<td title="0.30.1">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1">~INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.29.1">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E">~INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.28.1">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E">~INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.27.1">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V2.0.DEC.H0">~INT:PASS.SINGLE.V2.0.DEC.H0</a>
</td>
<td title="0.26.1">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1">~INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.25.1">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V1.0.LONG.IO.H1">~INT:PASS.SINGLE.V1.0.LONG.IO.H1</a>
</td>
<td title="0.24.1">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E">~INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.23.1">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.22.1">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V1.0.DEC.H1">~INT:PASS.SINGLE.V1.0.DEC.H1</a>
</td>
<td title="0.21.1">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2">~INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.20.1">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V3.0.LONG.IO.H1">~INT:PASS.SINGLE.V3.0.LONG.IO.H1</a>
</td>
<td title="0.19.1">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2">~INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2</a>
</td>
<td title="0.18.1">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.IO.DOUBLE.0.N.2.0.IO.DBUF.H1">~INT:PASS.IO.DOUBLE.0.N.2.0.IO.DBUF.H1</a>
</td>
<td title="0.17.1">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.V1">INT:MUX.LONG.V1[0]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.IO.DOUBLE.1.N.2.0.IO.DBUF.H1">~INT:PASS.IO.DOUBLE.1.N.2.0.IO.DBUF.H1</a>
</td>
<td title="0.15.1">
<a href="#tile-xc4000a-IO.TS.L-IO0:READBACK_I1">~IO0:READBACK_I1</a>
</td>
<td title="0.14.1">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0[1]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc4000a-IO.TS.L-IO0:READBACK_I2">~IO0:READBACK_I2</a>
</td>
<td title="0.12.1">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.IO.DOUBLE.1.N.0.0.IO.DBUF.H0">~INT:PASS.IO.DOUBLE.1.N.0.0.IO.DBUF.H0</a>
</td>
<td title="0.10.1">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.IO.DOUBLE.0.N.0.0.IO.DBUF.H0">~INT:PASS.IO.DOUBLE.0.N.0.0.IO.DBUF.H0</a>
</td>
<td title="0.9.1">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1[1]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.2">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.2</a>
</td>
<td title="0.6.1">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.1">~INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.1</a>
</td>
<td title="0.5.1">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.1">~INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.1</a>
</td>
<td title="0.4.1">
<a href="#tile-xc4000a-IO.TS.L-DEC1:O2_N">DEC1:O2_N</a>
</td>
<td title="0.3.1">
<a href="#tile-xc4000a-IO.TS.L-DEC1:O1_P">~DEC1:O1_P</a>
</td>
<td title="0.2.1">
<a href="#tile-xc4000a-IO.TS.L-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.1">~INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.1</a>
</td>
<td title="0.1.1">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1[4]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc4000a-IO.TS.L-DEC1:O1_N">DEC1:O1_N</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.31.0">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V0.0.LONG.IO.H0">~INT:PASS.SINGLE.V0.0.LONG.IO.H0</a>
</td>
<td title="0.30.0">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1">~INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1</a>
</td>
<td title="0.29.0">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E">~INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.28.0">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V0.0.DEC.H0">~INT:PASS.SINGLE.V0.0.DEC.H0</a>
</td>
<td title="0.27.0">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.V0">INT:MUX.LONG.V0[3]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.V0">INT:MUX.LONG.V0[0]</a>
</td>
<td title="0.25.0">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.V0">INT:MUX.LONG.V0[1]</a>
</td>
<td title="0.24.0">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.V0">INT:MUX.LONG.V0[2]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.V3">INT:MUX.LONG.V3[3]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.V3">INT:MUX.LONG.V3[0]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.V3">INT:MUX.LONG.V3[1]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.V3">INT:MUX.LONG.V3[2]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V3.0.DEC.H1">~INT:PASS.SINGLE.V3.0.DEC.H1</a>
</td>
<td title="0.18.0">
<a href="#tile-xc4000a-IO.TS.L-INT:BUF.LONG.H1.0.SINGLE.V1">~INT:BUF.LONG.H1.0.SINGLE.V1</a>
</td>
<td title="0.17.0">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E">~INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E</a>
</td>
<td title="0.16.0">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E">~INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E</a>
</td>
<td title="0.15.0">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.V1">INT:MUX.LONG.V1[3]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.V1">INT:MUX.LONG.V1[1]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.V2">INT:MUX.LONG.V2[1]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.V1">INT:MUX.LONG.V1[2]</a>
</td>
<td title="0.11.0">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.V2">INT:MUX.LONG.V2[3]</a>
</td>
<td title="0.10.0">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.V2">INT:MUX.LONG.V2[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc4000a-IO.TS.L-INT:MUX.LONG.V2">INT:MUX.LONG.V2[2]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc4000a-IO.TS.L-DEC1:O2_P">~DEC1:O2_P</a>
</td>
<td title="0.7.0">
<a href="#tile-xc4000a-IO.TS.L-DEC2:O2_N">~DEC2:O2_N</a>
</td>
<td title="0.6.0">
<a href="#tile-xc4000a-IO.TS.L-DEC0:O2_P">~DEC0:O2_P</a>
</td>
<td title="0.5.0">
<a href="#tile-xc4000a-IO.TS.L-DEC0:O2_N">DEC0:O2_N</a>
</td>
<td title="0.4.0">
<a href="#tile-xc4000a-IO.TS.L-DEC2:O2_P">DEC2:O2_P</a>
</td>
<td title="0.3.0">
<a href="#tile-xc4000a-IO.TS.L-DEC0:O1_P">~DEC0:O1_P</a>
</td>
<td title="0.2.0">
<a href="#tile-xc4000a-IO.TS.L-DEC2:O1_N">~DEC2:O1_N</a>
</td>
<td title="0.1.0">
<a href="#tile-xc4000a-IO.TS.L-DEC0:O1_N">DEC0:O1_N</a>
</td>
<td title="0.0.0">
<a href="#tile-xc4000a-IO.TS.L-DEC2:O1_P">DEC2:O1_P</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc4000a IO.TS.L bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="31">Frame</th></tr>
<tr>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="1.30.9">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V0.0.LONG.H0">~INT:PASS.SINGLE.V0.0.LONG.H0</a>
</td>
<td title="1.29.9">
<a href="#tile-xc4000a-IO.TS.L-INT:BUF.LONG.H0.0.SINGLE.V0">~INT:BUF.LONG.H0.0.SINGLE.V0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.21.9">
<a href="#tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V1.0.LONG.H1">~INT:PASS.SINGLE.V1.0.LONG.H1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-DEC0:O1_N">DEC0:O1_N</th>
<th>0.1.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-DEC0:O2_N">DEC0:O2_N</th>
<th>0.5.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-DEC1:O1_N">DEC1:O1_N</th>
<th>0.0.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-DEC1:O2_N">DEC1:O2_N</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-DEC2:O1_P">DEC2:O1_P</th>
<th>0.0.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-DEC2:O2_P">DEC2:O2_P</th>
<th>0.4.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO0:OFF_USED">IO0:OFF_USED</th>
<th>0.23.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO1:OFF_USED">IO1:OFF_USED</th>
<th>0.9.5</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-DEC0:O1_P">DEC0:O1_P</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-DEC0:O2_P">DEC0:O2_P</th>
<th>0.6.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-DEC1:O1_P">DEC1:O1_P</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-DEC1:O2_P">DEC1:O2_P</th>
<th>0.8.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-DEC2:O1_N">DEC2:O1_N</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-DEC2:O2_N">DEC2:O2_N</th>
<th>0.7.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.0">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.0</th>
<th>0.15.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.1">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.1</th>
<th>0.5.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.2">INT:BIPASS.DOUBLE.V0.0.IO.DOUBLE.1.N.2</th>
<th>0.12.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.0">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.0</th>
<th>0.29.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.1">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.1</th>
<th>0.22.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.2">INT:BIPASS.DOUBLE.V0.1.IO.DOUBLE.0.N.2</th>
<th>0.25.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.0">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.0</th>
<th>0.27.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.1">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.1</th>
<th>0.21.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.2">INT:BIPASS.DOUBLE.V1.0.IO.DOUBLE.0.N.2</th>
<th>0.24.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.0">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.0</th>
<th>0.17.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.1">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.1</th>
<th>0.6.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.2">INT:BIPASS.DOUBLE.V1.1.IO.DOUBLE.1.N.2</th>
<th>0.7.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.IO.DOUBLE.0.N.0.IO.DOUBLE.0.N.2">INT:BIPASS.IO.DOUBLE.0.N.0.IO.DOUBLE.0.N.2</th>
<th>0.23.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.IO.DOUBLE.1.N.0.IO.DOUBLE.1.N.2">INT:BIPASS.IO.DOUBLE.1.N.0.IO.DOUBLE.1.N.2</th>
<th>0.14.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.1">INT:BIPASS.SINGLE.V0.IO.DOUBLE.0.N.1</th>
<th>0.19.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.0">INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.0</th>
<th>0.28.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.2">INT:BIPASS.SINGLE.V1.IO.DOUBLE.0.N.2</th>
<th>0.26.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.1">INT:BIPASS.SINGLE.V2.IO.DOUBLE.1.N.1</th>
<th>0.2.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.0">INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.0</th>
<th>0.18.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.2">INT:BIPASS.SINGLE.V3.IO.DOUBLE.1.N.2</th>
<th>0.11.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BUF.LONG.H0.0.SINGLE.V0">INT:BUF.LONG.H0.0.SINGLE.V0</th>
<th>1.29.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:BUF.LONG.H1.0.SINGLE.V1">INT:BUF.LONG.H1.0.SINGLE.V1</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E">INT:PASS.DOUBLE.V0.0.0.OUT.BT.IOB1.I1.E</th>
<th>0.28.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1">INT:PASS.DOUBLE.V0.1.0.OUT.BT.IOB0.I1</th>
<th>0.26.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2">INT:PASS.DOUBLE.V1.0.0.OUT.BT.IOB0.I2</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E">INT:PASS.DOUBLE.V1.1.0.OUT.BT.IOB1.I2.E</th>
<th>0.16.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.IO.DOUBLE.0.N.0.0.IO.DBUF.H0">INT:PASS.IO.DOUBLE.0.N.0.0.IO.DBUF.H0</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.IO.DOUBLE.0.N.2.0.IO.DBUF.H1">INT:PASS.IO.DOUBLE.0.N.2.0.IO.DBUF.H1</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.IO.DOUBLE.1.N.0.0.IO.DBUF.H0">INT:PASS.IO.DOUBLE.1.N.0.0.IO.DBUF.H0</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.IO.DOUBLE.1.N.2.0.IO.DBUF.H1">INT:PASS.IO.DOUBLE.1.N.2.0.IO.DBUF.H1</th>
<th>0.16.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V0.0.DEC.H0">INT:PASS.SINGLE.V0.0.DEC.H0</th>
<th>0.28.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V0.0.LONG.H0">INT:PASS.SINGLE.V0.0.LONG.H0</th>
<th>1.30.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V0.0.LONG.IO.H0">INT:PASS.SINGLE.V0.0.LONG.IO.H0</th>
<th>0.31.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1">INT:PASS.SINGLE.V0.0.OUT.BT.IOB0.I1</th>
<th>0.30.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E">INT:PASS.SINGLE.V0.0.OUT.BT.IOB1.I2.E</th>
<th>0.29.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V1.0.DEC.H1">INT:PASS.SINGLE.V1.0.DEC.H1</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V1.0.LONG.H1">INT:PASS.SINGLE.V1.0.LONG.H1</th>
<th>1.21.9</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V1.0.LONG.IO.H1">INT:PASS.SINGLE.V1.0.LONG.IO.H1</th>
<th>0.25.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.V1.0.OUT.BT.IOB0.I2</th>
<th>0.23.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E">INT:PASS.SINGLE.V1.0.OUT.BT.IOB1.I1.E</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V2.0.DEC.H0">INT:PASS.SINGLE.V2.0.DEC.H0</th>
<th>0.27.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V2.0.LONG.IO.H0">INT:PASS.SINGLE.V2.0.LONG.IO.H0</th>
<th>0.31.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1">INT:PASS.SINGLE.V2.0.OUT.BT.IOB0.I1</th>
<th>0.30.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E">INT:PASS.SINGLE.V2.0.OUT.BT.IOB1.I2.E</th>
<th>0.29.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V3.0.DEC.H1">INT:PASS.SINGLE.V3.0.DEC.H1</th>
<th>0.19.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V3.0.LONG.IO.H1">INT:PASS.SINGLE.V3.0.LONG.IO.H1</th>
<th>0.20.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2">INT:PASS.SINGLE.V3.0.OUT.BT.IOB0.I2</th>
<th>0.21.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E">INT:PASS.SINGLE.V3.0.OUT.BT.IOB1.I1.E</th>
<th>0.17.0</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO0:IFF_SRVAL">IO0:IFF_SRVAL</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO0:INV.IFF_CLK">IO0:INV.IFF_CLK</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO0:INV.OFF_CLK">IO0:INV.OFF_CLK</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO0:INV.OFF_D">IO0:INV.OFF_D</th>
<th>0.25.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO0:INV.T">IO0:INV.T</th>
<th>0.29.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO0:OFF_SRVAL">IO0:OFF_SRVAL</th>
<th>0.22.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO0:READBACK_I1">IO0:READBACK_I1</th>
<th>0.15.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO0:READBACK_I2">IO0:READBACK_I2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO0:READBACK_OFF">IO0:READBACK_OFF</th>
<th>0.24.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO1:IFF_SRVAL">IO1:IFF_SRVAL</th>
<th>0.10.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO1:INV.IFF_CLK">IO1:INV.IFF_CLK</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO1:INV.OFF_CLK">IO1:INV.OFF_CLK</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO1:INV.OFF_D">IO1:INV.OFF_D</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO1:INV.T">IO1:INV.T</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO1:OFF_SRVAL">IO1:OFF_SRVAL</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO1:READBACK_I1">IO1:READBACK_I1</th>
<th>0.16.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO1:READBACK_I2">IO1:READBACK_I2</th>
<th>0.13.2</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO1:READBACK_OFF">IO1:READBACK_OFF</th>
<th>0.4.3</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.IK">INT:MUX.IMUX.IOB0.IK</th>
<th>0.23.4</th>
<th>0.30.4</th>
<th>0.25.3</th>
<th>0.30.2</th>
<th>0.28.4</th>
<th>0.27.4</th>
<th>0.26.4</th>
<th>0.29.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.O1">INT:MUX.IMUX.IOB0.O1</th>
<th>0.21.3</th>
<th>0.19.3</th>
<th>0.20.2</th>
<th>0.20.3</th>
<th>0.22.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.DOUBLE.V0.0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DOUBLE.V1.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.OK">INT:MUX.IMUX.IOB0.OK</th>
<th>0.23.3</th>
<th>0.31.3</th>
<th>0.31.2</th>
<th>0.26.3</th>
<th>0.29.3</th>
<th>0.28.3</th>
<th>0.27.3</th>
<th>0.30.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB0.TS">INT:MUX.IMUX.IOB0.TS</th>
<th>0.18.3</th>
<th>0.14.3</th>
<th>0.15.3</th>
<th>0.17.3</th>
<th>0.16.3</th>
<th>0.17.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.N.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.N.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.IK">INT:MUX.IMUX.IOB1.IK</th>
<th>0.0.3</th>
<th>0.6.4</th>
<th>0.5.3</th>
<th>0.3.4</th>
<th>0.7.4</th>
<th>0.1.3</th>
<th>0.2.3</th>
<th>0.3.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.O1">INT:MUX.IMUX.IOB1.O1</th>
<th>0.10.3</th>
<th>0.7.3</th>
<th>0.8.3</th>
<th>0.9.3</th>
<th>0.9.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.DOUBLE.V0.1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.DOUBLE.V1.0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.OK">INT:MUX.IMUX.IOB1.OK</th>
<th>0.0.2</th>
<th>0.5.4</th>
<th>0.1.4</th>
<th>0.2.4</th>
<th>0.4.4</th>
<th>0.0.5</th>
<th>0.1.2</th>
<th>0.0.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-INT:MUX.IMUX.IOB1.TS">INT:MUX.IMUX.IOB1.TS</th>
<th>0.12.3</th>
<th>0.13.3</th>
<th>0.11.3</th>
<th>0.16.4</th>
<th>0.15.4</th>
<th>0.14.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.N.1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.IO.DOUBLE.1.N.2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-INT:MUX.IO.DBUF.H0">INT:MUX.IO.DBUF.H0</th>
<th>0.14.1</th>
<th>0.12.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.1.N.2</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.0.N.2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-INT:MUX.IO.DBUF.H1">INT:MUX.IO.DBUF.H1</th>
<th>0.9.1</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IO.DOUBLE.0.N.0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.IO.DOUBLE.1.N.0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-INT:MUX.LONG.IO.H0">INT:MUX.LONG.IO.H0</th>
<th>0.2.2</th>
<th>0.3.2</th>
<th>0.5.2</th>
<th>0.4.2</th>
<th>0.6.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-INT:MUX.LONG.IO.H1">INT:MUX.LONG.IO.H1</th>
<th>0.1.1</th>
<th>0.7.2</th>
<th>0.8.2</th>
<th>0.10.2</th>
<th>0.9.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-INT:MUX.LONG.V0">INT:MUX.LONG.V0</th>
<th>0.27.0</th>
<th>0.24.0</th>
<th>0.25.0</th>
<th>0.26.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB1.I2.E</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-INT:MUX.LONG.V1">INT:MUX.LONG.V1</th>
<th>0.15.0</th>
<th>0.12.0</th>
<th>0.14.0</th>
<th>0.17.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB1.I2.E</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-INT:MUX.LONG.V2">INT:MUX.LONG.V2</th>
<th>0.11.0</th>
<th>0.9.0</th>
<th>0.13.0</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-INT:MUX.LONG.V3">INT:MUX.LONG.V3</th>
<th>0.23.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.22.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.DEC.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.BT.IOB0.I2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-IO0:I1MUX">IO0:I1MUX</th>
<th>0.17.5</th>
<th>0.19.5</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO0:I2MUX">IO0:I2MUX</th>
<th>0.20.5</th>
<th>0.20.4</th>
<th>0.22.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO1:I1MUX">IO1:I1MUX</th>
<th>0.14.5</th>
<th>0.16.5</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO1:I2MUX">IO1:I2MUX</th>
<th>0.12.5</th>
<th>0.12.4</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>I</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IQL</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IQ</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-IO0:IFF_D">IO0:IFF_D</th>
<th>0.18.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO1:IFF_D">IO1:IFF_D</th>
<th>0.13.4</th>
</tr>
</thead>
<tbody>
<tr><td>DELAY</td>
<td>0</td>
</tr>
<tr><td>I</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-IO0:MUX.OFF_D">IO0:MUX.OFF_D</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO1:MUX.OFF_D">IO1:MUX.OFF_D</th>
<th>0.6.5</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-IO0:OMUX">IO0:OMUX</th>
<th>0.27.5</th>
<th>0.24.3</th>
<th>0.25.4</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO1:OMUX">IO1:OMUX</th>
<th>0.5.5</th>
<th>0.6.3</th>
<th>0.8.4</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O1.INV</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>O2.INV</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-IO0:PULL">IO0:PULL</th>
<th>0.21.4</th>
<th>0.24.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO1:PULL">IO1:PULL</th>
<th>0.11.4</th>
<th>0.8.5</th>
</tr>
</thead>
<tbody>
<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PULLDOWN</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc4000a-IO.TS.L-IO0:SLEW">IO0:SLEW</th>
<th>0.30.5</th>
<th>0.31.5</th>
</tr>
<tr><th id="tile-xc4000a-IO.TS.L-IO1:SLEW">IO1:SLEW</th>
<th>0.2.5</th>
<th>0.1.5</th>
</tr>
</thead>
<tbody>
<tr><td>FAST</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MEDSLOW</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>MEDFAST</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SLOW</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../xc4000/xc4000a/clb.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../../xc4000/xc4000a/corner.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../xc4000/xc4000a/clb.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../../xc4000/xc4000a/corner.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard.min.js"></script>
        <script src="../../highlight.js"></script>
        <script src="../../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
