// Seed: 3825083964
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
endmodule
module module_1 (
    output tri   id_0,
    input  tri   id_1,
    input  wire  id_2,
    output logic id_3,
    output wand  id_4,
    input  tri1  id_5,
    input  tri0  id_6,
    input  wire  id_7,
    input  uwire id_8,
    input  wor   id_9,
    output wor   id_10,
    output tri   id_11
);
  always disable id_13;
  uwire id_14 = id_8 < id_8 && 1 == id_9 ? 1 : 1;
  task automatic id_15;
    begin : LABEL_0
      id_3 <= "" == 1;
    end
  endtask
  module_0 modCall_1 (
      id_14,
      id_13,
      id_13,
      id_14,
      id_13
  );
  always @(*) begin : LABEL_0
    id_15 <= id_1 - id_14;
  end
endmodule
