<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="atlys_ethernet_test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="coregen/fifo_xlnx_512x36_2clk.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="coregen/fifo_xlnx_512x36_2clk.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="coregen/fifo_xlnx_512x36_2clk.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="coregen/fifo_xlnx_512x36_2clk.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="coregen/fifo_xlnx_512x36_2clk.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="coregen/fifo_xlnx_512x36_2clk.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="coregen/fifo_xlnx_512x36_2clk.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ethernet_test_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ethernet_test_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ethernet_test_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ethernet_test_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ethernet_test_top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ethernet_test_top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ethernet_test_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ethernet_test_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ethernet_test_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ethernet_test_top_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ethernet_test_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/cg_icon.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/cg_icon.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/cg_icon.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/cg_icon.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/cg_icon.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/cg_icon.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/cg_ila1.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/cg_ila1.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/cg_ila1.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/cg_ila1.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/cg_ila1.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/cg_ila1.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/cg_ila2.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/cg_ila2.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/cg_ila2.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/cg_ila2.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/cg_ila2.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/cg_ila2.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/clk_125_tx.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/clk_125_tx.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/clk_125_tx.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/clk_125_tx.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/clk_125_tx.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="simple_gemac/fifo_xlnx_64x36_2clk.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="simple_gemac/fifo_xlnx_64x36_2clk.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="simple_gemac/fifo_xlnx_64x36_2clk.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="simple_gemac/fifo_xlnx_64x36_2clk.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="simple_gemac/fifo_xlnx_64x36_2clk.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="simple_gemac/fifo_xlnx_64x36_2clk.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="simple_gemac/fifo_xlnx_64x36_2clk.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1382483961" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1382483961">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1382483961" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4660880915712947259" xil_pn:start_ts="1382483961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382483961" xil_pn:in_ck="8726721622976734959" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-681579397519680202" xil_pn:start_ts="1382483961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="coregen/fifo_xlnx_512x36_2clk.ngc"/>
      <outfile xil_pn:name="coregen/fifo_xlnx_512x36_2clk.v"/>
      <outfile xil_pn:name="ipcore_dir/cg_icon.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cg_icon.v"/>
      <outfile xil_pn:name="ipcore_dir/cg_ila1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cg_ila1.v"/>
      <outfile xil_pn:name="ipcore_dir/cg_ila2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cg_ila2.v"/>
      <outfile xil_pn:name="ipcore_dir/clk_125_tx.v"/>
      <outfile xil_pn:name="simple_gemac/fifo_xlnx_64x36_2clk.ngc"/>
      <outfile xil_pn:name="simple_gemac/fifo_xlnx_64x36_2clk.v"/>
    </transform>
    <transform xil_pn:end_ts="1382483961" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1382483961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382483961" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1880466639524950009" xil_pn:start_ts="1382483961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382483961" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1382483961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382483961" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8999767710678530688" xil_pn:start_ts="1382483961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382483994" xil_pn:in_ck="-222695030290981654" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="386691819479720517" xil_pn:start_ts="1382483961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ethernet_test_top.lso"/>
      <outfile xil_pn:name="ethernet_test_top.ngc"/>
      <outfile xil_pn:name="ethernet_test_top.ngr"/>
      <outfile xil_pn:name="ethernet_test_top.prj"/>
      <outfile xil_pn:name="ethernet_test_top.stx"/>
      <outfile xil_pn:name="ethernet_test_top.syr"/>
      <outfile xil_pn:name="ethernet_test_top.xst"/>
      <outfile xil_pn:name="ethernet_test_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1382483994" xil_pn:in_ck="1885559837509485756" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3079137623767105586" xil_pn:start_ts="1382483994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382484001" xil_pn:in_ck="-1136455523176067895" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2473349228100342391" xil_pn:start_ts="1382483994">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ethernet_test_top.bld"/>
    </transform>
  </transforms>

</generated_project>
