Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Oct 25 16:28:12 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.247        0.000                      0                28786        0.027        0.000                      0                28786        3.750        0.000                       0                  9944  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.247        0.000                      0                28786        0.027        0.000                      0                28786        3.750        0.000                       0                  9944  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.865ns  (logic 3.659ns (46.520%)  route 4.206ns (53.480%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.796     3.090    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.544 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/DOADO[1]
                         net (fo=8, routed)           2.058     7.603    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/q0[1]
    SLICE_X36Y68         LUT4 (Prop_lut4_I2_O)        0.124     7.727 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_59__1/O
                         net (fo=1, routed)           0.000     7.727    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_59__1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.240 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_43__3/CO[3]
                         net (fo=1, routed)           0.000     8.240    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_43__3_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.357 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_19__2/CO[3]
                         net (fo=2, routed)           1.010     9.367    design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/ram_reg_0[0]
    SLICE_X37Y66         LUT3 (Prop_lut3_I1_O)        0.119     9.486 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/ram_reg_0_i_15__1/O
                         net (fo=1, routed)           0.439     9.925    design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_we0
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.332    10.257 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/ram_reg_0_i_1__2/O
                         net (fo=2, routed)           0.699    10.956    design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ce0
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.506    12.685    design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.115    12.800    
                         clock uncertainty           -0.154    12.646    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.203    design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                         -10.956    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.726ns  (logic 3.659ns (47.361%)  route 4.067ns (52.639%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.796     3.090    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.544 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/DOADO[1]
                         net (fo=8, routed)           2.058     7.603    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/q0[1]
    SLICE_X36Y68         LUT4 (Prop_lut4_I2_O)        0.124     7.727 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_59__1/O
                         net (fo=1, routed)           0.000     7.727    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_59__1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.240 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_43__3/CO[3]
                         net (fo=1, routed)           0.000     8.240    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_43__3_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.357 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_19__2/CO[3]
                         net (fo=2, routed)           1.010     9.367    design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/ram_reg_0[0]
    SLICE_X37Y66         LUT3 (Prop_lut3_I1_O)        0.119     9.486 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/ram_reg_0_i_15__1/O
                         net (fo=1, routed)           0.439     9.925    design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_we0
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.332    10.257 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/ram_reg_0_i_1__2/O
                         net (fo=2, routed)           0.560    10.816    design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ce0
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.511    12.690    design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ap_clk
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.115    12.805    
                         clock uncertainty           -0.154    12.651    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.208    design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 3.997ns (57.805%)  route 2.918ns (42.195%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.796     3.090    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.544 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/DOADO[1]
                         net (fo=8, routed)           1.551     7.095    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/q0[1]
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_25/O
                         net (fo=1, routed)           0.000     7.219    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_25_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.769 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.769    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.883    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.997 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.997    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/CO[0]
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.310 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/p_tmp_s_reg_769_reg[14]_i_3/O[3]
                         net (fo=1, routed)           0.664     8.975    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/O[0]
    SLICE_X34Y61         LUT2 (Prop_lut2_I1_O)        0.328     9.303 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_1/O
                         net (fo=15, routed)          0.702    10.005    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769
    SLICE_X34Y57         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.479    12.658    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/ap_clk
    SLICE_X34Y57         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[0]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X34Y57         FDRE (Setup_fdre_C_R)       -0.728    11.891    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[0]
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 3.997ns (57.805%)  route 2.918ns (42.195%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.796     3.090    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.544 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/DOADO[1]
                         net (fo=8, routed)           1.551     7.095    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/q0[1]
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_25/O
                         net (fo=1, routed)           0.000     7.219    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_25_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.769 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.769    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.883    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.997 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.997    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/CO[0]
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.310 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/p_tmp_s_reg_769_reg[14]_i_3/O[3]
                         net (fo=1, routed)           0.664     8.975    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/O[0]
    SLICE_X34Y61         LUT2 (Prop_lut2_I1_O)        0.328     9.303 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_1/O
                         net (fo=15, routed)          0.702    10.005    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769
    SLICE_X34Y57         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.479    12.658    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/ap_clk
    SLICE_X34Y57         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[1]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X34Y57         FDRE (Setup_fdre_C_R)       -0.728    11.891    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[1]
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 3.997ns (57.805%)  route 2.918ns (42.195%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.796     3.090    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.544 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/DOADO[1]
                         net (fo=8, routed)           1.551     7.095    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/q0[1]
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_25/O
                         net (fo=1, routed)           0.000     7.219    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_25_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.769 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.769    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.883    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.997 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.997    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/CO[0]
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.310 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/p_tmp_s_reg_769_reg[14]_i_3/O[3]
                         net (fo=1, routed)           0.664     8.975    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/O[0]
    SLICE_X34Y61         LUT2 (Prop_lut2_I1_O)        0.328     9.303 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_1/O
                         net (fo=15, routed)          0.702    10.005    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769
    SLICE_X34Y57         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.479    12.658    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/ap_clk
    SLICE_X34Y57         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[2]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X34Y57         FDRE (Setup_fdre_C_R)       -0.728    11.891    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[2]
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 3.997ns (57.805%)  route 2.918ns (42.195%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.796     3.090    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.544 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/DOADO[1]
                         net (fo=8, routed)           1.551     7.095    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/q0[1]
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_25/O
                         net (fo=1, routed)           0.000     7.219    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_25_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.769 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.769    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.883    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.997 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.997    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/CO[0]
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.310 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/p_tmp_s_reg_769_reg[14]_i_3/O[3]
                         net (fo=1, routed)           0.664     8.975    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/O[0]
    SLICE_X34Y61         LUT2 (Prop_lut2_I1_O)        0.328     9.303 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_1/O
                         net (fo=15, routed)          0.702    10.005    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769
    SLICE_X34Y57         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.479    12.658    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/ap_clk
    SLICE_X34Y57         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[3]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X34Y57         FDRE (Setup_fdre_C_R)       -0.728    11.891    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[3]
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.866ns  (logic 3.997ns (58.218%)  route 2.869ns (41.782%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.796     3.090    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.544 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/DOADO[1]
                         net (fo=8, routed)           1.551     7.095    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/q0[1]
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_25/O
                         net (fo=1, routed)           0.000     7.219    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_25_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.769 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.769    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.883    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.997 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.997    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/CO[0]
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.310 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/p_tmp_s_reg_769_reg[14]_i_3/O[3]
                         net (fo=1, routed)           0.664     8.975    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/O[0]
    SLICE_X34Y61         LUT2 (Prop_lut2_I1_O)        0.328     9.303 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_1/O
                         net (fo=15, routed)          0.653     9.956    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769
    SLICE_X34Y58         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.479    12.658    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/ap_clk
    SLICE_X34Y58         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[4]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X34Y58         FDRE (Setup_fdre_C_R)       -0.728    11.891    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[4]
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.866ns  (logic 3.997ns (58.218%)  route 2.869ns (41.782%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.796     3.090    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.544 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/DOADO[1]
                         net (fo=8, routed)           1.551     7.095    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/q0[1]
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_25/O
                         net (fo=1, routed)           0.000     7.219    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_25_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.769 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.769    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.883    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.997 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.997    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/CO[0]
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.310 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/p_tmp_s_reg_769_reg[14]_i_3/O[3]
                         net (fo=1, routed)           0.664     8.975    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/O[0]
    SLICE_X34Y61         LUT2 (Prop_lut2_I1_O)        0.328     9.303 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_1/O
                         net (fo=15, routed)          0.653     9.956    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769
    SLICE_X34Y58         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.479    12.658    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/ap_clk
    SLICE_X34Y58         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[5]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X34Y58         FDRE (Setup_fdre_C_R)       -0.728    11.891    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[5]
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.866ns  (logic 3.997ns (58.218%)  route 2.869ns (41.782%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.796     3.090    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.544 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/DOADO[1]
                         net (fo=8, routed)           1.551     7.095    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/q0[1]
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_25/O
                         net (fo=1, routed)           0.000     7.219    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_25_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.769 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.769    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.883    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.997 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.997    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/CO[0]
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.310 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/p_tmp_s_reg_769_reg[14]_i_3/O[3]
                         net (fo=1, routed)           0.664     8.975    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/O[0]
    SLICE_X34Y61         LUT2 (Prop_lut2_I1_O)        0.328     9.303 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_1/O
                         net (fo=15, routed)          0.653     9.956    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769
    SLICE_X34Y58         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.479    12.658    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/ap_clk
    SLICE_X34Y58         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[6]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X34Y58         FDRE (Setup_fdre_C_R)       -0.728    11.891    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[6]
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.866ns  (logic 3.997ns (58.218%)  route 2.869ns (41.782%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.796     3.090    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.544 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0/DOADO[1]
                         net (fo=8, routed)           1.551     7.095    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/q0[1]
    SLICE_X35Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.219 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_25/O
                         net (fo=1, routed)           0.000     7.219    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_25_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.769 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.769    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.883 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.883    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.997 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.997    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/CO[0]
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.310 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/p_tmp_s_reg_769_reg[14]_i_3/O[3]
                         net (fo=1, routed)           0.664     8.975    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/O[0]
    SLICE_X34Y61         LUT2 (Prop_lut2_I1_O)        0.328     9.303 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_1/O
                         net (fo=15, routed)          0.653     9.956    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769
    SLICE_X34Y58         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        1.479    12.658    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/ap_clk
    SLICE_X34Y58         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[7]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X34Y58         FDRE (Setup_fdre_C_R)       -0.728    11.891    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[7]
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  1.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.103%)  route 0.229ns (61.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.557     0.893    design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X44Y51         FDRE                                         r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[55]/Q
                         net (fo=1, routed)           0.229     1.263    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[48]
    SLICE_X40Y47         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.830     1.196    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X40Y47         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.070     1.236    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.606%)  route 0.215ns (60.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.552     0.888    design_1_i/axi_dma_out/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X48Y62         FDRE                                         r  design_1_i/axi_dma_out/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_dma_out/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly3_reg/Q
                         net (fo=1, routed)           0.215     1.244    design_1_i/axi_dma_out/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sft_rst_dly3
    SLICE_X50Y59         FDRE                                         r  design_1_i/axi_dma_out/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.819     1.185    design_1_i/axi_dma_out/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X50Y59         FDRE                                         r  design_1_i/axi_dma_out/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly4_reg/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.059     1.209    design_1_i/axi_dma_out/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly4_reg
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.076%)  route 0.239ns (62.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.557     0.893    design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X43Y51         FDRE                                         r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[54]/Q
                         net (fo=1, routed)           0.239     1.273    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[47]
    SLICE_X43Y45         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.829     1.195    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X43Y45         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.072     1.237    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.562     0.898    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X43Y43         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     1.094    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X42Y43         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.829     1.195    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X42Y43         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.284     0.911    
    SLICE_X42Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.058    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.594     0.930    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y41         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/Q
                         net (fo=1, routed)           0.056     1.126    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIA0
    SLICE_X16Y41         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.864     1.230    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X16Y41         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism             -0.287     0.943    
    SLICE_X16Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.589     0.925    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X23Y32         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     1.121    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X22Y32         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.855     1.221    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X22Y32         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.283     0.938    
    SLICE_X22Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.085    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_in/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_in/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.878%)  route 0.222ns (61.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.555     0.891    design_1_i/axi_dma_in/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X48Y56         FDRE                                         r  design_1_i/axi_dma_in/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_dma_in/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[24]/Q
                         net (fo=2, routed)           0.222     1.253    design_1_i/axi_dma_in/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/Q[24]
    SLICE_X50Y53         FDRE                                         r  design_1_i/axi_dma_in/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.820     1.186    design_1_i/axi_dma_in/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y53         FDRE                                         r  design_1_i/axi_dma_in/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[59]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y53         FDRE (Hold_fdre_C_D)         0.063     1.214    design_1_i/axi_dma_in/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][121]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.154%)  route 0.191ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.563     0.899    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X42Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[121]/Q
                         net (fo=1, routed)           0.191     1.254    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[120]
    SLICE_X38Y52         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.825     1.191    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X38Y52         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][121]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.053     1.214    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][121]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1067]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1067]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.815%)  route 0.242ns (63.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.559     0.895    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X52Y48         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1067]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1067]/Q
                         net (fo=2, routed)           0.242     1.277    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[9]
    SLICE_X47Y47         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1067]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.830     1.196    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X47Y47         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1067]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X47Y47         FDRE (Hold_fdre_C_D)         0.075     1.236    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1067]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/phi_mul7_reg_148_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/next_mul8_reg_537_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.310ns (70.415%)  route 0.130ns (29.585%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.613     0.949    design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/ap_clk
    SLICE_X91Y49         FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/phi_mul7_reg_148_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_fdre_C_Q)         0.128     1.077 r  design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/phi_mul7_reg_148_reg[6]/Q
                         net (fo=3, routed)           0.130     1.207    design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/phi_mul7_reg_148[6]
    SLICE_X92Y50         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.182     1.389 r  design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/next_mul8_reg_537_reg[9]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.389    design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/next_mul8_fu_268_p2[7]
    SLICE_X92Y50         FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/next_mul8_reg_537_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9945, routed)        0.877     1.243    design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/ap_clk
    SLICE_X92Y50         FDRE                                         r  design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/next_mul8_reg_537_reg[7]/C
                         clock pessimism             -0.030     1.213    
    SLICE_X92Y50         FDRE (Hold_fdre_C_D)         0.134     1.347    design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/next_mul8_reg_537_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y22   design_1_i/network_0/inst/grp_padding2d_fix16_2_fu_613/tmp_33_fu_386_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y34   design_1_i/network_0/inst/grp_padding2d_fix16_3_fu_587/tmp_24_reg_555_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y35   design_1_i/network_0/inst/grp_padding2d_fix16_3_fu_587/tmp_33_fu_386_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y20   design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/tmp7_reg_610_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y16   design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/tmp_24_reg_555_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y17   design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/tmp_33_fu_386_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y25   design_1_i/network_0/inst/grp_padding2d_fix16_2_fu_613/tmp7_reg_610_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y8    design_1_i/network_0/inst/grp_conv2d_fix16_fu_558/network_mul_mul_16s_13s_29_1_1_U106/network_mul_mul_16s_13s_29_1_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y32   design_1_i/network_0/inst/grp_padding2d_fix16_3_fu_587/tmp7_reg_610_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y21   design_1_i/network_0/inst/grp_padding2d_fix16_2_fu_613/tmp_24_reg_555_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y31  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y31  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y31  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y31  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y31  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y31  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y31  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y31  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y48  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y48  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y52  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y52  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y52  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y52  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y52  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y52  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y52  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y52  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y52  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y52  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK



