// Seed: 1618528503
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri1 id_5 = 1'b0;
  for (id_6 = 1 ** !{id_3{1'b0 == 1}}; 1; id_1 = id_6) begin : LABEL_0
    assign id_4[1] = id_5;
  end
  wire id_7 = id_7;
  module_0 modCall_1 ();
  assign id_5 = 1'b0;
  wire id_8, id_9, id_10, id_11, id_12;
  wire id_13;
endmodule
