/* verilator lint_off WIDTH */
module std_add
  #(parameter width = 32)
  (input  logic [width-1:0] left,
    input  logic [width-1:0] right,
    output logic [width-1:0] out);
  assign out = left + right;
endmodule

module std_reg
  #(parameter width = 32)
   (input wire [width-1:0] in,
    input wire write_en,
    input wire clk,
    // output
    output logic [width - 1:0] out,
    output logic done);

  always_ff @(posedge clk) begin
    if (write_en) begin
      out <= in;
      done <= 1'd1;
    end else
      done <= 1'd0;
  end
endmodule

// Component Signature
module main (
      input logic go,
      input logic clk,
      output logic done
  );
  
  // Structure wire declarations
  logic [31:0] add_left;
  logic [31:0] add_right;
  logic [31:0] add_out;
  logic [31:0] r_in;
  logic r_write_en;
  logic r_clk;
  logic [31:0] r_out;
  logic r_done;
  logic [31:0] fsm0_in;
  logic fsm0_write_en;
  logic fsm0_clk;
  logic [31:0] fsm0_out;
  logic fsm0_done;
  
  // Subcomponent Instances
  std_add #(32) add (
      .left(add_left),
      .right(add_right),
      .out(add_out)
  );
  
  std_reg #(32) r (
      .in(r_in),
      .write_en(r_write_en),
      .clk(clk),
      .out(r_out),
      .done(r_done)
  );
  
  std_reg #(32) fsm0 (
      .in(fsm0_in),
      .write_en(fsm0_write_en),
      .clk(clk),
      .out(fsm0_out),
      .done(fsm0_done)
  );
  
  // Memory initialization / finalization 
  import "DPI-C" function string futil_getenv (input string env_var);
  string DATA;
   initial begin
  DATA = futil_getenv("DATA");
      $fdisplay(2, "DATA (path to meminit files): %s", DATA);
      
  end
  
   final begin
      
  end
  
  // Input / output connections
  always_comb begin
    if ((fsm0_out == 32'd2))
      done = 1'd1;
    else 
      done = '0;
    
    if ((fsm0_out == 32'd0 & !r_done & go | fsm0_out == 32'd1 & !r_done & go))
      add_left = 32'd1;
    else 
      add_left = '0;
    
    if ((fsm0_out == 32'd0 & !r_done & go | fsm0_out == 32'd1 & !r_done & go))
      add_right = r_out;
    else 
      add_right = '0;
    
    if ((fsm0_out == 32'd0 & !r_done & go | fsm0_out == 32'd1 & !r_done & go))
      r_in = add_out;
    else 
      r_in = '0;
    
    if ((fsm0_out == 32'd0 & !r_done & go | fsm0_out == 32'd1 & !r_done & go))
      r_write_en = 1'd1;
    else 
      r_write_en = '0;
    
    if ((fsm0_out == 32'd1 & r_done & go))
      fsm0_in = 32'd2;
    else if ((fsm0_out == 32'd2))
      fsm0_in = 32'd0;
    else if ((fsm0_out == 32'd0 & r_done & go))
      fsm0_in = 32'd1;
    else 
      fsm0_in = '0;
    
    if ((fsm0_out == 32'd0 & r_done & go | fsm0_out == 32'd1 & r_done & go | fsm0_out == 32'd2))
      fsm0_write_en = 1'd1;
    else 
      fsm0_write_en = '0;
    
  end
endmodule // end main