<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>third_party/ti/cc26xxware/inc/hw_uart.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">CLI and NCP Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_44f42edf5dd23d4deca0321224e9ce90.html">third_party</a></li><li class="navelem"><a class="el" href="dir_b6fe208a7a21be315c3bff71fe2aa296.html">ti</a></li><li class="navelem"><a class="el" href="dir_0f87a7e18e8ebfd6e62490fd1e1c0c84.html">cc26xxware</a></li><li class="navelem"><a class="el" href="dir_55f3f6d3cea898fdc8055b789ade61d3.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_uart.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ti_2cc26xxware_2inc_2hw__uart_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_uart_h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        2016-03-14 09:20:59 +0100 (Mon, 14 Mar 2016)</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       45924</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* Copyright (c) 2015 - 2016, Texas Instruments Incorporated</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* 1) Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* 2) Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* 3) Neither the name of the ORGANIZATION nor the names of its contributors may</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    be used to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    specific prior written permission.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">* POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __HW_UART_H__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __HW_UART_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// This section defines the register offsets of</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// UART component</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// Data</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#adc48adee237d287ab71e3fbaca4bf593">   47</a></span>&#160;<span class="preprocessor">#define UART_O_DR                                                   0x00000000</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// Status</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a1dbed257c378b616843052cb564efd4b">   50</a></span>&#160;<span class="preprocessor">#define UART_O_RSR                                                  0x00000004</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// Error Clear</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a0338f9839573e68a0db212248f4767c4">   53</a></span>&#160;<span class="preprocessor">#define UART_O_ECR                                                  0x00000004</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// Flag</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a6f8d2f587631f6c70eb27ce916732643">   56</a></span>&#160;<span class="preprocessor">#define UART_O_FR                                                   0x00000018</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// Integer Baud-Rate Divisor</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a8e135cdae92f70b7c3b414ffcd092ff4">   59</a></span>&#160;<span class="preprocessor">#define UART_O_IBRD                                                 0x00000024</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// Fractional Baud-Rate Divisor</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#afeaea40410b7f3d18460764b9fe39f99">   62</a></span>&#160;<span class="preprocessor">#define UART_O_FBRD                                                 0x00000028</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// Line Control</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#abf8355fa17141880c6e0c6274620ed95">   65</a></span>&#160;<span class="preprocessor">#define UART_O_LCRH                                                 0x0000002C</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// Control</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a9ae1a404013c3493b05a2f59d6e7f1b4">   68</a></span>&#160;<span class="preprocessor">#define UART_O_CTL                                                  0x00000030</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// Interrupt FIFO Level Select</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a1c6a01cfe4b688511ad9dbb84ad8da74">   71</a></span>&#160;<span class="preprocessor">#define UART_O_IFLS                                                 0x00000034</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// Interrupt Mask Set/Clear</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a3c3201edbb94a884e6d23dd206ee05fc">   74</a></span>&#160;<span class="preprocessor">#define UART_O_IMSC                                                 0x00000038</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// Raw Interrupt Status</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a5161a53c6423bbea69a8b4a8093af860">   77</a></span>&#160;<span class="preprocessor">#define UART_O_RIS                                                  0x0000003C</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// Masked Interrupt Status</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a6a844d9766dfffbeba2785ec6122203c">   80</a></span>&#160;<span class="preprocessor">#define UART_O_MIS                                                  0x00000040</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a06bc44dcb01536832a757b06cb490f1f">   83</a></span>&#160;<span class="preprocessor">#define UART_O_ICR                                                  0x00000044</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">// DMA Control</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a3a989062ca6a98452e73a26f9ccb456e">   86</a></span>&#160;<span class="preprocessor">#define UART_O_DMACTL                                               0x00000048</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">// Register: UART_O_DR</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// Field:    [11] OE</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">// UART Overrun Error:</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">// This bit is set to 1 if data is received and the receive FIFO is already</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// full. The FIFO contents remain valid because no more data is written when</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">// the FIFO is full, , only the contents of the shift register are overwritten.</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">// This is cleared to 0 once there is an empty space in the FIFO and a new</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// character can be written to it.</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#addc33d9ca903b5498498845fedcc2406">  101</a></span>&#160;<span class="preprocessor">#define UART_DR_OE                                                  0x00000800</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a2de10cc32584fa48ca3c3501fd705a4a">  102</a></span>&#160;<span class="preprocessor">#define UART_DR_OE_BITN                                                     11</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a433fa10940f013639146609ac10016ae">  103</a></span>&#160;<span class="preprocessor">#define UART_DR_OE_M                                                0x00000800</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ad54689ca38e1639c453d0b02c1931997">  104</a></span>&#160;<span class="preprocessor">#define UART_DR_OE_S                                                        11</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">// Field:    [10] BE</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// UART Break Error:</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// This bit is set to 1 if a break condition was detected, indicating that the</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">// received data input (UARTRXD input pin) was held LOW for longer than a</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">// full-word transmission time (defined as start, data, parity and stop bits).</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// In FIFO mode, this error is associated with the character at the top of the</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">// FIFO (i.e., the oldest received data character since last read). When a</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">// break occurs, a 0 character is loaded into the FIFO. The next character is</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">// enabled after the receive data input (UARTRXD input pin) goes to a 1</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">// (marking state), and the next valid start bit is received.</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a8abd67385293e64f5736e5faddc68909">  117</a></span>&#160;<span class="preprocessor">#define UART_DR_BE                                                  0x00000400</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a370efc838546fd0e8515e8a16d08b4e4">  118</a></span>&#160;<span class="preprocessor">#define UART_DR_BE_BITN                                                     10</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aad9686444d560f03fa1b6f92af0c5827">  119</a></span>&#160;<span class="preprocessor">#define UART_DR_BE_M                                                0x00000400</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a147575655a61a473e5afa8b0bddcaae6">  120</a></span>&#160;<span class="preprocessor">#define UART_DR_BE_S                                                        10</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">// Field:     [9] PE</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">// UART Parity Error:</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">// When set to 1, it indicates that the parity of the received data character</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">// does not match the parity that the LCRH.EPS and LCRH.SPS select.</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">// In FIFO mode, this error is associated with the character at the top of the</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">// FIFO (i.e., the oldest received data character since last read).</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a3ce57f5f6c7670322e73a4156223a03c">  129</a></span>&#160;<span class="preprocessor">#define UART_DR_PE                                                  0x00000200</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ae5e8e538fe7a6ca60a4aa72bcfa1311b">  130</a></span>&#160;<span class="preprocessor">#define UART_DR_PE_BITN                                                      9</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ab794c25f14b2c5f9ca5a9d3daf177b86">  131</a></span>&#160;<span class="preprocessor">#define UART_DR_PE_M                                                0x00000200</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a575c7489e1b4b1de7758eb69e56adaab">  132</a></span>&#160;<span class="preprocessor">#define UART_DR_PE_S                                                         9</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// Field:     [8] FE</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">// UART Framing Error:</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">// When set to 1, it indicates that the received character did not have a valid</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">// stop bit (a valid stop bit is 1).</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// In FIFO mode, this error is associated with the character at the top of the</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">// FIFO (i.e., the oldest received data character since last read).</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a759524d95ccfeb42ae6973ef1e727e92">  141</a></span>&#160;<span class="preprocessor">#define UART_DR_FE                                                  0x00000100</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ad89de7ca1c549e5242c6d87c282ac42c">  142</a></span>&#160;<span class="preprocessor">#define UART_DR_FE_BITN                                                      8</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aa33dea86ec41aab9757e26fe0a1286ae">  143</a></span>&#160;<span class="preprocessor">#define UART_DR_FE_M                                                0x00000100</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a4e964967f6a7e0fb8ed6ad4a9454c8c4">  144</a></span>&#160;<span class="preprocessor">#define UART_DR_FE_S                                                         8</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">// Field:   [7:0] DATA</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">// Data transmitted or received:</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">// On writes, the transmit data character is pushed into the FIFO.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">// On reads, the oldest received data character since the last read is</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">// returned.</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a0a61bed5dbd505a37345e7de0c557eaf">  152</a></span>&#160;<span class="preprocessor">#define UART_DR_DATA_W                                                       8</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a22aaf05ea69d127eaf6691a66bdbc5ee">  153</a></span>&#160;<span class="preprocessor">#define UART_DR_DATA_M                                              0x000000FF</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a1238f002497a06f1f8b9647e02d905f8">  154</a></span>&#160;<span class="preprocessor">#define UART_DR_DATA_S                                                       0</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">// Register: UART_O_RSR</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">// Field:     [3] OE</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">// UART Overrun Error:</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">// This bit is set to 1 if data is received and the receive FIFO is already</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">// full. The FIFO contents remain valid because no more data is written when</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">// the FIFO is full, , only the contents of the shift register are overwritten.</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">// This is cleared to 0 once there is an empty space in the FIFO and a new</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">// character can be written to it.</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a7d66e764b50faba0d5327e912b6d85a3">  169</a></span>&#160;<span class="preprocessor">#define UART_RSR_OE                                                 0x00000008</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a64d85b856dc5aee91f34627cf762cb86">  170</a></span>&#160;<span class="preprocessor">#define UART_RSR_OE_BITN                                                     3</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ae2e71cfc94d24e7d3adfb4033b2dfd8f">  171</a></span>&#160;<span class="preprocessor">#define UART_RSR_OE_M                                               0x00000008</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a2b45a88a2ef57961a264720536c64d35">  172</a></span>&#160;<span class="preprocessor">#define UART_RSR_OE_S                                                        3</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">// Field:     [2] BE</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">// UART Break Error:</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">// This bit is set to 1 if a break condition was detected, indicating that the</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">// received data input (UARTRXD input pin) was held LOW for longer than a</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">// full-word transmission time (defined as start, data, parity and stop bits).</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">// When a break occurs, a 0 character is loaded into the FIFO. The next</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">// character is enabled after the receive data input (UARTRXD input pin) goes</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">// to a 1 (marking state), and the next valid start bit is received.</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a59aa21bf1e8bbec3739106f17e956188">  183</a></span>&#160;<span class="preprocessor">#define UART_RSR_BE                                                 0x00000004</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aac67ff8a1c938d0fddeb678fdb0c4bac">  184</a></span>&#160;<span class="preprocessor">#define UART_RSR_BE_BITN                                                     2</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a889b0ddb402367ea3a1bfa7f562ae81d">  185</a></span>&#160;<span class="preprocessor">#define UART_RSR_BE_M                                               0x00000004</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a58f1c36ad36e87bcc3db48226b21a4ad">  186</a></span>&#160;<span class="preprocessor">#define UART_RSR_BE_S                                                        2</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">// Field:     [1] PE</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">// UART Parity Error:</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">// When set to 1, it indicates that the parity of the received data character</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">// does not match the parity that the LCRH.EPS and LCRH.SPS select.</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ae017de851d1d1433b4b968b74ed4446b">  193</a></span>&#160;<span class="preprocessor">#define UART_RSR_PE                                                 0x00000002</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a23ccc95bdd09353b0cf155e4d4b1c88c">  194</a></span>&#160;<span class="preprocessor">#define UART_RSR_PE_BITN                                                     1</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#afa938c5b0cacb157fb0558da4aad4adc">  195</a></span>&#160;<span class="preprocessor">#define UART_RSR_PE_M                                               0x00000002</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#abcbb6e6cde742b93617a60ba1a133985">  196</a></span>&#160;<span class="preprocessor">#define UART_RSR_PE_S                                                        1</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">// Field:     [0] FE</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">// UART Framing Error:</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">// When set to 1, it indicates that the received character did not have a valid</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">// stop bit (a valid stop bit is 1).</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ad9663ec3a20819ba90fc7c8e6a3c17cf">  203</a></span>&#160;<span class="preprocessor">#define UART_RSR_FE                                                 0x00000001</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a966f6e7c8b51a1e6c89689591382d7a2">  204</a></span>&#160;<span class="preprocessor">#define UART_RSR_FE_BITN                                                     0</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#afbf69f76a5ff03894cc1b542b1463dff">  205</a></span>&#160;<span class="preprocessor">#define UART_RSR_FE_M                                               0x00000001</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a43ba8e028e5abbb56367b61d767103b8">  206</a></span>&#160;<span class="preprocessor">#define UART_RSR_FE_S                                                        0</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">// Register: UART_O_ECR</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">// Field:     [3] OE</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">// The framing (FE), parity (PE), break (BE) and overrun (OE) errors are</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">// cleared to 0 by any write to this register.</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ac4632898178edfb6ad83501d557f9e08">  217</a></span>&#160;<span class="preprocessor">#define UART_ECR_OE                                                 0x00000008</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ad1e2bab8e81df6b6b14985147c44b5a4">  218</a></span>&#160;<span class="preprocessor">#define UART_ECR_OE_BITN                                                     3</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#add3e08572b0caf7e012abdd1c0adb7fa">  219</a></span>&#160;<span class="preprocessor">#define UART_ECR_OE_M                                               0x00000008</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#afe700cf10bd6ca3bd6cb0f2eabd98f88">  220</a></span>&#160;<span class="preprocessor">#define UART_ECR_OE_S                                                        3</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">// Field:     [2] BE</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">// The framing (FE), parity (PE), break (BE) and overrun (OE) errors are</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">// cleared to 0 by any write to this register.</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a569f917039cac70a8025b01a10a50336">  226</a></span>&#160;<span class="preprocessor">#define UART_ECR_BE                                                 0x00000004</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a7bf745113cf5446565ed4d508a8b96df">  227</a></span>&#160;<span class="preprocessor">#define UART_ECR_BE_BITN                                                     2</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aadd7598a7dc8e25196f282de95db9acf">  228</a></span>&#160;<span class="preprocessor">#define UART_ECR_BE_M                                               0x00000004</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a3eebed7a6efae331d29094d3547290e4">  229</a></span>&#160;<span class="preprocessor">#define UART_ECR_BE_S                                                        2</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">// Field:     [1] PE</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">// The framing (FE), parity (PE), break (BE) and overrun (OE) errors are</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">// cleared to 0 by any write to this register.</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#af6fc535899592c587bb1928652cf23f7">  235</a></span>&#160;<span class="preprocessor">#define UART_ECR_PE                                                 0x00000002</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#afcc7326daca132128f6f186222e3c255">  236</a></span>&#160;<span class="preprocessor">#define UART_ECR_PE_BITN                                                     1</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a4fc0974aa14b73eb3471ad7cfe159687">  237</a></span>&#160;<span class="preprocessor">#define UART_ECR_PE_M                                               0x00000002</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ab8bec0161b0bf6dbc2dea0d597864604">  238</a></span>&#160;<span class="preprocessor">#define UART_ECR_PE_S                                                        1</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">// Field:     [0] FE</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">// The framing (FE), parity (PE), break (BE) and overrun (OE) errors are</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">// cleared to 0 by any write to this register.</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aec82766aab21d63699124a51321e3338">  244</a></span>&#160;<span class="preprocessor">#define UART_ECR_FE                                                 0x00000001</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a1925ab459842a1d9c73be1cd1c617fda">  245</a></span>&#160;<span class="preprocessor">#define UART_ECR_FE_BITN                                                     0</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ab90452eb157a2c625e4ce738742f647a">  246</a></span>&#160;<span class="preprocessor">#define UART_ECR_FE_M                                               0x00000001</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a647ce0a74ea5e366cdc4d0e375e7d685">  247</a></span>&#160;<span class="preprocessor">#define UART_ECR_FE_S                                                        0</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">// Register: UART_O_FR</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">// Field:     [7] TXFE</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">// UART Transmit FIFO Empty:</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">// The meaning of this bit depends on the state of LCRH.FEN .</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">//   - If the FIFO is disabled, this bit is set when the transmit holding</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">// register is empty.</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">//   - If the FIFO is enabled, this bit is set when the transmit FIFO is empty.</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">// This bit does not indicate if there is data in the transmit shift register.</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a08ea2055746abf83b7336ae08dd1c92d">  262</a></span>&#160;<span class="preprocessor">#define UART_FR_TXFE                                                0x00000080</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a3ae94be62d66b0ff99078e64f5a7d854">  263</a></span>&#160;<span class="preprocessor">#define UART_FR_TXFE_BITN                                                    7</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#af0f6113eed8fa9e97e0dc7c6f0f79e20">  264</a></span>&#160;<span class="preprocessor">#define UART_FR_TXFE_M                                              0x00000080</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a8eaa9b5a15f4089c70a1dcf6326c1e2d">  265</a></span>&#160;<span class="preprocessor">#define UART_FR_TXFE_S                                                       7</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">// Field:     [6] RXFF</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">// UART Receive FIFO Full:</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">// The meaning of this bit depends on the state of LCRH.FEN.</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">//   - If the FIFO is disabled, this bit is set when the receive holding</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">// register is full.</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">//   - If the FIFO is enabled, this bit is set when the receive FIFO is full.</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a842ff6a0449123ede0b5b93425ce902c">  274</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFF                                                0x00000040</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a41931864b7985ac91955e8854cec11f1">  275</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFF_BITN                                                    6</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#afd101674a79acba22ee146f6a3eda12f">  276</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFF_M                                              0x00000040</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ad8d84929fb3ae39b47ba645805d33d84">  277</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFF_S                                                       6</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">// Field:     [5] TXFF</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">// UART Transmit FIFO Full:</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">// Transmit FIFO full. The meaning of this bit depends on the state of</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">// LCRH.FEN.</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">//   - If the FIFO is disabled, this bit is set when the transmit holding</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">// register is full.</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">//   - If the FIFO is enabled, this bit is set when the transmit FIFO is full.</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a2f6a08ae8a3005e737005cbd607081b1">  287</a></span>&#160;<span class="preprocessor">#define UART_FR_TXFF                                                0x00000020</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a28ed23adf935e2c1d7239f3593e6b520">  288</a></span>&#160;<span class="preprocessor">#define UART_FR_TXFF_BITN                                                    5</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a201f598349f8bc41beae82d8ff7fe436">  289</a></span>&#160;<span class="preprocessor">#define UART_FR_TXFF_M                                              0x00000020</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a52f03d40a8a45d6c57b8aac518136081">  290</a></span>&#160;<span class="preprocessor">#define UART_FR_TXFF_S                                                       5</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">// Field:     [4] RXFE</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">// UART Receive FIFO Empty:</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">// Receive FIFO empty. The meaning of this bit depends on the state of</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">// LCRH.FEN.</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//   - If the FIFO is disabled, this bit is set when the receive holding</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">// register is empty.</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">//   - If the FIFO is enabled, this bit is set when the receive FIFO is empty.</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a9ba067e6425a6c5b5aca79874c549364">  300</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFE                                                0x00000010</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a2fad09f440891b52864a0108e31aef41">  301</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFE_BITN                                                    4</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ad3bee1dc7096fc1cdcbcefab602335ec">  302</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFE_M                                              0x00000010</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a32b996b9baeed22756e0da1735d523c3">  303</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFE_S                                                       4</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">// Field:     [3] BUSY</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">// UART Busy:</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">// If this bit is set to 1, the UART is busy transmitting data. This bit</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">// remains set until the complete byte, including all the stop bits, has been</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">// sent from the shift register.</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">// This bit is set as soon as the transmit FIFO becomes non-empty, regardless</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">// of whether the UART is enabled or not.</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a39a3e9403d1914dba75ca838fdc73364">  313</a></span>&#160;<span class="preprocessor">#define UART_FR_BUSY                                                0x00000008</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ada51d9cb3dfadd8e0dd67399b85c6a75">  314</a></span>&#160;<span class="preprocessor">#define UART_FR_BUSY_BITN                                                    3</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a59354d84f29828b42802f4b855162129">  315</a></span>&#160;<span class="preprocessor">#define UART_FR_BUSY_M                                              0x00000008</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a9d3505b745d75c9f855b13c0ceb79a6d">  316</a></span>&#160;<span class="preprocessor">#define UART_FR_BUSY_S                                                       3</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">// Field:     [0] CTS</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">// Clear To Send:</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">// This bit is the complement of the active-low UART CTS input pin.</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">// That is, the bit is 1 when CTS input pin is LOW.</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a3f708d80e15117726f4faf915fc8c349">  323</a></span>&#160;<span class="preprocessor">#define UART_FR_CTS                                                 0x00000001</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ac67ab60263030f32c002907ff1b2309a">  324</a></span>&#160;<span class="preprocessor">#define UART_FR_CTS_BITN                                                     0</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a4c18352528381a18401fc5bdb89541cd">  325</a></span>&#160;<span class="preprocessor">#define UART_FR_CTS_M                                               0x00000001</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a907f7accb94dfa26ab8633ebd6f1bf98">  326</a></span>&#160;<span class="preprocessor">#define UART_FR_CTS_S                                                        0</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">// Register: UART_O_IBRD</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">// Field:  [15:0] DIVINT</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">// The integer baud rate divisor:</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">// The baud rate divisor is calculated using the formula below:</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">// Baud rate divisor = (UART reference clock frequency) / (16 * Baud rate)</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">// Baud rate divisor must be minimum 1 and maximum 65535.</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">// That is, DIVINT=0 does not give a valid baud rate.</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">// Similarly, if DIVINT=0xFFFF, any non-zero values in FBRD.DIVFRAC will be</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">// illegal.</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">// A valid value must be written to this field before the UART can be used for</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">// RX or TX operations.</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ab744136430d22e196b81b7caac29b4a7">  344</a></span>&#160;<span class="preprocessor">#define UART_IBRD_DIVINT_W                                                  16</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a5ace3260bf95c7829602c4912aa6eda9">  345</a></span>&#160;<span class="preprocessor">#define UART_IBRD_DIVINT_M                                          0x0000FFFF</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ae448b4ac43adabad43d706c24ff963cc">  346</a></span>&#160;<span class="preprocessor">#define UART_IBRD_DIVINT_S                                                   0</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">// Register: UART_O_FBRD</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">// Field:   [5:0] DIVFRAC</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">// Fractional Baud-Rate Divisor:</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">// The baud rate divisor is calculated using the formula below:</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">// Baud rate divisor = (UART reference clock frequency) / (16 * Baud rate)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">// Baud rate divisor must be minimum 1 and maximum 65535.</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">// That is, IBRD.DIVINT=0 does not give a valid baud rate.</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">// Similarly, if IBRD.DIVINT=0xFFFF, any non-zero values in DIVFRAC will be</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">// illegal.</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">// A valid value must be written to this field before the UART can be used for</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">// RX or TX operations.</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a6fa33104ff52026e012576558ee7810e">  364</a></span>&#160;<span class="preprocessor">#define UART_FBRD_DIVFRAC_W                                                  6</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ada8c12af23a427c4e085543c1f06a6cb">  365</a></span>&#160;<span class="preprocessor">#define UART_FBRD_DIVFRAC_M                                         0x0000003F</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a7084e060e2194b060761767eacfdf7ca">  366</a></span>&#160;<span class="preprocessor">#define UART_FBRD_DIVFRAC_S                                                  0</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">// Register: UART_O_LCRH</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">// Field:     [7] SPS</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">// UART Stick Parity Select:</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">// 0: Stick parity is disabled</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">// 1: The parity bit is transmitted and checked as invert of EPS field (i.e.</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">// the parity bit is transmitted and checked as 1 when EPS = 0).</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">// This bit has no effect when PEN disables parity checking and generation.</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a44c6291aea20dfcb8d75fc9d47c1ee10">  382</a></span>&#160;<span class="preprocessor">#define UART_LCRH_SPS                                               0x00000080</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a0843d81949434abb2ff83b13f6611008">  383</a></span>&#160;<span class="preprocessor">#define UART_LCRH_SPS_BITN                                                   7</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a57733825f905cd25309a02877ad4cd1d">  384</a></span>&#160;<span class="preprocessor">#define UART_LCRH_SPS_M                                             0x00000080</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a36662b3f7179085477c292d367c2927e">  385</a></span>&#160;<span class="preprocessor">#define UART_LCRH_SPS_S                                                      7</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">// Field:   [6:5] WLEN</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">// UART Word Length:</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">// These bits indicate the number of data bits transmitted or received in a</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">// frame.</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">// 8                        Word Length 8 bits</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">// 7                        Word Length 7 bits</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">// 6                        Word Length 6 bits</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">// 5                        Word Length 5 bits</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a901f0071dd58b96d58632a94b8f399da">  397</a></span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_W                                                     2</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a56360a8705e6e82d4937a20972b82d69">  398</a></span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_M                                            0x00000060</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a667353c823e151e761132b2fa9e13d1a">  399</a></span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_S                                                     5</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ae0e27af519dfbffe6d6a50942bdf30f7">  400</a></span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_8                                            0x00000060</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a3c312edc8c30df376cbb7a702d799c12">  401</a></span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_7                                            0x00000040</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a6458da85c7d1c15e3f1b6a70893ab906">  402</a></span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_6                                            0x00000020</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a2b26de9efce73ee468f7060ef685bf85">  403</a></span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_5                                            0x00000000</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">// Field:     [4] FEN</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">// UART Enable FIFOs</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">// EN                       Transmit and receive FIFO buffers are enabled</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">//                          (FIFO mode)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">// DIS                      FIFOs are disabled (character mode) that is, the</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">//                          FIFOs become 1-byte-deep holding registers.</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ac63fc7bdadb98a24125de76e1468510e">  413</a></span>&#160;<span class="preprocessor">#define UART_LCRH_FEN                                               0x00000010</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a96552083dc90430206956ba79e34ec8a">  414</a></span>&#160;<span class="preprocessor">#define UART_LCRH_FEN_BITN                                                   4</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aed6c696722e80fa9ac643209c57e8b00">  415</a></span>&#160;<span class="preprocessor">#define UART_LCRH_FEN_M                                             0x00000010</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aa87c69886eb955ef623d5063fc084461">  416</a></span>&#160;<span class="preprocessor">#define UART_LCRH_FEN_S                                                      4</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ac2972f675158bcaa24d9fe903cd81522">  417</a></span>&#160;<span class="preprocessor">#define UART_LCRH_FEN_EN                                            0x00000010</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a47bec0fe7f55638df81ed14e31e4d67f">  418</a></span>&#160;<span class="preprocessor">#define UART_LCRH_FEN_DIS                                           0x00000000</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">// Field:     [3] STP2</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">// UART Two Stop Bits Select:</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">// If this bit is set to 1, two stop bits are transmitted at the end of the</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">// frame. The receive logic does not check for two stop bits being received.</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a3aa637fc03bb39a175932d19c48e2e5b">  425</a></span>&#160;<span class="preprocessor">#define UART_LCRH_STP2                                              0x00000008</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a485e602bb120a94cf22044fb7d9e3bca">  426</a></span>&#160;<span class="preprocessor">#define UART_LCRH_STP2_BITN                                                  3</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#afa1b6acd1858ffb13957b19e72017d22">  427</a></span>&#160;<span class="preprocessor">#define UART_LCRH_STP2_M                                            0x00000008</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a26b8147c8ce1bb0ab1f6688bf114ffa1">  428</a></span>&#160;<span class="preprocessor">#define UART_LCRH_STP2_S                                                     3</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">// Field:     [2] EPS</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">// UART Even Parity Select</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">// EVEN                     Even parity: The UART generates or checks for an</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">//                          even number of 1s in the data and parity bits.</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">// ODD                      Odd parity: The UART generates or checks for an</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">//                          odd number of 1s in the data and parity bits.</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aff1a8a6c54483dbf84d1902397d47b7b">  438</a></span>&#160;<span class="preprocessor">#define UART_LCRH_EPS                                               0x00000004</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aa321ed6377d6d5031193b55d1bbbdd7c">  439</a></span>&#160;<span class="preprocessor">#define UART_LCRH_EPS_BITN                                                   2</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a498aa05787cf841990da4f4e33ff882d">  440</a></span>&#160;<span class="preprocessor">#define UART_LCRH_EPS_M                                             0x00000004</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#adeb538a8801566f7badf17d01a4791ba">  441</a></span>&#160;<span class="preprocessor">#define UART_LCRH_EPS_S                                                      2</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a01fe920517d8c52368884d99bdc66e27">  442</a></span>&#160;<span class="preprocessor">#define UART_LCRH_EPS_EVEN                                          0x00000004</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a489d62071328c53bdf94de497c8175c1">  443</a></span>&#160;<span class="preprocessor">#define UART_LCRH_EPS_ODD                                           0x00000000</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">// Field:     [1] PEN</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">// UART Parity Enable</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">// This bit controls generation and checking of parity bit.</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">// EN                       Parity checking and generation is enabled.</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">// DIS                      Parity is disabled and no parity bit is added to</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">//                          the data frame</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#af1d5a9b375d10c260bf2e7b85bcbfe0b">  453</a></span>&#160;<span class="preprocessor">#define UART_LCRH_PEN                                               0x00000002</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a2135600fc706ae41a24fa91e68247c02">  454</a></span>&#160;<span class="preprocessor">#define UART_LCRH_PEN_BITN                                                   1</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a55e373343144ea1baec349b582746cfa">  455</a></span>&#160;<span class="preprocessor">#define UART_LCRH_PEN_M                                             0x00000002</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a602d818b8e36282e46aa76c5bd8d5636">  456</a></span>&#160;<span class="preprocessor">#define UART_LCRH_PEN_S                                                      1</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a8bac1a16ef4f33de94864bbcc6019f0d">  457</a></span>&#160;<span class="preprocessor">#define UART_LCRH_PEN_EN                                            0x00000002</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a54fcaf62f086008b2ac845f0fc342e84">  458</a></span>&#160;<span class="preprocessor">#define UART_LCRH_PEN_DIS                                           0x00000000</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">// Field:     [0] BRK</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">// UART Send Break</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">// If this bit is set to 1, a low-level is continually output on the UARTTXD</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">// output pin, after completing transmission of the current character. For the</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">// proper execution of the break command, the</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">// software must set this bit for at least two complete frames. For normal use,</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">// this bit must be cleared to 0.</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a80da31de1b31f9d4cd25906e43a9a919">  468</a></span>&#160;<span class="preprocessor">#define UART_LCRH_BRK                                               0x00000001</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ab169cf24b19abe7328d8c2d2a56f027c">  469</a></span>&#160;<span class="preprocessor">#define UART_LCRH_BRK_BITN                                                   0</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a74eebb34a9c72150a481982a9e50d108">  470</a></span>&#160;<span class="preprocessor">#define UART_LCRH_BRK_M                                             0x00000001</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a12004747b35c66547137c103aa0042f8">  471</a></span>&#160;<span class="preprocessor">#define UART_LCRH_BRK_S                                                      0</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">// Register: UART_O_CTL</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">// Field:    [15] CTSEN</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">// CTS hardware flow control enable</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">// EN                       CTS hardware flow control enabled</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">// DIS                      CTS hardware flow control disabled</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a25c8b58bfb4a36de3f897c2863888856">  484</a></span>&#160;<span class="preprocessor">#define UART_CTL_CTSEN                                              0x00008000</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ad0c5353f1da6806583ffd5c6fa9265d2">  485</a></span>&#160;<span class="preprocessor">#define UART_CTL_CTSEN_BITN                                                 15</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a7d8b8800e0805c5cb905c623c0d22364">  486</a></span>&#160;<span class="preprocessor">#define UART_CTL_CTSEN_M                                            0x00008000</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ad037e10287d1f5d83efad2515406ccfa">  487</a></span>&#160;<span class="preprocessor">#define UART_CTL_CTSEN_S                                                    15</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a81a89556d0ed16d95bfaed873821f06c">  488</a></span>&#160;<span class="preprocessor">#define UART_CTL_CTSEN_EN                                           0x00008000</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#af2134401e6b5a43b697e713cd9622048">  489</a></span>&#160;<span class="preprocessor">#define UART_CTL_CTSEN_DIS                                          0x00000000</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">// Field:    [14] RTSEN</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">// RTS hardware flow control enable</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">// EN                       RTS hardware flow control enabled</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">// DIS                      RTS hardware flow control disabled</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a75a515e952135c324c71b86c1c39991c">  497</a></span>&#160;<span class="preprocessor">#define UART_CTL_RTSEN                                              0x00004000</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ae702a5da84c968f3e8b63bdf31d63b5b">  498</a></span>&#160;<span class="preprocessor">#define UART_CTL_RTSEN_BITN                                                 14</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a73797c0fa253bc1e57db8b10a27cdc0f">  499</a></span>&#160;<span class="preprocessor">#define UART_CTL_RTSEN_M                                            0x00004000</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a363ef3e53172ef9eb8acca5067ab9058">  500</a></span>&#160;<span class="preprocessor">#define UART_CTL_RTSEN_S                                                    14</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aa079e071df88333a3a3c45b348b58dbd">  501</a></span>&#160;<span class="preprocessor">#define UART_CTL_RTSEN_EN                                           0x00004000</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a64c2ba029e1b02cf03d3082c921a8b06">  502</a></span>&#160;<span class="preprocessor">#define UART_CTL_RTSEN_DIS                                          0x00000000</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">// Field:    [11] RTS</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">// Request to Send</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">// This bit is the complement of the active-low UART RTS output. That is, when</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">// the bit is programmed to a 1 then RTS output on the pins is LOW.</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#abfa4cdce464b8d60caafc85a577cc2d4">  509</a></span>&#160;<span class="preprocessor">#define UART_CTL_RTS                                                0x00000800</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#adcbf43055328bdc0fb1f6ccce3abb89e">  510</a></span>&#160;<span class="preprocessor">#define UART_CTL_RTS_BITN                                                   11</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ae5ed94346bd8b0a5f4ef5dcfe895b991">  511</a></span>&#160;<span class="preprocessor">#define UART_CTL_RTS_M                                              0x00000800</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ae22bfdcf19a851eb3f3e0b715fba88fa">  512</a></span>&#160;<span class="preprocessor">#define UART_CTL_RTS_S                                                      11</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">// Field:     [9] RXE</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">// UART Receive Enable</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">// If the UART is disabled in the middle of reception, it completes the current</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">// character before stopping.</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">// EN                       UART Receive enabled</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">// DIS                      UART Receive disabled</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a4d522022557e403572e518db25b3cf5c">  522</a></span>&#160;<span class="preprocessor">#define UART_CTL_RXE                                                0x00000200</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a38d6491cadfd827b657d653d69ba173d">  523</a></span>&#160;<span class="preprocessor">#define UART_CTL_RXE_BITN                                                    9</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a2e32ae9b88c5f17f35818460edd7480b">  524</a></span>&#160;<span class="preprocessor">#define UART_CTL_RXE_M                                              0x00000200</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a290e99485814cce5293cc22db4ddf2cc">  525</a></span>&#160;<span class="preprocessor">#define UART_CTL_RXE_S                                                       9</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a571bcef77d6f8d6a0373bd5388cd5153">  526</a></span>&#160;<span class="preprocessor">#define UART_CTL_RXE_EN                                             0x00000200</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#af4f777c05274e3ecd334dd3d2282852b">  527</a></span>&#160;<span class="preprocessor">#define UART_CTL_RXE_DIS                                            0x00000000</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">// Field:     [8] TXE</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">// UART Transmit Enable</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">// If the UART is disabled in the middle of transmission, it completes the</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">// current character before stopping.</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">// EN                       UART Transmit enabled</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">// DIS                      UART Transmit disabled</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ac81859db681e3918f88e0f7aea596a06">  537</a></span>&#160;<span class="preprocessor">#define UART_CTL_TXE                                                0x00000100</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#afea4bcedae2e1c540b8d169a3225d239">  538</a></span>&#160;<span class="preprocessor">#define UART_CTL_TXE_BITN                                                    8</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a475f893fbad66848c831a89c5645ab89">  539</a></span>&#160;<span class="preprocessor">#define UART_CTL_TXE_M                                              0x00000100</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a514ae557fe6f480a8cea135c3bcf9689">  540</a></span>&#160;<span class="preprocessor">#define UART_CTL_TXE_S                                                       8</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a98f1b010eb790f75e1ebb21f89d418f2">  541</a></span>&#160;<span class="preprocessor">#define UART_CTL_TXE_EN                                             0x00000100</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a863e7a436f25bcf879424f90f6195bb6">  542</a></span>&#160;<span class="preprocessor">#define UART_CTL_TXE_DIS                                            0x00000000</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">// Field:     [7] LBE</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">// UART Loop Back Enable:</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">// Enabling the loop-back mode connects the UARTTXD output from the UART to</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">// UARTRXD input of the UART.</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">// EN                       Loop Back enabled</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">// DIS                      Loop Back disabled</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ad6ac64f4d5b8d6377bfd1d3799813710">  552</a></span>&#160;<span class="preprocessor">#define UART_CTL_LBE                                                0x00000080</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a0a8ade7ce0d9f57f7135eab8baa6caec">  553</a></span>&#160;<span class="preprocessor">#define UART_CTL_LBE_BITN                                                    7</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a36d14f304595912bfe384db333e1cd2e">  554</a></span>&#160;<span class="preprocessor">#define UART_CTL_LBE_M                                              0x00000080</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a143a22ca408094af0da50d2d0a4c8ee4">  555</a></span>&#160;<span class="preprocessor">#define UART_CTL_LBE_S                                                       7</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ace2ec32111b51f310271dc23ab8ca1c8">  556</a></span>&#160;<span class="preprocessor">#define UART_CTL_LBE_EN                                             0x00000080</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a6d47c7fe3ebee17774de6ba6e9718006">  557</a></span>&#160;<span class="preprocessor">#define UART_CTL_LBE_DIS                                            0x00000000</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">// Field:     [0] UARTEN</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">// UART Enable</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">// EN                       UART enabled</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">// DIS                      UART disabled</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a3d170d515d0d3082a4a4720c2a8c4fde">  565</a></span>&#160;<span class="preprocessor">#define UART_CTL_UARTEN                                             0x00000001</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aa529c27c1c860caad8491b719c0260eb">  566</a></span>&#160;<span class="preprocessor">#define UART_CTL_UARTEN_BITN                                                 0</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aee46389ababd6ae8b6c3fe7e17c87e81">  567</a></span>&#160;<span class="preprocessor">#define UART_CTL_UARTEN_M                                           0x00000001</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a08e278ef3e07b90cf61e40bef655432f">  568</a></span>&#160;<span class="preprocessor">#define UART_CTL_UARTEN_S                                                    0</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aa08bf5c97f1e1ef024e30b646e82dcb0">  569</a></span>&#160;<span class="preprocessor">#define UART_CTL_UARTEN_EN                                          0x00000001</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a93c4ec1cb2b65848f93454dbd651ebe2">  570</a></span>&#160;<span class="preprocessor">#define UART_CTL_UARTEN_DIS                                         0x00000000</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">// Register: UART_O_IFLS</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">// Field:   [5:3] RXSEL</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">// Receive interrupt FIFO level select:</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">// This field sets the trigger points for the receive interrupt. Values</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">// 0b101-0b111 are reserved.</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">// 7_8                      Receive FIFO becomes &gt;= 7/8 full</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">// 6_8                      Receive FIFO becomes &gt;= 3/4 full</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">// 4_8                      Receive FIFO becomes &gt;= 1/2 full</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">// 2_8                      Receive FIFO becomes &gt;= 1/4 full</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">// 1_8                      Receive FIFO becomes &gt;= 1/8 full</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#afec207ec657afc3e306d41131849e43f">  588</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RXSEL_W                                                    3</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a9269d7bcb1597d2e0eff15b3a723b088">  589</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RXSEL_M                                           0x00000038</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a10ed68d2be2b900607645219be158272">  590</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RXSEL_S                                                    3</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a3a81e5b56112aaa39160feac2d37e407">  591</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RXSEL_7_8                                         0x00000020</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a21cfe2a54c41e7e6c0aa6d6a1bcd9591">  592</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RXSEL_6_8                                         0x00000018</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a6ea57687f0d1eaea6480d3de88a84147">  593</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RXSEL_4_8                                         0x00000010</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a32edac3a3f2bf737f082131901da118d">  594</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RXSEL_2_8                                         0x00000008</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aa5a10e1f337146b82808d964a35edbee">  595</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RXSEL_1_8                                         0x00000000</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">// Field:   [2:0] TXSEL</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">// Transmit interrupt FIFO level select:</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">// This field sets the trigger points for the transmit interrupt. Values</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">// 0b101-0b111 are reserved.</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">// 7_8                      Transmit FIFO becomes &lt;= 7/8 full</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">// 6_8                      Transmit FIFO becomes &lt;= 3/4 full</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">// 4_8                      Transmit FIFO becomes &lt;= 1/2 full</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">// 2_8                      Transmit FIFO becomes &lt;= 1/4 full</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">// 1_8                      Transmit FIFO becomes &lt;= 1/8 full</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a6fcb1684b5fd8fa7b08b9e88e8511d8a">  608</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TXSEL_W                                                    3</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a4261f61428b104ea3fa58ea78b0e71ab">  609</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TXSEL_M                                           0x00000007</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#af11a023dd0efc905faba44dc01fd68b9">  610</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TXSEL_S                                                    0</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a37b4906e2a6fb85bb6bc500252e25c3b">  611</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TXSEL_7_8                                         0x00000004</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a0ff2c9be6e714713eef7775f268c99a4">  612</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TXSEL_6_8                                         0x00000003</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aa4758eaa7392dcccea0328e3ac9c34a4">  613</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TXSEL_4_8                                         0x00000002</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a6717fa833b243b5a18608ec1f229e6a7">  614</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TXSEL_2_8                                         0x00000001</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a959371528e09c7d6613d1c0651d3a8af">  615</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TXSEL_1_8                                         0x00000000</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">// Register: UART_O_IMSC</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">// Field:    [10] OEIM</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">// Overrun error interrupt mask. A read returns the current mask for UART&#39;s</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">// overrun error interrupt. On a write of 1, the mask of the overrun error</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">// interrupt is set which means the interrupt state will be reflected in</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">// MIS.OEMIS. A write of 0 clears the mask which means MIS.OEMIS will not</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">// reflect the interrupt.</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ac1c5a48d2e95ddfcf49d53ef66c60cf6">  629</a></span>&#160;<span class="preprocessor">#define UART_IMSC_OEIM                                              0x00000400</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ab1601466b66f6ef6eb6d6f2e926847ce">  630</a></span>&#160;<span class="preprocessor">#define UART_IMSC_OEIM_BITN                                                 10</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a08c42960a359b284e506313264394b4a">  631</a></span>&#160;<span class="preprocessor">#define UART_IMSC_OEIM_M                                            0x00000400</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a953ba5f8cfdb0359b27651b86a4e430a">  632</a></span>&#160;<span class="preprocessor">#define UART_IMSC_OEIM_S                                                    10</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">// Field:     [9] BEIM</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">// Break error interrupt mask. A read returns the current mask for UART&#39;s break</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">// error interrupt. On a write of 1, the mask of the overrun error interrupt is</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">// set which means the interrupt state will be reflected in MIS.BEMIS. A write</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">// of 0 clears the mask which means MIS.BEMIS will not reflect the interrupt.</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a460bf0728532b13d57b14046aea6900b">  640</a></span>&#160;<span class="preprocessor">#define UART_IMSC_BEIM                                              0x00000200</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a813137d86819f33111c6ba0578851898">  641</a></span>&#160;<span class="preprocessor">#define UART_IMSC_BEIM_BITN                                                  9</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aa229bdb48a3e1d11bc48cef643d50793">  642</a></span>&#160;<span class="preprocessor">#define UART_IMSC_BEIM_M                                            0x00000200</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a65d50f7c9fa44b0674ea0d296124dadd">  643</a></span>&#160;<span class="preprocessor">#define UART_IMSC_BEIM_S                                                     9</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">// Field:     [8] PEIM</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">// Parity error interrupt mask. A read returns the current mask for UART&#39;s</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">// parity error interrupt. On a write of 1, the mask of the overrun error</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">// interrupt is set which means the interrupt state will be reflected in</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">// MIS.PEMIS. A write of 0 clears the mask which means MIS.PEMIS will not</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">// reflect the interrupt.</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#af93837c0bd4978984a23d4c0269db31d">  652</a></span>&#160;<span class="preprocessor">#define UART_IMSC_PEIM                                              0x00000100</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a2e0fc22f1624f97577ef6f78178e0f60">  653</a></span>&#160;<span class="preprocessor">#define UART_IMSC_PEIM_BITN                                                  8</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aa7f45f7e1deea43ac30ca8c53576f064">  654</a></span>&#160;<span class="preprocessor">#define UART_IMSC_PEIM_M                                            0x00000100</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a03e18d356b37e4f9e274db2a64e99893">  655</a></span>&#160;<span class="preprocessor">#define UART_IMSC_PEIM_S                                                     8</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">// Field:     [7] FEIM</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">// Framing error interrupt mask. A read returns the current mask for UART&#39;s</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">// framing error interrupt. On a write of 1, the mask of the overrun error</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">// interrupt is set which means the interrupt state will be reflected in</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">// MIS.FEMIS. A write of 0 clears the mask which means MIS.FEMIS will not</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">// reflect the interrupt.</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aac22c6eaf32b1b65d7db7a552345e126">  664</a></span>&#160;<span class="preprocessor">#define UART_IMSC_FEIM                                              0x00000080</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a0739b2528ad4850fa724e2f367129669">  665</a></span>&#160;<span class="preprocessor">#define UART_IMSC_FEIM_BITN                                                  7</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a1c40337df665db023f5365f9671eb1ca">  666</a></span>&#160;<span class="preprocessor">#define UART_IMSC_FEIM_M                                            0x00000080</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a3242d99fb01751c7d2ea46fc7a146899">  667</a></span>&#160;<span class="preprocessor">#define UART_IMSC_FEIM_S                                                     7</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">// Field:     [6] RTIM</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">// Receive timeout interrupt mask. A read returns the current mask for UART&#39;s</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">// receive timeout interrupt. On a write of 1, the mask of the overrun error</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">// interrupt is set which means the interrupt state will be reflected in</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">// MIS.RTMIS. A write of 0 clears the mask which means this bitfield will not</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">// reflect the interrupt.</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">// The raw interrupt for receive timeout RIS.RTRIS cannot be set unless the</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">// mask is set (RTIM = 1). This is because the mask acts as an enable for power</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">// saving. That is, the same status can be read from MIS.RTMIS and RIS.RTRIS.</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a7fbf9455747c69d628a31bc9ca7b517f">  679</a></span>&#160;<span class="preprocessor">#define UART_IMSC_RTIM                                              0x00000040</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a3ce4e717af1ff4bc2741097a1fb1bb57">  680</a></span>&#160;<span class="preprocessor">#define UART_IMSC_RTIM_BITN                                                  6</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a57f03593a5a7460c76994d2f4de3d98e">  681</a></span>&#160;<span class="preprocessor">#define UART_IMSC_RTIM_M                                            0x00000040</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a6d2f62a0c7e211d1b16de11296aeda41">  682</a></span>&#160;<span class="preprocessor">#define UART_IMSC_RTIM_S                                                     6</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">// Field:     [5] TXIM</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">// Transmit interrupt mask. A read returns the current mask for UART&#39;s transmit</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">// interrupt. On a write of 1, the mask of the overrun error interrupt is set</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">// which means the interrupt state will be reflected in MIS.TXMIS. A write of 0</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">// clears the mask which means MIS.TXMIS will not reflect the interrupt.</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a4c95d9f8ca0c728e96c02dd1c4a7b258">  690</a></span>&#160;<span class="preprocessor">#define UART_IMSC_TXIM                                              0x00000020</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a588a4dde2e1dc7ef8293b9971dcc2579">  691</a></span>&#160;<span class="preprocessor">#define UART_IMSC_TXIM_BITN                                                  5</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aa6ea4f97ea642211c4509e5a107b5216">  692</a></span>&#160;<span class="preprocessor">#define UART_IMSC_TXIM_M                                            0x00000020</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aa5c3814080e56ee10b6b2c09a963609d">  693</a></span>&#160;<span class="preprocessor">#define UART_IMSC_TXIM_S                                                     5</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">// Field:     [4] RXIM</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">// Receive interrupt mask. A read returns the current mask for UART&#39;s receive</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">// interrupt. On a write of 1, the mask of the overrun error interrupt is set</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">// which means the interrupt state will be reflected in MIS.RXMIS. A write of 0</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">// clears the mask which means MIS.RXMIS will not reflect the interrupt.</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#abbd1a425243b2f1cd67c5781583f34a8">  701</a></span>&#160;<span class="preprocessor">#define UART_IMSC_RXIM                                              0x00000010</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a63e6a429e278f6ecf9a16266d8c4d4cb">  702</a></span>&#160;<span class="preprocessor">#define UART_IMSC_RXIM_BITN                                                  4</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a608b6532f34865e45ee431b82218d617">  703</a></span>&#160;<span class="preprocessor">#define UART_IMSC_RXIM_M                                            0x00000010</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ac72c61b77846fce16f1245507c24ec4e">  704</a></span>&#160;<span class="preprocessor">#define UART_IMSC_RXIM_S                                                     4</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">// Field:     [1] CTSMIM</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">// Clear to Send (CTS) modem interrupt mask. A read returns the current mask</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">// for UART&#39;s clear to send interrupt. On a write of 1, the mask of the overrun</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">// error interrupt is set which means the interrupt state will be reflected in</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">// MIS.CTSMMIS. A write of 0 clears the mask which means MIS.CTSMMIS will not</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">// reflect the interrupt.</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a92ff020afe477f74686ec7e77624bf4b">  713</a></span>&#160;<span class="preprocessor">#define UART_IMSC_CTSMIM                                            0x00000002</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a8bb0a820d73a2f2fb43f0de4ed6a02e9">  714</a></span>&#160;<span class="preprocessor">#define UART_IMSC_CTSMIM_BITN                                                1</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a8d30d8c90366e2b9e250b01e9198577d">  715</a></span>&#160;<span class="preprocessor">#define UART_IMSC_CTSMIM_M                                          0x00000002</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a8538d4910003c2d2905ad4907c34ebe2">  716</a></span>&#160;<span class="preprocessor">#define UART_IMSC_CTSMIM_S                                                   1</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">// Register: UART_O_RIS</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">// Field:    [10] OERIS</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">// Overrun error interrupt status:</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">// This field returns the raw interrupt state of UART&#39;s overrun error</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">// interrupt. Overrun error occurs if data is received and the receive FIFO is</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">// full.</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a11d8e1b1aba3ace167d233a5d09b7fca">  729</a></span>&#160;<span class="preprocessor">#define UART_RIS_OERIS                                              0x00000400</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a425e02b46cabe47445985f18ea5307c6">  730</a></span>&#160;<span class="preprocessor">#define UART_RIS_OERIS_BITN                                                 10</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a56e67176e03e7968f687a83f87aaac9a">  731</a></span>&#160;<span class="preprocessor">#define UART_RIS_OERIS_M                                            0x00000400</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a46195424f6c1fdfa192bf35f6d5c020e">  732</a></span>&#160;<span class="preprocessor">#define UART_RIS_OERIS_S                                                    10</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">// Field:     [9] BERIS</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">// Break error interrupt status:</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">// This field returns the raw interrupt state of UART&#39;s break error interrupt.</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">// Break error is set when a break condition is detected, indicating that the</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">// received data input (UARTRXD input pin) was held LOW for longer than a</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">// full-word transmission time (defined as start, data, parity and stop bits).</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a303312aa60ec145d3c5d780a75a05f40">  741</a></span>&#160;<span class="preprocessor">#define UART_RIS_BERIS                                              0x00000200</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a08a15983b5d2d479df5019a4ef640461">  742</a></span>&#160;<span class="preprocessor">#define UART_RIS_BERIS_BITN                                                  9</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a639031db59d783e1afc5bf32b721e8cb">  743</a></span>&#160;<span class="preprocessor">#define UART_RIS_BERIS_M                                            0x00000200</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a3c0347f126d9fe276a452d3c2a85d978">  744</a></span>&#160;<span class="preprocessor">#define UART_RIS_BERIS_S                                                     9</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">// Field:     [8] PERIS</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">// Parity error interrupt status:</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">// This field returns the raw interrupt state of UART&#39;s parity error interrupt.</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">// Parity error is set if the parity of the received data character does not</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">// match the parity that the LCRH.EPS and LCRH.SPS select.</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a2246a028ff7429bcddfdc9735a9a7481">  752</a></span>&#160;<span class="preprocessor">#define UART_RIS_PERIS                                              0x00000100</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a013bf9e378dee279457d6b583c1b236d">  753</a></span>&#160;<span class="preprocessor">#define UART_RIS_PERIS_BITN                                                  8</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a211edd4689ffd339b612ab8202fe7c71">  754</a></span>&#160;<span class="preprocessor">#define UART_RIS_PERIS_M                                            0x00000100</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#afdb03ea01e02231ea46a6e317e38ddc7">  755</a></span>&#160;<span class="preprocessor">#define UART_RIS_PERIS_S                                                     8</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">// Field:     [7] FERIS</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">// Framing error interrupt status:</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">// This field returns the raw interrupt state of UART&#39;s framing error</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">// interrupt. Framing error is set if the received character does not have a</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">// valid stop bit (a valid stop bit is 1).</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#afe6a00b730c17b146b148fdc5013a786">  763</a></span>&#160;<span class="preprocessor">#define UART_RIS_FERIS                                              0x00000080</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a014c01822bdc6a442a8fc4007d0d9cb7">  764</a></span>&#160;<span class="preprocessor">#define UART_RIS_FERIS_BITN                                                  7</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a778e8792f58a6f099e241ad17f6513c1">  765</a></span>&#160;<span class="preprocessor">#define UART_RIS_FERIS_M                                            0x00000080</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a4bba0e15c140beec3b75b189b2a8e67c">  766</a></span>&#160;<span class="preprocessor">#define UART_RIS_FERIS_S                                                     7</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">// Field:     [6] RTRIS</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">// Receive timeout interrupt status:</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">// This field returns the raw interrupt state of UART&#39;s receive timeout</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">// interrupt. The receive timeout interrupt is asserted when the receive FIFO</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">// is not empty, and no more data is received during a 32-bit period. The</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">// receive timeout interrupt is cleared either when the FIFO becomes empty</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">// through reading all the data, or when a 1 is written to ICR.RTIC.</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">// The raw interrupt for receive timeout cannot be set unless the mask is set</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">// (IMSC.RTIM = 1). This is because the mask acts as an enable for power</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">// saving. That is, the same status can be read from MIS.RTMIS and RTRIS.</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a6b0800b96f3dba1a382944049fe752de">  779</a></span>&#160;<span class="preprocessor">#define UART_RIS_RTRIS                                              0x00000040</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ad0cd67b1fa725ad52505976be2df284f">  780</a></span>&#160;<span class="preprocessor">#define UART_RIS_RTRIS_BITN                                                  6</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a765519e04459891f7174fa9a30a3acfa">  781</a></span>&#160;<span class="preprocessor">#define UART_RIS_RTRIS_M                                            0x00000040</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a6e4b733809c3dd936ec8403e8d39c660">  782</a></span>&#160;<span class="preprocessor">#define UART_RIS_RTRIS_S                                                     6</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">// Field:     [5] TXRIS</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">// Transmit interrupt status:</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">// This field returns the raw interrupt state of UART&#39;s transmit interrupt.</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">// When FIFOs are enabled (LCRH.FEN = 1), the transmit interrupt is asserted if</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">// the number of bytes in transmit FIFO is equal to or lower than the</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">// programmed trigger level (IFLS.TXSEL). The transmit interrupt is cleared by</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">// writing data to the transmit FIFO until it becomes greater than the trigger</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">// level, or by clearing the interrupt through ICR.TXIC.</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">// When FIFOs are disabled (LCRH.FEN = 0), that is they have a depth of one</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">// location, the transmit interrupt is asserted if there is no data present in</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">// the transmitters single location. It is cleared by performing a single write</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">// to the transmit FIFO, or by clearing the interrupt through ICR.TXIC.</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a015712c3da86b67df5d3476b916c7d5a">  797</a></span>&#160;<span class="preprocessor">#define UART_RIS_TXRIS                                              0x00000020</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a010fa6a5ef7bc91266fd2704e2a49d37">  798</a></span>&#160;<span class="preprocessor">#define UART_RIS_TXRIS_BITN                                                  5</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a6e4b71585475e1ab469917860b3b9e04">  799</a></span>&#160;<span class="preprocessor">#define UART_RIS_TXRIS_M                                            0x00000020</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a4d9e9fea3ffe138a474cf75d6adb1478">  800</a></span>&#160;<span class="preprocessor">#define UART_RIS_TXRIS_S                                                     5</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">// Field:     [4] RXRIS</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">// Receive interrupt status:</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">// This field returns the raw interrupt state of UART&#39;s receive interrupt.</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">// When FIFOs are enabled (LCRH.FEN = 1), the receive interrupt is asserted if</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">// the receive FIFO reaches the programmed trigger</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">// level (IFLS.RXSEL). The receive interrupt is cleared by reading data from</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">// the receive FIFO until it becomes less than the trigger level, or by</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">// clearing the interrupt through ICR.RXIC.</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">// When FIFOs are disabled (LCRH.FEN = 0), that is they have a depth of one</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">// location, the receive interrupt is asserted if data is received</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">// thereby filling the location. The receive interrupt is cleared by performing</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">// a single read of the receive FIFO, or by clearing the interrupt through</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">// ICR.RXIC.</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a5316f24cbc5dfe26fdb08fb554d36e4c">  816</a></span>&#160;<span class="preprocessor">#define UART_RIS_RXRIS                                              0x00000010</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a19506b92411a62cf68baada8fb3cd914">  817</a></span>&#160;<span class="preprocessor">#define UART_RIS_RXRIS_BITN                                                  4</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a08c8ee03a2b60b93ffc05b87401d4bc0">  818</a></span>&#160;<span class="preprocessor">#define UART_RIS_RXRIS_M                                            0x00000010</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a55ccab0b16ef31292d6302561d0deb46">  819</a></span>&#160;<span class="preprocessor">#define UART_RIS_RXRIS_S                                                     4</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">// Field:     [1] CTSRMIS</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">// Clear to Send (CTS) modem interrupt status:</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">// This field returns the raw interrupt state of UART&#39;s clear to send</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">// interrupt.</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a4e5932b47ebf60537a1e632ffc27ed8e">  826</a></span>&#160;<span class="preprocessor">#define UART_RIS_CTSRMIS                                            0x00000002</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aae82ea920ae376288aa565fe34e509a5">  827</a></span>&#160;<span class="preprocessor">#define UART_RIS_CTSRMIS_BITN                                                1</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a4da26d44c16e2b6df0c1de9ac531066c">  828</a></span>&#160;<span class="preprocessor">#define UART_RIS_CTSRMIS_M                                          0x00000002</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a2182f74611b7f952bd3106a93b5448fb">  829</a></span>&#160;<span class="preprocessor">#define UART_RIS_CTSRMIS_S                                                   1</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">// Register: UART_O_MIS</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">// Field:    [10] OEMIS</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">// Overrun error masked interrupt status:</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">// This field returns the masked interrupt state of the overrun interrupt which</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">// is the AND product of raw interrupt state RIS.OERIS and the mask setting</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">// IMSC.OEIM.</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aedbd4da61074ef1d9dca18fab28e759a">  842</a></span>&#160;<span class="preprocessor">#define UART_MIS_OEMIS                                              0x00000400</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aa450b69d536038a69413efb4b6b15d0b">  843</a></span>&#160;<span class="preprocessor">#define UART_MIS_OEMIS_BITN                                                 10</span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ad3a2259918b9e25cc5dce871fd12e85f">  844</a></span>&#160;<span class="preprocessor">#define UART_MIS_OEMIS_M                                            0x00000400</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a377e71769f872bbd7ccfcc831964274f">  845</a></span>&#160;<span class="preprocessor">#define UART_MIS_OEMIS_S                                                    10</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">// Field:     [9] BEMIS</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">// Break error masked interrupt status:</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">// This field returns the masked interrupt state of the break error interrupt</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">// which is the AND product of raw interrupt state RIS.BERIS and the mask</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">// setting IMSC.BEIM.</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aa556f30b086326cae5664fcd21828f89">  853</a></span>&#160;<span class="preprocessor">#define UART_MIS_BEMIS                                              0x00000200</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a1ea5928013d61682c30cb14ddb247339">  854</a></span>&#160;<span class="preprocessor">#define UART_MIS_BEMIS_BITN                                                  9</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aec90e76dc0a8166624a4f4bd20e9806d">  855</a></span>&#160;<span class="preprocessor">#define UART_MIS_BEMIS_M                                            0x00000200</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ac49739e3f56215b1ecaed1eeb5dfe0c6">  856</a></span>&#160;<span class="preprocessor">#define UART_MIS_BEMIS_S                                                     9</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">// Field:     [8] PEMIS</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">// Parity error masked interrupt status:</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">// This field returns the masked interrupt state of the parity error interrupt</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">// which is the AND product of raw interrupt state RIS.PERIS and the mask</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">// setting IMSC.PEIM.</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a7a673bd27ed474a3a027a064f7e085c3">  864</a></span>&#160;<span class="preprocessor">#define UART_MIS_PEMIS                                              0x00000100</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#adbed4d79df5886c552a2ec8227c55774">  865</a></span>&#160;<span class="preprocessor">#define UART_MIS_PEMIS_BITN                                                  8</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a40656a39855c6bc1fcf88c7be902727a">  866</a></span>&#160;<span class="preprocessor">#define UART_MIS_PEMIS_M                                            0x00000100</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a5a6c6707f5d456d579d83c81aa2ef57c">  867</a></span>&#160;<span class="preprocessor">#define UART_MIS_PEMIS_S                                                     8</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">// Field:     [7] FEMIS</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">// Framing error masked interrupt status: Returns the masked interrupt state of</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">// the framing error interrupt which is the AND product of raw interrupt state</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">// RIS.FERIS and the mask setting IMSC.FEIM.</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a78e27e0733dcfe5b63508668d8f16003">  874</a></span>&#160;<span class="preprocessor">#define UART_MIS_FEMIS                                              0x00000080</span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ab95125b2677da4a6a4d331c851c44fbc">  875</a></span>&#160;<span class="preprocessor">#define UART_MIS_FEMIS_BITN                                                  7</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ae38658645e3a240b7f8c113aa2ba22a7">  876</a></span>&#160;<span class="preprocessor">#define UART_MIS_FEMIS_M                                            0x00000080</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a59ceeaa580545107c7b054fae575d8d4">  877</a></span>&#160;<span class="preprocessor">#define UART_MIS_FEMIS_S                                                     7</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">// Field:     [6] RTMIS</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">// Receive timeout masked interrupt status:</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">// Returns the masked interrupt state of the receive timeout interrupt.</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">// The raw interrupt for receive timeout cannot be set unless the mask is set</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">// (IMSC.RTIM = 1). This is because the mask acts as an enable for power</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">// saving. That is, the same status can be read from RTMIS and RIS.RTRIS.</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a204c9da24bd07516220e8d42604e0fbc">  886</a></span>&#160;<span class="preprocessor">#define UART_MIS_RTMIS                                              0x00000040</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a9d9b750708b7ece84c70c72ff663e9d8">  887</a></span>&#160;<span class="preprocessor">#define UART_MIS_RTMIS_BITN                                                  6</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#add808eaeeaf282187866acd80c1a8edd">  888</a></span>&#160;<span class="preprocessor">#define UART_MIS_RTMIS_M                                            0x00000040</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aed39e506bd643981e700ed5697e93e03">  889</a></span>&#160;<span class="preprocessor">#define UART_MIS_RTMIS_S                                                     6</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">// Field:     [5] TXMIS</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">// Transmit masked interrupt status:</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">// This field returns the masked interrupt state of the transmit interrupt</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">// which is the AND product of raw interrupt state RIS.TXRIS and the mask</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">// setting IMSC.TXIM.</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a60d34063d4ba4c39b7068b4211a5fb65">  897</a></span>&#160;<span class="preprocessor">#define UART_MIS_TXMIS                                              0x00000020</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a4611ae359b62fde54475eae346b652c4">  898</a></span>&#160;<span class="preprocessor">#define UART_MIS_TXMIS_BITN                                                  5</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a0987c77cbcd53c6717a58654a4b5db64">  899</a></span>&#160;<span class="preprocessor">#define UART_MIS_TXMIS_M                                            0x00000020</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a989a084c2c9db1e48ea6f80edeb0d65c">  900</a></span>&#160;<span class="preprocessor">#define UART_MIS_TXMIS_S                                                     5</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">// Field:     [4] RXMIS</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">// Receive masked interrupt status:</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">// This field returns the masked interrupt state of the receive interrupt</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">// which is the AND product of raw interrupt state RIS.RXRIS and the mask</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">// setting IMSC.RXIM.</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a51ffb88d9f19dcc1852cdd09cae56a49">  908</a></span>&#160;<span class="preprocessor">#define UART_MIS_RXMIS                                              0x00000010</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a3864f0f2d851f23ddcafa52ec38f54e8">  909</a></span>&#160;<span class="preprocessor">#define UART_MIS_RXMIS_BITN                                                  4</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a2d3c0d051f4235896758b7e1d30350e2">  910</a></span>&#160;<span class="preprocessor">#define UART_MIS_RXMIS_M                                            0x00000010</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ade353846324417be4580788b962cc880">  911</a></span>&#160;<span class="preprocessor">#define UART_MIS_RXMIS_S                                                     4</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">// Field:     [1] CTSMMIS</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">// Clear to Send (CTS) modem masked interrupt status:</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">// This field returns the masked interrupt state of the clear to send interrupt</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">// which is the AND product of raw interrupt state RIS.CTSRMIS and the mask</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">// setting IMSC.CTSMIM.</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a4aac427fbd6f76a233e0701d0a5f3661">  919</a></span>&#160;<span class="preprocessor">#define UART_MIS_CTSMMIS                                            0x00000002</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a0e0801b8c27aa2a07345db1e3859a98b">  920</a></span>&#160;<span class="preprocessor">#define UART_MIS_CTSMMIS_BITN                                                1</span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a6510e61b046ff3f814976151c4ffac87">  921</a></span>&#160;<span class="preprocessor">#define UART_MIS_CTSMMIS_M                                          0x00000002</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aad25dc3bee0e3b2d49461db5b03617ae">  922</a></span>&#160;<span class="preprocessor">#define UART_MIS_CTSMMIS_S                                                   1</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">// Register: UART_O_ICR</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">// Field:    [10] OEIC</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">// Overrun error interrupt clear:</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">// Writing 1 to this field clears the overrun error interrupt (RIS.OERIS).</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">// Writing 0 has no effect.</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a2702ef112b66762428860496a17d5ac7">  934</a></span>&#160;<span class="preprocessor">#define UART_ICR_OEIC                                               0x00000400</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a5d318c8414fc41f84faf3bddddf36b0c">  935</a></span>&#160;<span class="preprocessor">#define UART_ICR_OEIC_BITN                                                  10</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ac5959fe3a844e121463041ab4af0854f">  936</a></span>&#160;<span class="preprocessor">#define UART_ICR_OEIC_M                                             0x00000400</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a3dc1cb1517858dfe338c29c2b7e0063b">  937</a></span>&#160;<span class="preprocessor">#define UART_ICR_OEIC_S                                                     10</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">// Field:     [9] BEIC</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">// Break error interrupt clear:</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">// Writing 1 to this field clears the break error interrupt (RIS.BERIS).</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">// Writing 0 has no effect.</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aa7871455810b637d6dabd49f93e9f938">  944</a></span>&#160;<span class="preprocessor">#define UART_ICR_BEIC                                               0x00000200</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a01ca083b2093089ac02f069644ab4f4c">  945</a></span>&#160;<span class="preprocessor">#define UART_ICR_BEIC_BITN                                                   9</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ac8d8c1a5ec7b41cc499d344936dc844a">  946</a></span>&#160;<span class="preprocessor">#define UART_ICR_BEIC_M                                             0x00000200</span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a84a819ecf304f1a06b70a96dd7f539c2">  947</a></span>&#160;<span class="preprocessor">#define UART_ICR_BEIC_S                                                      9</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">// Field:     [8] PEIC</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">// Parity error interrupt clear:</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">// Writing 1 to this field clears the parity error interrupt (RIS.PERIS).</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">// Writing 0 has no effect.</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a6cab3fec193ca085929fb647fb172a51">  954</a></span>&#160;<span class="preprocessor">#define UART_ICR_PEIC                                               0x00000100</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a3466f03548a88efc35fb788058bf079d">  955</a></span>&#160;<span class="preprocessor">#define UART_ICR_PEIC_BITN                                                   8</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a943557d4e38ffa741bdd93c50720e2ab">  956</a></span>&#160;<span class="preprocessor">#define UART_ICR_PEIC_M                                             0x00000100</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a51061511ab03fb2245f3b3ccd6f784b0">  957</a></span>&#160;<span class="preprocessor">#define UART_ICR_PEIC_S                                                      8</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">// Field:     [7] FEIC</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">// Framing error interrupt clear:</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">// Writing 1 to this field clears the framing error interrupt (RIS.FERIS).</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">// Writing 0 has no effect.</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#acfd4c00cc220a03cf93ea650992ac74c">  964</a></span>&#160;<span class="preprocessor">#define UART_ICR_FEIC                                               0x00000080</span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ae3e2f5e0aae7348f89e3c33c3a4a0abe">  965</a></span>&#160;<span class="preprocessor">#define UART_ICR_FEIC_BITN                                                   7</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#afa9f2fea36ec641c87f887153f0ece39">  966</a></span>&#160;<span class="preprocessor">#define UART_ICR_FEIC_M                                             0x00000080</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a5dee5f41d102728388b88d1808934b5f">  967</a></span>&#160;<span class="preprocessor">#define UART_ICR_FEIC_S                                                      7</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment">// Field:     [6] RTIC</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">// Receive timeout interrupt clear:</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">// Writing 1 to this field clears the receive timeout interrupt (RIS.RTRIS).</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">// Writing 0 has no effect.</span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a65814d8aaa727ed2aa9405f9e4dbed93">  974</a></span>&#160;<span class="preprocessor">#define UART_ICR_RTIC                                               0x00000040</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a4a3e4f3ddfbd0e39ed02579ed336ccf5">  975</a></span>&#160;<span class="preprocessor">#define UART_ICR_RTIC_BITN                                                   6</span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#af80937090916c59662eb17c75b7e3d80">  976</a></span>&#160;<span class="preprocessor">#define UART_ICR_RTIC_M                                             0x00000040</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ae14d118f6978fd85d17b4e1cc964ba6a">  977</a></span>&#160;<span class="preprocessor">#define UART_ICR_RTIC_S                                                      6</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">// Field:     [5] TXIC</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">// Transmit interrupt clear:</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">// Writing 1 to this field clears the transmit interrupt (RIS.TXRIS). Writing 0</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">// has no effect.</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ab3da8a34e068343959956f8bb62be16b">  984</a></span>&#160;<span class="preprocessor">#define UART_ICR_TXIC                                               0x00000020</span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ac7f1fd7038e9ef5ccd7868f08757809f">  985</a></span>&#160;<span class="preprocessor">#define UART_ICR_TXIC_BITN                                                   5</span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#adaddd661856865128a2c843791fdb814">  986</a></span>&#160;<span class="preprocessor">#define UART_ICR_TXIC_M                                             0x00000020</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aabb1eb40bd3934b40332c99716279988">  987</a></span>&#160;<span class="preprocessor">#define UART_ICR_TXIC_S                                                      5</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">// Field:     [4] RXIC</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">// Receive interrupt clear:</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">// Writing 1 to this field clears the receive interrupt (RIS.RXRIS). Writing 0</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">// has no effect.</span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a55a9e3dbecd089ab7e2859a62a1227ed">  994</a></span>&#160;<span class="preprocessor">#define UART_ICR_RXIC                                               0x00000010</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a09ef691fc2195f3ce21920333ae0d349">  995</a></span>&#160;<span class="preprocessor">#define UART_ICR_RXIC_BITN                                                   4</span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a736ee02e6fd29c5ab1c10f88f6ab1dbf">  996</a></span>&#160;<span class="preprocessor">#define UART_ICR_RXIC_M                                             0x00000010</span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a839bbf6b717acac4e2a3569dc5e66864">  997</a></span>&#160;<span class="preprocessor">#define UART_ICR_RXIC_S                                                      4</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">// Field:     [1] CTSMIC</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">// Clear to Send (CTS) modem interrupt clear:</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">// Writing 1 to this field clears the clear to send interrupt (RIS.CTSRMIS).</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">// Writing 0 has no effect.</span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a1a19b6e05f231db89b0bcb70b63f812c"> 1004</a></span>&#160;<span class="preprocessor">#define UART_ICR_CTSMIC                                             0x00000002</span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ac1ddc1c6cffc9e40b0c315f5b39973ee"> 1005</a></span>&#160;<span class="preprocessor">#define UART_ICR_CTSMIC_BITN                                                 1</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a85673469c89b343805ac7517fabcd462"> 1006</a></span>&#160;<span class="preprocessor">#define UART_ICR_CTSMIC_M                                           0x00000002</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a55180ce4a75b1e98f6b93e787ece24e1"> 1007</a></span>&#160;<span class="preprocessor">#define UART_ICR_CTSMIC_S                                                    1</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">// Register: UART_O_DMACTL</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">// Field:     [2] DMAONERR</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">// DMA on error. If this bit is set to 1, the DMA receive request outputs (for</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">// single and burst requests) are disabled when the UART error interrupt is</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">// asserted (more specifically if any of the error interrupts RIS.PERIS,</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">// RIS.BERIS, RIS.FERIS or RIS.OERIS are asserted).</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#afa43eb89d130caec1c75a03b08697c53"> 1020</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_DMAONERR                                        0x00000004</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a5d3c10609fc6b0af92d81acf2c7407f9"> 1021</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_DMAONERR_BITN                                            2</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#abb63c0b17e209c2c17b086ef07a4385f"> 1022</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_DMAONERR_M                                      0x00000004</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a0776326695204ef34ea52b30499ad587"> 1023</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_DMAONERR_S                                               2</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">// Field:     [1] TXDMAE</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">// Transmit DMA enable. If this bit is set to 1, DMA for the transmit FIFO is</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">// enabled.</span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a237d4a08c2819e668fb7d7fb5ad308cd"> 1029</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_TXDMAE                                          0x00000002</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a1ec175fc4c325bb6e1c989626061e934"> 1030</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_TXDMAE_BITN                                              1</span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#af592282f5fcfd8cf3e6e4c38939dec69"> 1031</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_TXDMAE_M                                        0x00000002</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a31a6ee80e6055a582acf742a4abce9e8"> 1032</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_TXDMAE_S                                                 1</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment">// Field:     [0] RXDMAE</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">// Receive DMA enable. If this bit is set to 1, DMA for the receive FIFO is</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">// enabled.</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#ad01fa53a8abced4fbc821b3c34289d1a"> 1038</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_RXDMAE                                          0x00000001</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a5e875e0a370881344e482d8cfc1b5bc5"> 1039</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_RXDMAE_BITN                                              0</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#a94ec7cddb26249ab7034d657cb13f8e1"> 1040</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_RXDMAE_M                                        0x00000001</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__uart_8h.html#aeb7d711a2e4a7334b08cf077dfccaf4f"> 1041</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_RXDMAE_S                                                 0</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#endif // __UART__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:32:25 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
