#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Tue Mar 28 17:00:43 2017
# Process ID: 5319
# Current directory: /home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_data16_multi_to_ram_0_0_synth_1
# Command line: vivado -log adc2dac_ram_offset_data16_multi_to_ram_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adc2dac_ram_offset_data16_multi_to_ram_0_0.tcl
# Log file: /home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_data16_multi_to_ram_0_0_synth_1/adc2dac_ram_offset_data16_multi_to_ram_0_0.vds
# Journal file: /home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_data16_multi_to_ram_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source adc2dac_ram_offset_data16_multi_to_ram_0_0.tcl -notrace
Command: synth_design -top adc2dac_ram_offset_data16_multi_to_ram_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5374 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1112.266 ; gain = 181.086 ; free physical = 2029 ; free virtual = 13000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adc2dac_ram_offset_data16_multi_to_ram_0_0' [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_data16_multi_to_ram_0_0/synth/adc2dac_ram_offset_data16_multi_to_ram_0_0.vhd:88]
	Parameter id bound to: 1 - type: integer 
	Parameter NB_INPUT bound to: 2 - type: integer 
	Parameter DATA_FORMAT bound to: signed - type: string 
	Parameter DATA_SIZE bound to: 16 - type: integer 
	Parameter ADDR_SIZE bound to: 12 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter SYNC_START bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'data16_multi_to_ram' declared at '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ipshared/b8b5/hdl/data16_multi_to_ram.vhd:5' bound to instance 'U0' of component 'data16_multi_to_ram' [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_data16_multi_to_ram_0_0/synth/adc2dac_ram_offset_data16_multi_to_ram_0_0.vhd:215]
INFO: [Synth 8-638] synthesizing module 'data16_multi_to_ram' [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ipshared/b8b5/hdl/data16_multi_to_ram.vhd:100]
	Parameter id bound to: 1 - type: integer 
	Parameter SYNC_START bound to: 0 - type: bool 
	Parameter NB_INPUT bound to: 2 - type: integer 
	Parameter DATA_FORMAT bound to: signed - type: string 
	Parameter DATA_SIZE bound to: 16 - type: integer 
	Parameter ADDR_SIZE bound to: 12 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data16_multi_to_ram_top' [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ipshared/b8b5/hdl/data16_multi_top.vhd:71]
	Parameter SYNC_START bound to: 0 - type: bool 
	Parameter DATA_FORMAT bound to: signed - type: string 
	Parameter SEL_IN_SIZE bound to: 3 - type: integer 
	Parameter MAX_WAY bound to: 12 - type: integer 
	Parameter NB_WAY bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 16 - type: integer 
	Parameter DATA_SIZE bound to: 16 - type: integer 
	Parameter ADDR_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data16_multi_to_ram_subtop' [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ipshared/b8b5/hdl/data16_multi_subtop.vhd:32]
	Parameter SYNC_START bound to: 0 - type: bool 
	Parameter DATA_FORMAT bound to: signed - type: string 
	Parameter INPUT_SIZE bound to: 16 - type: integer 
	Parameter DATA_SIZE bound to: 16 - type: integer 
	Parameter ADDR_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data16_multi_resizer' [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ipshared/b8b5/hdl/data16_multi_resizer.vhd:17]
	Parameter INPUT_SIZE bound to: 16 - type: integer 
	Parameter OUTPUT_SIZE bound to: 16 - type: integer 
	Parameter DATA_FORMAT bound to: signed - type: string 
INFO: [Synth 8-256] done synthesizing module 'data16_multi_resizer' (1#1) [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ipshared/b8b5/hdl/data16_multi_resizer.vhd:17]
INFO: [Synth 8-638] synthesizing module 'data16_multi_to_ram_logic' [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ipshared/b8b5/hdl/data16_multi_logic.vhd:28]
	Parameter DATA_SIZE bound to: 16 - type: integer 
	Parameter RAM_ADDR_SIZE bound to: 12 - type: integer 
	Parameter ACQUIS_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data16_multi_to_ram_logic' (2#1) [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ipshared/b8b5/hdl/data16_multi_logic.vhd:28]
INFO: [Synth 8-638] synthesizing module 'data16_multi_to_ram_storage' [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ipshared/b8b5/hdl/data16_multi_storage.vhd:27]
	Parameter DATA bound to: 16 - type: integer 
	Parameter ADDR bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data16_multi_to_ram_storage' (3#1) [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ipshared/b8b5/hdl/data16_multi_storage.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'data16_multi_to_ram_subtop' (4#1) [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ipshared/b8b5/hdl/data16_multi_subtop.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'data16_multi_to_ram_top' (5#1) [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ipshared/b8b5/hdl/data16_multi_top.vhd:71]
INFO: [Synth 8-638] synthesizing module 'wb_data16_multi_to_ram' [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ipshared/b8b5/hdl/wb_data16_multi.vhd:37]
	Parameter id bound to: 1 - type: integer 
	Parameter SEL_IN_SIZE bound to: 3 - type: integer 
	Parameter NB_INPUT bound to: 2 - type: integer 
	Parameter RAM_ADDR_SIZE bound to: 12 - type: integer 
	Parameter wb_size bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wb_data16_multi_to_ram' (6#1) [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ipshared/b8b5/hdl/wb_data16_multi.vhd:37]
INFO: [Synth 8-638] synthesizing module 'data16_multi_to_ram_handCom' [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ipshared/b8b5/hdl/data16_multi_handCom.vhd:64]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH_OUT bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data16_multi_to_ram_handCom' (7#1) [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ipshared/b8b5/hdl/data16_multi_handCom.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'data16_multi_to_ram' (8#1) [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ipshared/b8b5/hdl/data16_multi_to_ram.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'adc2dac_ram_offset_data16_multi_to_ram_0_0' (9#1) [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_data16_multi_to_ram_0_0/synth/adc2dac_ram_offset_data16_multi_to_ram_0_0.vhd:88]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[31]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[30]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[29]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[28]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[27]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[26]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[25]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[24]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[23]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[22]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[21]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[20]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[19]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[18]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[17]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[16]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[15]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[14]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[13]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[12]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[11]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[10]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[9]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[8]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[7]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[6]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[5]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[4]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[3]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[2]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[1]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port wbs_writedata[0]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port busy_all_i[1]
WARNING: [Synth 8-3331] design wb_data16_multi_to_ram has unconnected port busy_all_i[0]
WARNING: [Synth 8-3331] design data16_multi_to_ram_logic has unconnected port data_eof_i
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing3_clk_i
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing4_clk_i
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing5_clk_i
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing6_clk_i
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing7_clk_i
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing8_clk_i
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing9_clk_i
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing10_clk_i
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing11_clk_i
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing12_clk_i
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing_rst_i[11]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing_rst_i[10]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing_rst_i[9]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing_rst_i[8]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing_rst_i[7]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing_rst_i[6]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing_rst_i[5]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing_rst_i[4]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing_rst_i[3]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port processing_rst_i[2]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port ram_select_input_i[2]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port ram_select_input_i[1]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port ram_select_input_i[0]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[191]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[190]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[189]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[188]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[187]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[186]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[185]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[184]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[183]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[182]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[181]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[180]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[179]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[178]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[177]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[176]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[175]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[174]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[173]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[172]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[171]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[170]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[169]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[168]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[167]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[166]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[165]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[164]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[163]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[162]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[161]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[160]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[159]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[158]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[157]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[156]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[155]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[154]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[153]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[152]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[151]
WARNING: [Synth 8-3331] design data16_multi_to_ram_top has unconnected port data_i[150]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1153.734 ; gain = 222.555 ; free physical = 1891 ; free virtual = 12862
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1153.734 ; gain = 222.555 ; free physical = 1888 ; free virtual = 12860
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_data16_multi_to_ram_0_0/data16_multi_to_ram_ooc.xdc] for cell 'U0'
WARNING: [Vivado 12-508] No pins matched 'data32_top_inst/subtop_loop[*].data_subtop_inst/start_acquisition2_s_reg/D'. [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_data16_multi_to_ram_0_0/data16_multi_to_ram_ooc.xdc:33]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins {data32_top_inst/subtop_loop[*].data_subtop_inst/start_acquisition2_s_reg/D}]'. [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_data16_multi_to_ram_0_0/data16_multi_to_ram_ooc.xdc:33]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_data16_multi_to_ram_0_0/data16_multi_to_ram_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_data16_multi_to_ram_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_data16_multi_to_ram_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1489.434 ; gain = 0.000 ; free physical = 1330 ; free virtual = 12302
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1489.434 ; gain = 558.254 ; free physical = 1153 ; free virtual = 12126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1489.434 ; gain = 558.254 ; free physical = 1153 ; free virtual = 12126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1489.434 ; gain = 558.254 ; free physical = 1146 ; free virtual = 12118
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "acquis_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "busy_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readdata_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_select_input_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ack_irq" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1489.434 ; gain = 558.254 ; free physical = 1130 ; free virtual = 12103
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---RAMs : 
	              64K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module data16_multi_to_ram_logic 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
Module data16_multi_to_ram_storage 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module data16_multi_to_ram_subtop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module data16_multi_to_ram_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wb_data16_multi_to_ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 4     
Module data16_multi_to_ram_handCom 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/busy_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'U0/handle_comm/S_AXI_RRESP_reg[0]' (FDRE) to 'U0/handle_comm/S_AXI_RRESP_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\handle_comm/S_AXI_RRESP_reg[1] )
WARNING: [Synth 8-3332] Sequential element (wb_inst/ram_select_input_s_reg[2]) is unused and will be removed from module data16_multi_to_ram.
WARNING: [Synth 8-3332] Sequential element (wb_inst/ram_select_input_s_reg[1]) is unused and will be removed from module data16_multi_to_ram.
WARNING: [Synth 8-3332] Sequential element (wb_inst/ram_select_input_s_reg[0]) is unused and will be removed from module data16_multi_to_ram.
WARNING: [Synth 8-3332] Sequential element (handle_comm/S_AXI_RRESP_reg[1]) is unused and will be removed from module data16_multi_to_ram.
WARNING: [Synth 8-3332] Sequential element (handle_comm/axi_awaddr_reg[1]) is unused and will be removed from module data16_multi_to_ram.
WARNING: [Synth 8-3332] Sequential element (handle_comm/axi_awaddr_reg[0]) is unused and will be removed from module data16_multi_to_ram.
WARNING: [Synth 8-3332] Sequential element (handle_comm/axi_araddr_reg[1]) is unused and will be removed from module data16_multi_to_ram.
WARNING: [Synth 8-3332] Sequential element (handle_comm/axi_araddr_reg[0]) is unused and will be removed from module data16_multi_to_ram.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1489.434 ; gain = 558.254 ; free physical = 1082 ; free virtual = 12055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|data16_multi_to_ram_storage | mem_reg    | 4 K x 16(WRITE_FIRST)  | W | R | 4 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 0      | 2      | 
|data16_multi_to_ram_storage | mem_reg    | 4 K x 16(WRITE_FIRST)  | W | R | 4 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 0      | 2      | 
+----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 1489.434 ; gain = 558.254 ; free physical = 926 ; free virtual = 11898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 1489.434 ; gain = 558.254 ; free physical = 925 ; free virtual = 11898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 1489.434 ; gain = 558.254 ; free physical = 899 ; free virtual = 11871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 1489.434 ; gain = 558.254 ; free physical = 900 ; free virtual = 11873
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 1489.434 ; gain = 558.254 ; free physical = 900 ; free virtual = 11873
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 1489.434 ; gain = 558.254 ; free physical = 900 ; free virtual = 11873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 1489.434 ; gain = 558.254 ; free physical = 900 ; free virtual = 11873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1489.434 ; gain = 558.254 ; free physical = 900 ; free virtual = 11873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1489.434 ; gain = 558.254 ; free physical = 900 ; free virtual = 11873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     9|
|2     |LUT1     |    35|
|3     |LUT2     |    15|
|4     |LUT3     |     7|
|5     |LUT4     |    40|
|6     |LUT5     |     8|
|7     |LUT6     |     7|
|8     |RAMB36E1 |     4|
|9     |FDRE     |   151|
|10    |FDSE     |     4|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------+------------------------------+------+
|      |Instance                                |Module                        |Cells |
+------+----------------------------------------+------------------------------+------+
|1     |top                                     |                              |   280|
|2     |  U0                                    |data16_multi_to_ram           |   280|
|3     |    data32_top_inst                     |data16_multi_to_ram_top       |   145|
|4     |      \subtop_loop[0].data_subtop_inst  |data16_multi_to_ram_subtop    |    73|
|5     |        acquisition_fsm_inst            |data16_multi_to_ram_logic_1   |    67|
|6     |        ram_msb                         |data16_multi_to_ram_storage_2 |     3|
|7     |      \subtop_loop[1].data_subtop_inst  |data16_multi_to_ram_subtop_0  |    72|
|8     |        acquisition_fsm_inst            |data16_multi_to_ram_logic     |    67|
|9     |        ram_msb                         |data16_multi_to_ram_storage   |     2|
|10    |    handle_comm                         |data16_multi_to_ram_handCom   |    63|
|11    |    wb_inst                             |wb_data16_multi_to_ram        |    72|
+------+----------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1489.434 ; gain = 558.254 ; free physical = 900 ; free virtual = 11873
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 242 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1489.434 ; gain = 109.465 ; free physical = 900 ; free virtual = 11873
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1489.441 ; gain = 558.262 ; free physical = 901 ; free virtual = 11874
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_data16_multi_to_ram_0_0/data16_multi_to_ram_ooc.xdc] for cell 'U0'
WARNING: [Vivado 12-508] No pins matched 'data32_top_inst/subtop_loop[*].data_subtop_inst/start_acquisition2_s_reg/D'. [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_data16_multi_to_ram_0_0/data16_multi_to_ram_ooc.xdc:33]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins {data32_top_inst/subtop_loop[*].data_subtop_inst/start_acquisition2_s_reg/D}]'. [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_data16_multi_to_ram_0_0/data16_multi_to_ram_ooc.xdc:33]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.srcs/sources_1/bd/adc2dac_ram_offset/ip/adc2dac_ram_offset_data16_multi_to_ram_0_0/data16_multi_to_ram_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 110 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 1489.441 ; gain = 457.758 ; free physical = 837 ; free virtual = 11810
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_data16_multi_to_ram_0_0_synth_1/adc2dac_ram_offset_data16_multi_to_ram_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_data16_multi_to_ram_0_0_synth_1/adc2dac_ram_offset_data16_multi_to_ram_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1513.445 ; gain = 0.000 ; free physical = 835 ; free virtual = 11808
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 17:02:35 2017...
