// Seed: 47527317
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    output id_4,
    output id_5,
    output logic id_6,
    output id_7,
    output id_8,
    input logic id_9,
    output logic id_10,
    input logic id_11,
    input logic id_12
);
  logic id_13;
  logic id_14;
  int   id_15;
  assign id_10 = ~id_13;
  assign id_4  = id_12;
endmodule
