<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: PWR CR Register alias address</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">PWR CR Register alias address <div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___h_a_l___driver.html">STM32F4xx_HAL_Driver</a> &raquo; <a class="el" href="group___p_w_r.html">PWR</a> &raquo; <a class="el" href="group___p_w_r___private___constants.html">PWR Private Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for PWR CR Register alias address:</div>
<div class="dyncontent">
<div class="center"><img src="group___p_w_r___c_r__register__alias.png" border="0" usemap="#agroup______p__w__r______c__r____register____alias" loading="lazy" alt=""/></div>
<map name="agroup______p__w__r______c__r____register____alias" id="agroup______p__w__r______c__r____register____alias">
<area shape="rect" title=" " alt="" coords="216,5,377,48"/>
<area shape="rect" href="group___p_w_r___private___constants.html" title=" " alt="" coords="5,13,168,40"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-define-members" class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga398aef263adbda7c1f1dc9020fde83f3" id="r_ga398aef263adbda7c1f1dc9020fde83f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga398aef263adbda7c1f1dc9020fde83f3">DBP_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e">PWR_CR_DBP_Pos</a></td></tr>
<tr class="memitem:ga799ab60bdbcfc1076cf2d7f206d09b0c" id="r_ga799ab60bdbcfc1076cf2d7f206d09b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga799ab60bdbcfc1076cf2d7f206d09b0c">CR_DBP_BB</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="#ga398aef263adbda7c1f1dc9020fde83f3">DBP_BIT_NUMBER</a> * 4U))</td></tr>
<tr class="memitem:gae731170c1675c5471fc06501228905b0" id="r_gae731170c1675c5471fc06501228905b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae731170c1675c5471fc06501228905b0">PVDE_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3">PWR_CR_PVDE_Pos</a></td></tr>
<tr class="memitem:ga49f51ef8285a6be76fd204d49a00709c" id="r_ga49f51ef8285a6be76fd204d49a00709c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga49f51ef8285a6be76fd204d49a00709c">CR_PVDE_BB</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="#gae731170c1675c5471fc06501228905b0">PVDE_BIT_NUMBER</a> * 4U))</td></tr>
<tr class="memitem:ga9fe65342711a2c4614ef2eadee4a751c" id="r_ga9fe65342711a2c4614ef2eadee4a751c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9fe65342711a2c4614ef2eadee4a751c">VOS_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28">PWR_CR_VOS_Pos</a></td></tr>
<tr class="memitem:ga98bf66513495732b9b3ee21f182e1591" id="r_ga98bf66513495732b9b3ee21f182e1591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga98bf66513495732b9b3ee21f182e1591">CR_VOS_BB</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="#ga9fe65342711a2c4614ef2eadee4a751c">VOS_BIT_NUMBER</a> * 4U))</td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<a name="doc-define-members" id="doc-define-members"></a><h2 id="header-doc-define-members" class="groupheader">Macro Definition Documentation</h2>
<a id="ga799ab60bdbcfc1076cf2d7f206d09b0c" name="ga799ab60bdbcfc1076cf2d7f206d09b0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga799ab60bdbcfc1076cf2d7f206d09b0c">&#9670;&#160;</a></span>CR_DBP_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_DBP_BB&#160;&#160;&#160;(uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="#ga398aef263adbda7c1f1dc9020fde83f3">DBP_BIT_NUMBER</a> * 4U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr_8h_source.html#l00361">361</a> of file <a class="el" href="stm32f4xx__hal__pwr_8h_source.html">stm32f4xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga49f51ef8285a6be76fd204d49a00709c" name="ga49f51ef8285a6be76fd204d49a00709c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49f51ef8285a6be76fd204d49a00709c">&#9670;&#160;</a></span>CR_PVDE_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_PVDE_BB&#160;&#160;&#160;(uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="#gae731170c1675c5471fc06501228905b0">PVDE_BIT_NUMBER</a> * 4U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr_8h_source.html#l00365">365</a> of file <a class="el" href="stm32f4xx__hal__pwr_8h_source.html">stm32f4xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga98bf66513495732b9b3ee21f182e1591" name="ga98bf66513495732b9b3ee21f182e1591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98bf66513495732b9b3ee21f182e1591">&#9670;&#160;</a></span>CR_VOS_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_VOS_BB&#160;&#160;&#160;(uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32U) + (<a class="el" href="#ga9fe65342711a2c4614ef2eadee4a751c">VOS_BIT_NUMBER</a> * 4U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr_8h_source.html#l00369">369</a> of file <a class="el" href="stm32f4xx__hal__pwr_8h_source.html">stm32f4xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga398aef263adbda7c1f1dc9020fde83f3" name="ga398aef263adbda7c1f1dc9020fde83f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga398aef263adbda7c1f1dc9020fde83f3">&#9670;&#160;</a></span>DBP_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBP_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e">PWR_CR_DBP_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr_8h_source.html#l00360">360</a> of file <a class="el" href="stm32f4xx__hal__pwr_8h_source.html">stm32f4xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="gae731170c1675c5471fc06501228905b0" name="gae731170c1675c5471fc06501228905b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae731170c1675c5471fc06501228905b0">&#9670;&#160;</a></span>PVDE_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PVDE_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3">PWR_CR_PVDE_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr_8h_source.html#l00364">364</a> of file <a class="el" href="stm32f4xx__hal__pwr_8h_source.html">stm32f4xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga9fe65342711a2c4614ef2eadee4a751c" name="ga9fe65342711a2c4614ef2eadee4a751c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fe65342711a2c4614ef2eadee4a751c">&#9670;&#160;</a></span>VOS_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VOS_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28">PWR_CR_VOS_Pos</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr_8h_source.html#l00368">368</a> of file <a class="el" href="stm32f4xx__hal__pwr_8h_source.html">stm32f4xx_hal_pwr.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
