# 104-æœŸæœ«ç»¼åˆç»ƒä¹ é¢˜ (Final Comprehensive Exercises)

> **ç®€ä»‹**ï¼šæœ¬æ–‡ä»¶æ”¶å½•äº†è®¡ç®—æœºç»„æˆåŸç†æœŸæœ«ç»¼åˆç»ƒä¹ é¢˜ï¼ˆå•é€‰é¢˜ï¼‰ï¼Œæ¶µç›–äº†å­˜å‚¨ç¨‹åºã€I/Oç³»ç»Ÿã€å­˜å‚¨å±‚æ¬¡ã€Cacheã€IEEE 754ã€æŒ‡ä»¤ç³»ç»Ÿç­‰æ ¸å¿ƒè€ƒç‚¹ã€‚
> **Introduction**: This file contains comprehensive final exam exercises (multiple choice) on computer organization, covering core topics such as stored program concept, I/O systems, memory hierarchy, Cache, IEEE 754, and instruction systems.
> **æ¥æº**ï¼šç”¨æˆ·æä¾›
> **æœ€åæ›´æ–°**ï¼š2025å¹´1æœˆ

---

## ä¸€ã€å•é€‰é¢˜ (Multiple Choice Questions)

1. **_____æå‡ºäº†å­˜å‚¨ç¨‹åºçš„æ¦‚å¿µã€‚**
   **_____ proposed the concept of stored program.**
    A. æ¯”å°”Â·ç›–èŒ¨ (Bill Gates)
    B. æˆˆç™»Â·æ‘©å°” (Gordon Moore)
    C. çº¦ç¿°Â·è«å¥‡åˆ© (John Mauchly)
    D. çº¦ç¿°Â·å†¯Â·è¯ºä¼Šæ›¼ (John von Neumann)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
> *   **è§£æ (Explanation)**: å†¯Â·è¯ºä¼Šæ›¼ (John von Neumann) æå‡ºäº†å­˜å‚¨ç¨‹åº (Stored Program) çš„æ¦‚å¿µï¼Œå¥ å®šäº†ç°ä»£è®¡ç®—æœºä½“ç³»ç»“æ„çš„åŸºç¡€ (Proposed the stored program concept, laying the foundation for modern computer architecture)ã€‚
</details>

2. **ä½¿ç”¨ä¸­æ–­é©±åŠ¨ I/O æ—¶ï¼ŒI/O æ¨¡å—å’Œ I/O è®¾å¤‡ä¹‹é—´äº¤æ¢çš„ä¿¡æ¯ä¸åŒ…æ‹¬ ()ã€‚**
   **When using interrupt-driven I/O, the information exchanged between the I/O module and the I/O device does NOT include ().**
    A. æ•°æ®ä¿¡æ¯ (Data information)
    B. æ§åˆ¶ä¿¡æ¯ (Control information)
    C. çŠ¶æ€ä¿¡æ¯ (Status information)
    D. ä¸­æ–­è¯·æ±‚ä¿¡å· (Interrupt request signal)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
> *   **è§£æ (Explanation)**: I/O æ¨¡å—ä¸ I/O è®¾å¤‡ä¹‹é—´äº¤æ¢æ•°æ®ã€æ§åˆ¶ä¿¡å·å’ŒçŠ¶æ€ä¿¡å·ã€‚**ä¸­æ–­è¯·æ±‚ä¿¡å·**æ˜¯ I/O æ¨¡å—å‘é€ç»™ CPU çš„ï¼Œç”¨äºè¯·æ±‚ CPU æš‚åœå½“å‰ä»»åŠ¡æ¥å¤„ç† I/Oï¼Œè€Œä¸æ˜¯ I/O æ¨¡å—ä¸è®¾å¤‡ä¹‹é—´çš„äº¤äº’ (Interrupt request signal is sent from I/O module to CPU, not between I/O module and device)ã€‚
</details>

3. **åœ¨å†…å­˜ç³»ç»Ÿä¸­ï¼Œå­˜å‚¨è®¾å¤‡ä»å¿«åˆ°æ…¢çš„æ­£ç¡®é¡ºåºæ˜¯______ã€‚**
   **In a memory system, the correct order of storage devices from fastest to slowest is ______.**
    A. å¯„å­˜å™¨ - é«˜é€Ÿç¼“å­˜ - ä¸»å­˜å‚¨å™¨ - è¾…åŠ©å­˜å‚¨å™¨ (Register - Cache - Main Memory - Auxiliary Memory)
    B. å¯„å­˜å™¨ - ä¸»å­˜å‚¨å™¨ - è¾…åŠ©å­˜å‚¨å™¨ - é«˜é€Ÿç¼“å­˜ (Register - Main Memory - Auxiliary Memory - Cache)
    C. å¯„å­˜å™¨ - é«˜é€Ÿç¼“å­˜ - è¾…åŠ©å­˜å‚¨å™¨ - ä¸»å­˜å‚¨å™¨ (Register - Cache - Auxiliary Memory - Main Memory)
    D. å¯„å­˜å™¨ - ä¸»å­˜å‚¨å™¨ - é«˜é€Ÿç¼“å­˜ - è¾…åŠ©å­˜å‚¨å™¨ (Register - Main Memory - Cache - Auxiliary Memory)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
> *   **è§£æ (Explanation)**: å­˜å‚¨å±‚æ¬¡ç»“æ„ä»å¿«åˆ°æ…¢ï¼šå¯„å­˜å™¨ (Register) > é«˜é€Ÿç¼“å­˜ (Cache) > ä¸»å­˜å‚¨å™¨ (Main Memory) > è¾…åŠ©å­˜å‚¨å™¨ (Auxiliary Memory/Disk)ã€‚
</details>

4. **ç¼“å­˜çš„å†™å›ç­–ç•¥æ„å‘³ç€å¯¹ä¸»å†…å­˜çš„å†™å…¥æ“ä½œ_______ã€‚**
   **The write-back strategy of cache means that the write operation to main memory _______.**
    A. ä»¥åŠç¼“å­˜ (occurs with cache)
    B. ä»…å½“ç›¸å¯¹ç¼“å­˜è¢«æ›¿æ¢æ—¶æ‰ä¼šå‘ç”Ÿè¿™ç§æƒ…å†µ (occurs only when the corresponding cache line is replaced)
    C. å½“å‘ç°ç¼“å­˜å’Œä¸»å†…å­˜ä¹‹é—´çš„å·®å¼‚æ—¶ (occurs when a difference between cache and main memory is found)
    D. ä»…åœ¨ä½¿ç”¨ç›´æ¥æ˜ å°„æ—¶æœ‰æ•ˆ (is valid only when using direct mapping)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
> *   **è§£æ (Explanation)**: å†™å› (Write-Back) ç­–ç•¥ï¼šå½“ CPU å†™ Cache æ—¶ï¼Œåªæ›´æ–° Cacheï¼Œä¸ç«‹å³æ›´æ–°ä¸»å­˜ã€‚åªæœ‰å½“è¯¥ Cache è¡Œè¢«**æ›¿æ¢ (Replaced)** å‡ºå»æ—¶ï¼Œå¦‚æœè¯¥è¡Œè¢«ä¿®æ”¹è¿‡ï¼ˆDirtyï¼‰ï¼Œæ‰å°†å…¶å†™å›ä¸»å­˜ (Only updates main memory when the dirty cache line is replaced)ã€‚
</details>

5. **ç¡¬ç›˜ç£å¤´ç§»åŠ¨åˆ°æ­£ç¡®ç£é“æ‰€éœ€çš„æ—¶é—´æ˜¯________ã€‚**
   **The time required for the hard disk head to move to the correct track is ________.**
    A. æ—‹è½¬å»¶è¿Ÿ (Rotational latency)
    B. è½¬ç§»æ—¶é—´ (Transfer time)
    C. å¯»é“æ—¶é—´ (Seek time)
    D. è®¿é—®æ—¶é—´ (Access time)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
> *   **è§£æ (Explanation)**:
> *   **å¯»é“æ—¶é—´ (Seek Time)**ï¼šç£å¤´ç§»åŠ¨åˆ°ç›®æ ‡ç£é“çš„æ—¶é—´ (Time to move head to target track)ã€‚
> *   **æ—‹è½¬å»¶è¿Ÿ (Rotational Latency)**ï¼šæ‰‡åŒºæ—‹è½¬åˆ°ç£å¤´ä¸‹çš„æ—¶é—´ (Time for sector to rotate under head)ã€‚
> *   **ä¼ è¾“æ—¶é—´ (Transfer Time)**ï¼šè¯»å†™æ•°æ®çš„æ—¶é—´ (Time to read/write data)ã€‚
</details>

6. **-0.4375 çš„ IEEE 754 å•ç²¾åº¦æµ®ç‚¹è¡¨ç¤ºæ˜¯_______ ã€‚**
   **The IEEE 754 single-precision floating-point representation of -0.4375 is _______.**
    A. BEE00000H
    B. BF600000H
    C. BF700000H
    D. C0E00000H

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
> *   **è§£æ (Explanation)**:
> *   -0.4375 = -7/16 = -0.0111 (Binary) = -1.11 Ã— 2â»Â²
> *   ç¬¦å· (Sign) S = 1
> *   æŒ‡æ•° (Exponent) E = -2 + 127 = 125 = 0111 1101
> *   å°¾æ•° (Mantissa) M = 1100000...
> *   ç»„åˆ (Combine): `1 01111101 1100000...` = `1011 1110 1110 0000...` = `BEE00000H`
</details>

7. **CPUæ‰§è¡Œçš„åˆ†æ”¯æŒ‡ä»¤æ˜¯æ›´æ–°____ã€‚**
   **The branch instruction executed by the CPU updates the ____.**
    A. MBR å°†åŒ…å«è¯¥æŒ‡ä»¤ (MBR will contain the instruction)
    B. ç¨‹åºè®¡æ•°å™¨ç”¨äºå­˜å‚¨ä¸‹ä¸€æ¡æŒ‡ä»¤çš„åœ°å€ (Program Counter to store the address of the next instruction)
    C. MAR å°†åŒ…å«å½“å‰æŒ‡ä»¤çš„åœ°å€ (MAR will contain the address of the current instruction)
    D. IR åŒ…å«åˆšåˆšä»å†…å­˜ä¸­è·å–çš„æŒ‡ä»¤ (IR contains the instruction just fetched from memory)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
> *   **è§£æ (Explanation)**: åˆ†æ”¯æŒ‡ä»¤ (Branch Instruction) çš„ä½œç”¨å°±æ˜¯ä¿®æ”¹ **ç¨‹åºè®¡æ•°å™¨ (PC)** çš„å€¼ï¼Œä½¿å…¶æŒ‡å‘è·³è½¬çš„ç›®æ ‡åœ°å€ï¼Œä»è€Œæ”¹å˜ç¨‹åºçš„æ‰§è¡Œæµ (Modifies PC to point to the target address)ã€‚
</details>

8. **ä¸é—´æ¥å¯»å€æ–¹å¼ç›¸æ¯”ï¼Œå¯„å­˜å™¨é—´æ¥å¯»å€æ–¹å¼çš„ä¼˜ç‚¹æ˜¯________ã€‚**
   **Compared with indirect addressing mode, the advantage of register indirect addressing mode is ________.**
    A. å¤§åœ°å€ç©ºé—´ (Large address space)
    B. å¤šé‡å†…å­˜å¼•ç”¨ (Multiple memory references)
    C. åœ°å€ç©ºé—´æœ‰é™ (Limited address space)
    D. å‡å°‘å†…å­˜è®¿é—® (Reduced memory access)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
> *   **è§£æ (Explanation)**:
> *   **é—´æ¥å¯»å€ (Indirect)**ï¼šEA = (A)ã€‚éœ€è¦ä¸€æ¬¡è®¿å­˜å–æœ‰æ•ˆåœ°å€ï¼Œå†ä¸€æ¬¡è®¿å­˜å–æ“ä½œæ•°ï¼ˆå…±2æ¬¡è®¿å­˜ï¼‰ã€‚
> *   **å¯„å­˜å™¨é—´æ¥å¯»å€ (Register Indirect)**ï¼šEA = (R)ã€‚åœ°å€åœ¨å¯„å­˜å™¨ä¸­ï¼Œæ— éœ€è®¿å­˜å–åœ°å€ï¼Œåªéœ€ä¸€æ¬¡è®¿å­˜å–æ“ä½œæ•°ï¼ˆå…±1æ¬¡è®¿å­˜ï¼‰ã€‚
> *   ä¼˜ç‚¹ï¼šå‡å°‘äº†ä¸€æ¬¡å†…å­˜è®¿é—®ï¼Œæé«˜äº†é€Ÿåº¦ (Saves one memory access)ã€‚
</details>

9. **å“ªç§å­˜å‚¨å™¨é‡‡ç”¨6æ™¶ä½“ç®¡ç»“æ„ï¼Ÿ**
   **Which type of memory uses a 6-transistor structure?**
    A. DRAM
    B. åªè¯»å­˜å‚¨å™¨ (ROM)
    C. SRAM
    D. EPROM

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
> *   **è§£æ (Explanation)**: SRAM (é™æ€éšæœºå­˜å–å­˜å‚¨å™¨) çš„åŸºæœ¬å­˜å‚¨å•å…ƒé€šå¸¸ç”± **6 ä¸ªæ™¶ä½“ç®¡ (6T)** ç»„æˆï¼Œç”¨äºæ„æˆè§¦å‘å™¨æ¥å­˜å‚¨çŠ¶æ€ (SRAM cells typically use 6 transistors to form a flip-flop)ã€‚DRAM ä½¿ç”¨ 1ä¸ªæ™¶ä½“ç®¡+1ä¸ªç”µå®¹ã€‚
</details>

10. **ç»è¿‡è·å–å­å‘¨æœŸçš„ä¿¡æ¯æµåï¼ŒMBR çš„å†…å®¹æ˜¯_________ã€‚**
    **After the information flow of the fetch sub-cycle, the content of MBR is _________.**
    A. æ“ä½œæ•° (Operand)
    B. æŒ‡ä»¤åœ°å€ (Instruction Address)
    C. æŒ‡ä»¤ (Instruction)
    D. æ“ä½œæ•°çš„åœ°å€ (Address of Operand)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
> *   **è§£æ (Explanation)**: åœ¨å–æŒ‡å‘¨æœŸ (Fetch Cycle) ä¸­ï¼ŒCPU ä»å†…å­˜è¯»å–æŒ‡ä»¤ã€‚è¯»å–çš„å†…å®¹ï¼ˆå³æŒ‡ä»¤ï¼‰é¦–å…ˆè¢«æ”¾å…¥ **MBR (Memory Buffer Register)**ï¼Œç„¶åä¼ é€åˆ° IR (Instruction Register)ã€‚
</details>

11. **ä¸€ä¸ª 4 è·¯ç»„ç›¸è”é«˜é€Ÿç¼“å­˜æœ‰ 32 è¡Œã€‚ä¸»å­˜å—å¤§å°ä¸º 32 å­—èŠ‚ï¼Œå†…å­˜æŒ‰å­—èŠ‚å¯»å€ã€‚å†…å­˜åœ°å€ 64 å¤„çš„å­—æ˜ å°„åˆ°å“ªä¸ªç»„ï¼Ÿ**
    **A 4-way set-associative cache has 32 lines. Main memory block size is 32 bytes, memory is byte-addressable. To which set does the word at memory address 64 map?**
    A. 0
    B. 2
    C. 4
    D. 6

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
> *   **è§£æ (Explanation)**:
> *   ä¸»å­˜å—å¤§å° (Block size) = 32Bã€‚
> *   åœ°å€ 64 æ‰€åœ¨çš„å—å· (Block number) = 64 / 32 = 2ã€‚
> *   Cache ç»“æ„ï¼š32 è¡Œï¼Œ4 è·¯ç»„ç›¸è” -> ç»„æ•° (Sets) = 32 / 4 = 8 ç»„ã€‚
> *   æ˜ å°„è§„åˆ™ï¼šç»„å· = å—å· mod ç»„æ•° = 2 mod 8 = **2**ã€‚
</details>

12. **åœ¨ MESI åè®®ä¸­ï¼Œæœ¬åœ°ç¼“å­˜å‘ç”Ÿå†™æœªå‘½ä¸­ã€‚åœ¨ CPU å‘èµ·å†™æ•°æ®åï¼Œç›‘å¬ç¼“å­˜çš„çŠ¶æ€æ˜¯ ____ ã€‚**
    **In MESI protocol, a write miss occurs in the local cache. After initiating CPU writes the data, the snooping cacheâ€™s state is ____ .**
    A. modified
    B. shared
    C. invalid
    D. modified or shared or invalid or exclusiv

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
> *   **è§£æ (Explanation)**: åœ¨ MESI åè®®ä¸­ï¼Œå½“ä¸€ä¸ª Cache (Local) å‘ç”Ÿå†™æœªå‘½ä¸­ (Write Miss) å¹¶è¯•å›¾å†™å…¥æ•°æ®æ—¶ï¼ˆé€šå¸¸ä¼šå‘å‡º Read-For-Ownership è¯·æ±‚ï¼‰ï¼Œå…¶ä»–ç›‘å¬ (Snooping) çš„ Cache å¦‚æœæ‹¥æœ‰è¯¥æ•°æ®çš„å‰¯æœ¬ï¼Œå¿…é¡»å°†å…¶çŠ¶æ€ç½®ä¸º **Invalid (æ— æ•ˆ)**ï¼Œä»¥ä¿è¯ç¼“å­˜ä¸€è‡´æ€§ (Other caches must invalidate their copies to ensure consistency)ã€‚
</details>

13. **å‡è®¾åè¿›åˆ¶æ•° -65 ä»¥äºŒè¿›åˆ¶è¡¥ç å½¢å¼å­˜å‚¨åœ¨ 8 ä½å¯„å­˜å™¨ä¸­ï¼Œå¯„å­˜å™¨çš„åå…­è¿›åˆ¶å†…å®¹æ˜¯ _________ã€‚**
    **Assuming a decimal number -65 is stored in an 8-bit register in two's complement form, the content of the register in hexadecimal is _________.**
    A. C2H
    B. BFH
    C. C1H
    D. 42H

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
> *   **è§£æ (Explanation)**: -65 çš„ 8 ä½è¡¥ç ã€‚
> *   65 = 0100 0001
> *   åç  (Invert) = 1011 1110
> *   è¡¥ç  (Add 1) = 1011 1111 = **BFH**
</details>

14. **ç”±ä¸‰ä¸ª '1' å’Œäº”ä¸ª '0' ç»„æˆçš„ 8 ä½äºŒè¿›åˆ¶è¡¥ç æ‰€èƒ½è¡¨ç¤ºçš„æœ€å°æ•´æ•°æ˜¯ ________ã€‚**
    **The smallest integer that can be represented by an 8-bit two's complement number consisting of three '1's and five '0's is ________.**
    A. -125
    B. -126
    C. -32
    D. -3

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
> *   **è§£æ (Explanation)**: å¯»æ‰¾ç”± 3ä¸ª'1' å’Œ 5ä¸ª'0' ç»„æˆçš„ 8 ä½è¡¥ç æ‰€èƒ½è¡¨ç¤ºçš„**æœ€å°æ•´æ•°**ã€‚
> *   æœ€å°æ•´æ•°æ„å‘³ç€æ˜¯è´Ÿæ•°ï¼Œç¬¦å·ä½å¿…é¡»æ˜¯ 1 (Must be negative, sign bit 1)ã€‚
> *   è´Ÿæ•°è¡¥ç çš„å€¼ = -128 + (å…¶ä½™ä½çš„æƒå€¼å’Œ)ã€‚è¦ä½¿å€¼æœ€å°ï¼Œå…¶ä½™ä½çš„æƒå€¼å’Œè¦æœ€å°ã€‚
> *   å‰©ä½™ 2 ä¸ª '1' åº”è¯¥æ”¾åœ¨æœ€ä½ä½ (Remaining two '1's should be at LSBs)ã€‚
> *   æ„é€  (Construct): `1000 0011`
> *   å€¼ (Value): -128 + 2 + 1 = **-125**ã€‚
</details>

15. **ä¸€ä¸ªæŒ‡ä»¤é›†æœ‰ 15 æ¡æŒ‡ä»¤ã€‚ä½¿ç”¨å®šé•¿æ“ä½œç ï¼Œè‡³å°‘éœ€è¦ _______ ä½ã€‚**
    **An instruction set has 15 instructions. Using fixed-length opcode, a minimum of _______ bits is required.**
    A. 4
    B. 8
    C. 16
    D. 32

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
> *   **è§£æ (Explanation)**: æŒ‡ä»¤é›†æœ‰ 15 æ¡æŒ‡ä»¤ã€‚
> *   éœ€è¦å¯¹ 15 ç§çŠ¶æ€è¿›è¡Œç¼–ç ã€‚
> *   2Â³ = 8 < 15 < 2â´ = 16ã€‚
> *   è‡³å°‘éœ€è¦ **4 ä½**æ“ä½œç  (Minimum 4 bits)ã€‚
</details>

16. **åœ¨ç¼“å­˜çš„åœ°å€æ˜ å°„ä¸­ï¼Œä¸»å­˜ä»»æ„å—ä¸­çš„æ•°æ®å¯ä»¥æ˜ å°„åˆ°ç¼“å­˜å›ºå®šç»„çš„ä»»æ„è¡Œï¼ˆè·¯ï¼‰ï¼Œè¿™æ˜¯ _________ã€‚**
    **On address mapping of cache, the data in any block of main memory can be mapped to fixed set any line(way) of cache, it is _________.**
    A. å…¨ç›¸è”æ˜ å°„ (associative mapping)
    B. ç›´æ¥æ˜ å°„ (direct mapping)
    C. ç»„ç›¸è”æ˜ å°„ (set associative mapping)
    D. éšæœºæ˜ å°„ (random mapping)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
> *   **è§£æ (Explanation)**:
> *   Direct Mapping: æ˜ å°„åˆ°å›ºå®šçš„ä¸€è¡Œã€‚
> *   Associative Mapping: æ˜ å°„åˆ°ä»»æ„ä¸€è¡Œã€‚
> *   **Set Associative Mapping (ç»„ç›¸è”)**: æ˜ å°„åˆ°å›ºå®šçš„ç»„ (Fixed Set)ï¼Œç»„å†…çš„ä»»æ„è¡Œ (Any Line)ã€‚
</details>

17. **ä»¥ä¸‹å“ªä¸ªå¯„å­˜å™¨ä¸åœ¨ I/O æ¨¡å—ä¸­ï¼Ÿ**
    **Which of the following registers are not in an I/O module?**
    A. æŒ‡ä»¤å¯„å­˜å™¨ (Instruction Register)
    B. æ§åˆ¶å¯„å­˜å™¨ (Control Register)
    C. çŠ¶æ€å¯„å­˜å™¨ (Status Register)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
> *   **è§£æ (Explanation)**: **æŒ‡ä»¤å¯„å­˜å™¨ (IR)** ä½äº CPU çš„æ§åˆ¶å™¨ä¸­ï¼Œç”¨äºå­˜æ”¾å½“å‰æ­£åœ¨æ‰§è¡Œçš„æŒ‡ä»¤ã€‚I/O æ¨¡å—é€šå¸¸åŒ…å«æ•°æ®å¯„å­˜å™¨ã€æ§åˆ¶å¯„å­˜å™¨å’ŒçŠ¶æ€å¯„å­˜å™¨ (IR is in CPU, not I/O module)ã€‚
</details>

18. **åœ¨ä¸€æ¡æŒ‡ä»¤ä¸­ï¼Œåœ°å€æ•°ä¸º 2ï¼Œå…¶ä¸­ä¸€ä¸ªåœ°å€å…·æœ‰åŒé‡èŒè´£ï¼Œå³_________ã€‚**
    **In an instruction, the number of addresses is 2, one address does double duty of_________.**
    A. ç»“æœå’Œä¸‹ä¸€æ¡æŒ‡ä»¤çš„åœ°å€ (a result and the address of next instruction)
    B. æ“ä½œæ•°å’Œç»“æœ (an operand and a result)
    C. æ“ä½œæ•°å’Œä¸‹ä¸€æ¡æŒ‡ä»¤çš„åœ°å€ (an operand and the address of next instruction)
    D. ä¸¤ä¸ªå°é—­æ“ä½œæ•° (two closed operands)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
> *   **è§£æ (Explanation)**: åœ¨äºŒåœ°å€æŒ‡ä»¤ (å¦‚ `ADD A, B`) ä¸­ï¼Œé€šå¸¸å«ä¹‰æ˜¯ `A = A + B`ã€‚å…¶ä¸­åœ°å€ A æ—¢ä½œä¸º**æºæ“ä½œæ•° (Operand)**ï¼Œä¹Ÿä½œä¸º**ç»“æœ (Result)** çš„å­˜æ”¾åœ°å€ã€‚
</details>

19. **å‡è®¾å¯„å­˜å™¨ R ä¸­çš„å€¼ä¸º 200ã€‚å†…å­˜åœ°å€å•å…ƒ 200 å’Œ 300 çš„å†…å®¹åˆ†åˆ«ä¸º 300 å’Œ 400ã€‚åœ¨ä»€ä¹ˆå¯»å€æ–¹å¼ä¸‹ï¼Œè®¿é—®åˆ°çš„æ“ä½œæ•°ä¸º 200ï¼Ÿ**
    **Assume the value in register R is 200. The contents of memory address units 200 and 300 are 300 and 400, respectively. Under which addressing mode will the operand accessed be 200?**
    A. ç›´æ¥å¯»å€ 200 (Direct addressing 200)
    B. å¯„å­˜å™¨é—´æ¥å¯»å€ (R) (Register indirect addressing (R))
    C. å†…å­˜é—´æ¥å¯»å€ (200) (Memory indirect addressing (200))
    D. å¯„å­˜å™¨å¯»å€ R (Register addressing R)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
> *   **è§£æ (Explanation)**:
> *   R = 200ã€‚
> *   é¢˜ç›®è¦æ±‚è®¿é—®åˆ°çš„æ“ä½œæ•°æ˜¯ 200ã€‚
> *   **å¯„å­˜å™¨å¯»å€ (Register Addressing)**ï¼šæ“ä½œæ•° = R çš„å†…å®¹ = 200ã€‚ç¬¦åˆé¢˜æ„ã€‚
</details>

20. **å…³äºæ€»çº¿çš„æè¿°ï¼Œä¸‹åˆ—å“ªé¡¹æ˜¯ä¸æ­£ç¡®çš„ï¼Ÿ**
    **Which is not true in the following description about BUSï¼Ÿ**
    A. æ€»çº¿æ˜¯è¿æ¥ä¸¤ä¸ªæˆ–å¤šä¸ªè®¾å¤‡çš„é€šä¿¡é€šè·¯ (a bus is a communication pathway connecting two or more devices)
    B. é€šå¸¸æ˜¯å¹¿æ’­å¼çš„ (Usually broadcast)
    C. çº¿è·¯çš„æ•°é‡æ˜¯æ€»çº¿çš„å®½åº¦ (The number of lines is the width of the bus)
    D. å¤šä¸ªæ¨¡å—å¯ä»¥åŒæ—¶æ§åˆ¶æ€»çº¿ (More than one module may control bus at one time)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
> *   **è§£æ (Explanation)**: æ€»çº¿ (Bus) æ˜¯å…±äº«ä¼ è¾“ä»‹è´¨ã€‚åœ¨åŒä¸€æ—¶åˆ»ï¼Œ**åªèƒ½æœ‰ä¸€ä¸ª**æ¨¡å—ï¼ˆä¸»è®¾å¤‡ï¼‰æ§åˆ¶æ€»çº¿å‘é€ä¿¡å·ï¼Œå¦åˆ™ä¼šå‘ç”Ÿä¿¡å·å†²çª (Only one module can control the bus at a time)ã€‚
</details>

21. **å“ªç§ç±»å‹çš„å­˜å‚¨å™¨æ˜¯éæ˜“å¤±æ€§çš„ï¼Ÿ**
    **Which type of memory is nonvolatile?**
    A. é—ªå­˜ (flash memory)
    B. é«˜é€Ÿç¼“å­˜ (cache)
    C. DRAM
    D. å¯„å­˜å™¨ (Register)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
> *   **è§£æ (Explanation)**: **éæ˜“å¤±æ€§ (Nonvolatile)** æ„å‘³ç€æ–­ç”µåæ•°æ®ä¸ä¸¢å¤±ã€‚
> *   Flash Memory (é—ªå­˜)ï¼šéæ˜“å¤±ã€‚
> *   Cache (SRAM), DRAM, Registerï¼šæ˜“å¤±ã€‚
</details>

22. **å‡è®¾ä¸€ä¸ª Cache æœ‰ M è¡Œï¼Œä¸€ä¸ªç»„æœ‰ K è¡Œã€‚ä¸‹åˆ—å“ªä¸ªæè¿°æ˜¯æ­£ç¡®çš„ï¼Ÿ**
    **Suppose a Cache has M lines, and a set has K lines. Which of the following descriptions is correct?**
    A. å¦‚æœ K=1ï¼Œè¯¥ Cache æ˜¯ç›´æ¥æ˜ å°„ (If K=1, this Cache is direct mapping)
    B. å¦‚æœ K=1ï¼Œè¯¥ Cache æ˜¯å…¨ç›¸è”æ˜ å°„ (If K=1, this Cache is associative mapping)
    C. å¦‚æœ K=Mï¼Œè¯¥ Cache æ˜¯ç›´æ¥æ˜ å°„ (If K=M, this Cache is direct mapping)
    D. å¦‚æœ K>1 ä¸” K<Mï¼Œè¯¥ Cache æ˜¯ M/K è·¯ç»„ç›¸è”æ˜ å°„ (If K>1 and K<M, this Cache is a M/K-way set-associative mapping)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
> *   **è§£æ (Explanation)**:
> *   Cache æœ‰ M è¡Œï¼Œåˆ† S ç»„ï¼Œæ¯ç»„ K è¡Œ (K-way)ã€‚
> *   S = M / Kã€‚
> *   **å¦‚æœ K=1**ï¼šæ¯ç»„ 1 è¡Œï¼Œç»„æ•° S = Mã€‚å³å—å· mod Mï¼Œè¿™æ˜¯**ç›´æ¥æ˜ å°„ (Direct Mapping)**ã€‚
</details>

23. **å¦‚æœ x = 103ï¼Œy = -25ï¼Œä¸‹åˆ—å“ªä¸ªè¡¨è¾¾å¼åœ¨ä½¿ç”¨ 8 ä½äºŒè¿›åˆ¶è¡¥ç è¿ç®—å®ç°æ—¶ä¼šå‘ç”Ÿæº¢å‡ºï¼Ÿï¼ˆï¼‰**
    **If x = 103, y = -25, which of the following expressions will overflow when implemented using 8-bit two's complement arithmetic? ()**
    A. x + y
    B. -x + y
    C. x - y
    D. -x - y

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
> *   **è§£æ (Explanation)**: 8 ä½è¡¥ç èŒƒå›´ï¼š-128 ~ 127ã€‚
> *   x = 103, y = -25ã€‚
> *   A: 103 + (-25) = 78 (æ­£å¸¸)
> *   B: -103 + (-25) = -128 (æ­£å¸¸ï¼Œæœ€å°å€¼)
> *   C: **103 - (-25) = 128** (è¶…è¿‡æœ€å¤§å€¼ 127ï¼Œ**æº¢å‡º/Overflow**)
> *   D: -103 - (-25) = -78 (æ­£å¸¸)
</details>

24. **å‡è®¾æŸæ¡æŒ‡ä»¤çš„ç¬¬ä¸€ä¸ªæ“ä½œæ•°ä½¿ç”¨å¯„å­˜å™¨é—´æ¥å¯»å€ã€‚å¯„å­˜å™¨ç¼–å·ä¸º 8ã€‚å…¶å†…å®¹ä¸ºï¼šå¯„å­˜å™¨ 8 çš„å€¼ä¸º 1200Hã€‚åœ°å€ 1200H å¤„çš„å­˜å‚¨å•å…ƒçš„å†…å®¹ä¸º 12FCHã€‚åœ°å€ 12FCH æ˜¯ 38D8Hã€‚åœ°å€ 38D8H å¤„çš„å†…å­˜å•å…ƒçš„å†…å®¹æ˜¯ 88F9Hã€‚æ­¤æ“ä½œæ•°çš„æœ‰æ•ˆåœ°å€æ˜¯ ( )ã€‚**
    **Assume the first operand of an instruction uses register indirect addressing. The register number is 8. Its content: Register 8 value is 1200H. Content of memory at 1200H is 12FCH. Address 12FCH is 38D8H. Content of memory at 38D8H is 88F9H. The effective address of this operand is ( ).**
    A. 1200H
    B. 12FCH
    C. 38D8H
    D. 88F9H

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
> *   **è§£æ (Explanation)**:
> *   å¯»å€æ–¹å¼ï¼š**å¯„å­˜å™¨é—´æ¥å¯»å€ (Register Indirect)**ã€‚
> *   å®šä¹‰ï¼šæœ‰æ•ˆåœ°å€ EA = (R)ã€‚
> *   å·²çŸ¥ R = 8ï¼Œ(R) = 1200Hã€‚
> *   æ‰€ä»¥æœ‰æ•ˆåœ°å€ **EA = 1200H**ã€‚
</details>

25. **RAID çº§åˆ«_________åˆ©ç”¨ç‹¬ç«‹è®¿é—®æŠ€æœ¯æ¥å®ç°é«˜ I/O è¯·æ±‚é€Ÿç‡ã€‚**
    **RAID level _________ uses independent access technique to achieve high I/O request rates.**
    A. 2
    B. 3
    C. 4
    D. å…¨éƒ¨ (All)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
> *   **è§£æ (Explanation)**:
> *   RAID 2, 3ï¼šé‡‡ç”¨ä½/å­—èŠ‚çº§æ¡å¸¦åŒ–ï¼Œç£å¤´åŒæ­¥æ—‹è½¬ï¼Œä¸€æ¬¡ I/O å ç”¨æ‰€æœ‰ç›˜ï¼ˆå¹¶è¡Œè®¿é—®/Parallel Accessï¼‰ï¼Œé€‚åˆé«˜å¸¦å®½ä¼ è¾“ã€‚
> *   **RAID 4, 5, 6**ï¼šé‡‡ç”¨å—çº§æ¡å¸¦åŒ–ï¼Œå…è®¸ä¸åŒçš„ç£ç›˜åŒæ—¶å¤„ç†ä¸åŒçš„ I/O è¯·æ±‚ï¼ˆ**ç‹¬ç«‹è®¿é—®/Independent Access**ï¼‰ï¼Œå› æ­¤å…·æœ‰é«˜ I/O è¯·æ±‚é€Ÿç‡ã€‚
> *   é¢˜ç›®é€‰é¡¹ä¸­ï¼ŒRAID 4 ç¬¦åˆç‹¬ç«‹è®¿é—®ç‰¹å¾ã€‚
</details>
