<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: ADC1_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">ADC1_t Struct Reference<div class="ingroups"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html">STM8AF_STM8S</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>struct containing Analog Digital Converter 1 (ADC1)  
 <a href="struct_a_d_c1__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a189f188cd4b903bf0be4e3961227558e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 2</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 0 value [9:8].  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a189f188cd4b903bf0be4e3961227558e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a189f188cd4b903bf0be4e3961227558e">DB0RH</a></td></tr>
<tr class="memdesc:a189f188cd4b903bf0be4e3961227558e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 0 (ADC1_DB0RH)  <a href="#a189f188cd4b903bf0be4e3961227558e">More...</a><br /></td></tr>
<tr class="separator:a189f188cd4b903bf0be4e3961227558e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a972ff8251cdc35f2a75f01c9a94d92d2"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 8</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 0 value (low)  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a972ff8251cdc35f2a75f01c9a94d92d2"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a972ff8251cdc35f2a75f01c9a94d92d2">DB0RL</a></td></tr>
<tr class="memdesc:a972ff8251cdc35f2a75f01c9a94d92d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 0 (ADC1_DB0RL)  <a href="#a972ff8251cdc35f2a75f01c9a94d92d2">More...</a><br /></td></tr>
<tr class="separator:a972ff8251cdc35f2a75f01c9a94d92d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b048c7d37ef5be8fd000ce2e775387"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 2</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 1 value [9:8].  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b048c7d37ef5be8fd000ce2e775387"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a68b048c7d37ef5be8fd000ce2e775387">DB1RH</a></td></tr>
<tr class="memdesc:a68b048c7d37ef5be8fd000ce2e775387"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 1 (ADC1_DB1RH)  <a href="#a68b048c7d37ef5be8fd000ce2e775387">More...</a><br /></td></tr>
<tr class="separator:a68b048c7d37ef5be8fd000ce2e775387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ee7b6d180af714c0a3a8650332bbff2"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 8</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 1 value (low)  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ee7b6d180af714c0a3a8650332bbff2"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a7ee7b6d180af714c0a3a8650332bbff2">DB1RL</a></td></tr>
<tr class="memdesc:a7ee7b6d180af714c0a3a8650332bbff2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 1 (ADC1_DB1RL)  <a href="#a7ee7b6d180af714c0a3a8650332bbff2">More...</a><br /></td></tr>
<tr class="separator:a7ee7b6d180af714c0a3a8650332bbff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc2cb41d5aa3aa39d5ada7bcb2776ef"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 2</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 2 value [9:8].  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc2cb41d5aa3aa39d5ada7bcb2776ef"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#afbc2cb41d5aa3aa39d5ada7bcb2776ef">DB2RH</a></td></tr>
<tr class="memdesc:afbc2cb41d5aa3aa39d5ada7bcb2776ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 2 (ADC1_DB2RH)  <a href="#afbc2cb41d5aa3aa39d5ada7bcb2776ef">More...</a><br /></td></tr>
<tr class="separator:afbc2cb41d5aa3aa39d5ada7bcb2776ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a302e54e410979a6219c3e1cd2cab393e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 8</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 2 value (low)  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a302e54e410979a6219c3e1cd2cab393e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a302e54e410979a6219c3e1cd2cab393e">DB2RL</a></td></tr>
<tr class="memdesc:a302e54e410979a6219c3e1cd2cab393e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 2 (ADC1_DB2RL)  <a href="#a302e54e410979a6219c3e1cd2cab393e">More...</a><br /></td></tr>
<tr class="separator:a302e54e410979a6219c3e1cd2cab393e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e231a406fae80634cf1a81f992ba06"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 2</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 3 value [9:8].  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e231a406fae80634cf1a81f992ba06"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a87e231a406fae80634cf1a81f992ba06">DB3RH</a></td></tr>
<tr class="memdesc:a87e231a406fae80634cf1a81f992ba06"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 3 (ADC1_DB3RH)  <a href="#a87e231a406fae80634cf1a81f992ba06">More...</a><br /></td></tr>
<tr class="separator:a87e231a406fae80634cf1a81f992ba06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade1a14dad8688824eb5ec09feaf58e5f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 8</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 3 value (low)  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade1a14dad8688824eb5ec09feaf58e5f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#ade1a14dad8688824eb5ec09feaf58e5f">DB3RL</a></td></tr>
<tr class="memdesc:ade1a14dad8688824eb5ec09feaf58e5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 3 (ADC1_DB3RL)  <a href="#ade1a14dad8688824eb5ec09feaf58e5f">More...</a><br /></td></tr>
<tr class="separator:ade1a14dad8688824eb5ec09feaf58e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1279f40196b236b756fab0360a7ba1de"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 2</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 4 value [9:8].  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1279f40196b236b756fab0360a7ba1de"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a1279f40196b236b756fab0360a7ba1de">DB4RH</a></td></tr>
<tr class="memdesc:a1279f40196b236b756fab0360a7ba1de"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 4 (ADC1_DB4RH)  <a href="#a1279f40196b236b756fab0360a7ba1de">More...</a><br /></td></tr>
<tr class="separator:a1279f40196b236b756fab0360a7ba1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a16bb34f96b3728bb5617492132b4b"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 8</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 4 value (low)  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a16bb34f96b3728bb5617492132b4b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a77a16bb34f96b3728bb5617492132b4b">DB4RL</a></td></tr>
<tr class="memdesc:a77a16bb34f96b3728bb5617492132b4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 4 (ADC1_DB4RL)  <a href="#a77a16bb34f96b3728bb5617492132b4b">More...</a><br /></td></tr>
<tr class="separator:a77a16bb34f96b3728bb5617492132b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3451c2d02f2e8f1fa30e629b356dff26"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 2</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 5 value [9:8].  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3451c2d02f2e8f1fa30e629b356dff26"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a3451c2d02f2e8f1fa30e629b356dff26">DB5RH</a></td></tr>
<tr class="memdesc:a3451c2d02f2e8f1fa30e629b356dff26"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 5 (ADC1_DB5RH)  <a href="#a3451c2d02f2e8f1fa30e629b356dff26">More...</a><br /></td></tr>
<tr class="separator:a3451c2d02f2e8f1fa30e629b356dff26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b8b29a2b011ce33170f50d7caffcff"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 8</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 5 value (low)  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b8b29a2b011ce33170f50d7caffcff"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a22b8b29a2b011ce33170f50d7caffcff">DB5RL</a></td></tr>
<tr class="memdesc:a22b8b29a2b011ce33170f50d7caffcff"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 5 (ADC1_DB5RL)  <a href="#a22b8b29a2b011ce33170f50d7caffcff">More...</a><br /></td></tr>
<tr class="separator:a22b8b29a2b011ce33170f50d7caffcff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae343156d04bbeb0c22fb8ccbd941f386"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 2</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 6 value [9:8].  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae343156d04bbeb0c22fb8ccbd941f386"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#ae343156d04bbeb0c22fb8ccbd941f386">DB6RH</a></td></tr>
<tr class="memdesc:ae343156d04bbeb0c22fb8ccbd941f386"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 6 (ADC1_DB6RH)  <a href="#ae343156d04bbeb0c22fb8ccbd941f386">More...</a><br /></td></tr>
<tr class="separator:ae343156d04bbeb0c22fb8ccbd941f386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25aaa2f6864b3f10d8a35d4b49556a13"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 8</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 6 value (low)  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25aaa2f6864b3f10d8a35d4b49556a13"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a25aaa2f6864b3f10d8a35d4b49556a13">DB6RL</a></td></tr>
<tr class="memdesc:a25aaa2f6864b3f10d8a35d4b49556a13"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 6 (ADC1_DB6RL)  <a href="#a25aaa2f6864b3f10d8a35d4b49556a13">More...</a><br /></td></tr>
<tr class="separator:a25aaa2f6864b3f10d8a35d4b49556a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555114e9c1491d5a8b73889bf0f6890c"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 2</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 7 value [9:8].  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555114e9c1491d5a8b73889bf0f6890c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a555114e9c1491d5a8b73889bf0f6890c">DB7RH</a></td></tr>
<tr class="memdesc:a555114e9c1491d5a8b73889bf0f6890c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 7 (ADC1_DB7RH)  <a href="#a555114e9c1491d5a8b73889bf0f6890c">More...</a><br /></td></tr>
<tr class="separator:a555114e9c1491d5a8b73889bf0f6890c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d8e16e6bdf8f8225d15baf7e76dfab"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 8</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 7 value (low)  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d8e16e6bdf8f8225d15baf7e76dfab"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a43d8e16e6bdf8f8225d15baf7e76dfab">DB7RL</a></td></tr>
<tr class="memdesc:a43d8e16e6bdf8f8225d15baf7e76dfab"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 7 (ADC1_DB7RL)  <a href="#a43d8e16e6bdf8f8225d15baf7e76dfab">More...</a><br /></td></tr>
<tr class="separator:a43d8e16e6bdf8f8225d15baf7e76dfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b3946714d02299f617f646b11a769b"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 2</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 8 value [9:8].  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b3946714d02299f617f646b11a769b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a46b3946714d02299f617f646b11a769b">DB8RH</a></td></tr>
<tr class="memdesc:a46b3946714d02299f617f646b11a769b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 8 (ADC1_DB8RH)  <a href="#a46b3946714d02299f617f646b11a769b">More...</a><br /></td></tr>
<tr class="separator:a46b3946714d02299f617f646b11a769b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b481e0e9e2e0942f0abd9498985ba18"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 8</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 8 value (low)  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b481e0e9e2e0942f0abd9498985ba18"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a7b481e0e9e2e0942f0abd9498985ba18">DB8RL</a></td></tr>
<tr class="memdesc:a7b481e0e9e2e0942f0abd9498985ba18"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 8 (ADC1_DB8RL)  <a href="#a7b481e0e9e2e0942f0abd9498985ba18">More...</a><br /></td></tr>
<tr class="separator:a7b481e0e9e2e0942f0abd9498985ba18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c13e997a8f1d6fd64e14e5ff866077"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 2</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 9 value [9:8].  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c13e997a8f1d6fd64e14e5ff866077"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#ac0c13e997a8f1d6fd64e14e5ff866077">DB9RH</a></td></tr>
<tr class="memdesc:ac0c13e997a8f1d6fd64e14e5ff866077"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 9 (ADC1_DB9RH)  <a href="#ac0c13e997a8f1d6fd64e14e5ff866077">More...</a><br /></td></tr>
<tr class="separator:ac0c13e997a8f1d6fd64e14e5ff866077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af617121fa5e53f2102c522f307670e1c"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 8</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer 9 value (low)  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af617121fa5e53f2102c522f307670e1c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#af617121fa5e53f2102c522f307670e1c">DB9RL</a></td></tr>
<tr class="memdesc:af617121fa5e53f2102c522f307670e1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 9 (ADC1_DB8RL)  <a href="#af617121fa5e53f2102c522f307670e1c">More...</a><br /></td></tr>
<tr class="separator:af617121fa5e53f2102c522f307670e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e62eedeb9b9634aec8379b3dd103c6"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a82e62eedeb9b9634aec8379b3dd103c6">res</a> [12]</td></tr>
<tr class="memdesc:a82e62eedeb9b9634aec8379b3dd103c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register (12B)  <a href="#a82e62eedeb9b9634aec8379b3dd103c6">More...</a><br /></td></tr>
<tr class="separator:a82e62eedeb9b9634aec8379b3dd103c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c3e332d516089cc9bb746a25c3ef75e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a275391d9ca1340ee7551a1b86d736007"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a275391d9ca1340ee7551a1b86d736007">CH</a>: 4</td></tr>
<tr class="memdesc:a275391d9ca1340ee7551a1b86d736007"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel selection bits.  <a href="#a275391d9ca1340ee7551a1b86d736007">More...</a><br /></td></tr>
<tr class="separator:a275391d9ca1340ee7551a1b86d736007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88d650058a7f75343ee523e45f88f9ed"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a88d650058a7f75343ee523e45f88f9ed">AWDIE</a>: 1</td></tr>
<tr class="memdesc:a88d650058a7f75343ee523e45f88f9ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog watchdog interrupt enable.  <a href="#a88d650058a7f75343ee523e45f88f9ed">More...</a><br /></td></tr>
<tr class="separator:a88d650058a7f75343ee523e45f88f9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d0e5b84d078c67b9420dea0fa87d0f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#ae4d0e5b84d078c67b9420dea0fa87d0f">EOCIE</a>: 1</td></tr>
<tr class="memdesc:ae4d0e5b84d078c67b9420dea0fa87d0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable for EOC.  <a href="#ae4d0e5b84d078c67b9420dea0fa87d0f">More...</a><br /></td></tr>
<tr class="separator:ae4d0e5b84d078c67b9420dea0fa87d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff8c39296cad989cccfbcff00226d2b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aeff8c39296cad989cccfbcff00226d2b">AWD</a>: 1</td></tr>
<tr class="memdesc:aeff8c39296cad989cccfbcff00226d2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Watchdog flag.  <a href="#aeff8c39296cad989cccfbcff00226d2b">More...</a><br /></td></tr>
<tr class="separator:aeff8c39296cad989cccfbcff00226d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6421d880024b018cb83cf7a31b7b0b3e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6421d880024b018cb83cf7a31b7b0b3e">EOC</a>: 1</td></tr>
<tr class="memdesc:a6421d880024b018cb83cf7a31b7b0b3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion.  <a href="#a6421d880024b018cb83cf7a31b7b0b3e">More...</a><br /></td></tr>
<tr class="separator:a6421d880024b018cb83cf7a31b7b0b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c3e332d516089cc9bb746a25c3ef75e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a8c3e332d516089cc9bb746a25c3ef75e">CSR</a></td></tr>
<tr class="memdesc:a8c3e332d516089cc9bb746a25c3ef75e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 control/status register (ADC1_CSR)  <a href="#a8c3e332d516089cc9bb746a25c3ef75e">More...</a><br /></td></tr>
<tr class="separator:a8c3e332d516089cc9bb746a25c3ef75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bdd1925712dacea1b45d62525d53772"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8083eff4e7d1913d888654545ced6e1f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a8083eff4e7d1913d888654545ced6e1f">ADON</a>: 1</td></tr>
<tr class="memdesc:a8083eff4e7d1913d888654545ced6e1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">A/D Converter on/off.  <a href="#a8083eff4e7d1913d888654545ced6e1f">More...</a><br /></td></tr>
<tr class="separator:a8083eff4e7d1913d888654545ced6e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801659a9486d42b8ad8d96e3c5413da5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a801659a9486d42b8ad8d96e3c5413da5">CONT</a>: 1</td></tr>
<tr class="memdesc:a801659a9486d42b8ad8d96e3c5413da5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Continuous conversion.  <a href="#a801659a9486d42b8ad8d96e3c5413da5">More...</a><br /></td></tr>
<tr class="separator:a801659a9486d42b8ad8d96e3c5413da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 2</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace7e67d79205b37f1fbc07af9bbab0dd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#ace7e67d79205b37f1fbc07af9bbab0dd">SPSEL</a>: 3</td></tr>
<tr class="memdesc:ace7e67d79205b37f1fbc07af9bbab0dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock prescaler selection.  <a href="#ace7e67d79205b37f1fbc07af9bbab0dd">More...</a><br /></td></tr>
<tr class="separator:ace7e67d79205b37f1fbc07af9bbab0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 1</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bdd1925712dacea1b45d62525d53772"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a0bdd1925712dacea1b45d62525d53772">CR1</a></td></tr>
<tr class="memdesc:a0bdd1925712dacea1b45d62525d53772"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Configuration Register 1 (ADC1_CR1)  <a href="#a0bdd1925712dacea1b45d62525d53772">More...</a><br /></td></tr>
<tr class="separator:a0bdd1925712dacea1b45d62525d53772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a183231f8d4b8f9ab0a966cf38efc3b1f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 1</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a65de7330fb15f05bf752272c31d5f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a49a65de7330fb15f05bf752272c31d5f">SCAN</a>: 1</td></tr>
<tr class="memdesc:a49a65de7330fb15f05bf752272c31d5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scan mode enable.  <a href="#a49a65de7330fb15f05bf752272c31d5f">More...</a><br /></td></tr>
<tr class="separator:a49a65de7330fb15f05bf752272c31d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd889df1eefe254a8a6288898cf36c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aadd889df1eefe254a8a6288898cf36c5">__pad1__</a>: 1</td></tr>
<tr class="separator:aadd889df1eefe254a8a6288898cf36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61c1f0c61a9bf9dd18d4f6fde1bc0473"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a61c1f0c61a9bf9dd18d4f6fde1bc0473">ALIGN</a>: 1</td></tr>
<tr class="memdesc:a61c1f0c61a9bf9dd18d4f6fde1bc0473"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data alignment.  <a href="#a61c1f0c61a9bf9dd18d4f6fde1bc0473">More...</a><br /></td></tr>
<tr class="separator:a61c1f0c61a9bf9dd18d4f6fde1bc0473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab92e1ef686ca9207baf8a39cbad47e1e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#ab92e1ef686ca9207baf8a39cbad47e1e">EXTSEL</a>: 2</td></tr>
<tr class="memdesc:ab92e1ef686ca9207baf8a39cbad47e1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">External event selection.  <a href="#ab92e1ef686ca9207baf8a39cbad47e1e">More...</a><br /></td></tr>
<tr class="separator:ab92e1ef686ca9207baf8a39cbad47e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a2fe9dbe6e898b7af4fd53d686736c3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a3a2fe9dbe6e898b7af4fd53d686736c3">EXTTRIG</a>: 1</td></tr>
<tr class="memdesc:a3a2fe9dbe6e898b7af4fd53d686736c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">External trigger enable.  <a href="#a3a2fe9dbe6e898b7af4fd53d686736c3">More...</a><br /></td></tr>
<tr class="separator:a3a2fe9dbe6e898b7af4fd53d686736c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c954ad4edcb6c76fefdb8e4e465053"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#ae9c954ad4edcb6c76fefdb8e4e465053">__pad2__</a>: 1</td></tr>
<tr class="separator:ae9c954ad4edcb6c76fefdb8e4e465053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a183231f8d4b8f9ab0a966cf38efc3b1f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a183231f8d4b8f9ab0a966cf38efc3b1f">CR2</a></td></tr>
<tr class="memdesc:a183231f8d4b8f9ab0a966cf38efc3b1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Configuration Register 2 (ADC1_CR2)  <a href="#a183231f8d4b8f9ab0a966cf38efc3b1f">More...</a><br /></td></tr>
<tr class="separator:a183231f8d4b8f9ab0a966cf38efc3b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a306b31dd4749204b3c3704efe16f29e5"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f287c4bbe84b00de24450c01194209a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a3f287c4bbe84b00de24450c01194209a">OVR</a>: 1</td></tr>
<tr class="memdesc:a3f287c4bbe84b00de24450c01194209a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun flag.  <a href="#a3f287c4bbe84b00de24450c01194209a">More...</a><br /></td></tr>
<tr class="separator:a3f287c4bbe84b00de24450c01194209a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafccaaaa3ca55f1d6a5ce30d628d6d11"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aafccaaaa3ca55f1d6a5ce30d628d6d11">DBUF</a>: 1</td></tr>
<tr class="memdesc:aafccaaaa3ca55f1d6a5ce30d628d6d11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data buffer enable.  <a href="#aafccaaaa3ca55f1d6a5ce30d628d6d11">More...</a><br /></td></tr>
<tr class="separator:aafccaaaa3ca55f1d6a5ce30d628d6d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a306b31dd4749204b3c3704efe16f29e5"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a306b31dd4749204b3c3704efe16f29e5">CR3</a></td></tr>
<tr class="memdesc:a306b31dd4749204b3c3704efe16f29e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Configuration Register 3 (ADC1_CR3)  <a href="#a306b31dd4749204b3c3704efe16f29e5">More...</a><br /></td></tr>
<tr class="separator:a306b31dd4749204b3c3704efe16f29e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f4ebe71c9f0a3206cbd2f035a7b798a"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 2</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data value [9:8].  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f4ebe71c9f0a3206cbd2f035a7b798a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a9f4ebe71c9f0a3206cbd2f035a7b798a">DRH</a></td></tr>
<tr class="memdesc:a9f4ebe71c9f0a3206cbd2f035a7b798a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 (unbuffered) 10-bit measurement result (ADC1_DRH)  <a href="#a9f4ebe71c9f0a3206cbd2f035a7b798a">More...</a><br /></td></tr>
<tr class="separator:a9f4ebe71c9f0a3206cbd2f035a7b798a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24bd91dc50c682bc843d65e8e60d42c3"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa1540778747ca502b4a8381f9db2bb9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>: 8</td></tr>
<tr class="memdesc:aa1540778747ca502b4a8381f9db2bb9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data value [7:0].  <a href="#aa1540778747ca502b4a8381f9db2bb9e">More...</a><br /></td></tr>
<tr class="separator:aa1540778747ca502b4a8381f9db2bb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24bd91dc50c682bc843d65e8e60d42c3"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a24bd91dc50c682bc843d65e8e60d42c3">DRL</a></td></tr>
<tr class="memdesc:a24bd91dc50c682bc843d65e8e60d42c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 (unbuffered) 10-bit measurement result (ADC1_DRL)  <a href="#a24bd91dc50c682bc843d65e8e60d42c3">More...</a><br /></td></tr>
<tr class="separator:a24bd91dc50c682bc843d65e8e60d42c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0a9fac7f8eebc6ca87d6eb8f968f7dc"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:afe76f2a489c37033666ad09b0da93308"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#afe76f2a489c37033666ad09b0da93308">TDH</a>: 8</td></tr>
<tr class="memdesc:afe76f2a489c37033666ad09b0da93308"><td class="mdescLeft">&#160;</td><td class="mdescRight">Schmitt trigger disable [15:8].  <a href="#afe76f2a489c37033666ad09b0da93308">More...</a><br /></td></tr>
<tr class="separator:afe76f2a489c37033666ad09b0da93308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0a9fac7f8eebc6ca87d6eb8f968f7dc"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#ad0a9fac7f8eebc6ca87d6eb8f968f7dc">TDRH</a></td></tr>
<tr class="memdesc:ad0a9fac7f8eebc6ca87d6eb8f968f7dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Schmitt trigger disable register (ADC1_TDRH)  <a href="#ad0a9fac7f8eebc6ca87d6eb8f968f7dc">More...</a><br /></td></tr>
<tr class="separator:ad0a9fac7f8eebc6ca87d6eb8f968f7dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f0febe3266a6202286e75024d1d4dba"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af42c85af1ad13b5a2f10b24d41eba9a7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#af42c85af1ad13b5a2f10b24d41eba9a7">TDL</a>: 8</td></tr>
<tr class="memdesc:af42c85af1ad13b5a2f10b24d41eba9a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Schmitt trigger disable [7:0].  <a href="#af42c85af1ad13b5a2f10b24d41eba9a7">More...</a><br /></td></tr>
<tr class="separator:af42c85af1ad13b5a2f10b24d41eba9a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f0febe3266a6202286e75024d1d4dba"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a5f0febe3266a6202286e75024d1d4dba">TDRL</a></td></tr>
<tr class="memdesc:a5f0febe3266a6202286e75024d1d4dba"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Schmitt trigger disable register (ADC1_TDRL)  <a href="#a5f0febe3266a6202286e75024d1d4dba">More...</a><br /></td></tr>
<tr class="separator:a5f0febe3266a6202286e75024d1d4dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7999d70c39ba05acba602805886313b4"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8613f83f8a60464f957fe8db1fb82233"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a8613f83f8a60464f957fe8db1fb82233">HT</a>: 8</td></tr>
<tr class="memdesc:a8613f83f8a60464f957fe8db1fb82233"><td class="mdescLeft">&#160;</td><td class="mdescRight">watchdog high threshold [9:2]  <a href="#a8613f83f8a60464f957fe8db1fb82233">More...</a><br /></td></tr>
<tr class="separator:a8613f83f8a60464f957fe8db1fb82233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7999d70c39ba05acba602805886313b4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a7999d70c39ba05acba602805886313b4">HTRH</a></td></tr>
<tr class="memdesc:a7999d70c39ba05acba602805886313b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog high threshold register (ADC1_HTRH)  <a href="#a7999d70c39ba05acba602805886313b4">More...</a><br /></td></tr>
<tr class="separator:a7999d70c39ba05acba602805886313b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a73ac507e1a46ec6d6e3d224d4ef09"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8613f83f8a60464f957fe8db1fb82233"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a8613f83f8a60464f957fe8db1fb82233">HT</a>: 2</td></tr>
<tr class="memdesc:a8613f83f8a60464f957fe8db1fb82233"><td class="mdescLeft">&#160;</td><td class="mdescRight">watchdog high threshold [1:0]  <a href="#a8613f83f8a60464f957fe8db1fb82233">More...</a><br /></td></tr>
<tr class="separator:a8613f83f8a60464f957fe8db1fb82233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a73ac507e1a46ec6d6e3d224d4ef09"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#aa2a73ac507e1a46ec6d6e3d224d4ef09">HTRL</a></td></tr>
<tr class="memdesc:aa2a73ac507e1a46ec6d6e3d224d4ef09"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog high threshold register (ADC1_HTRL)  <a href="#aa2a73ac507e1a46ec6d6e3d224d4ef09">More...</a><br /></td></tr>
<tr class="separator:aa2a73ac507e1a46ec6d6e3d224d4ef09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2937fdb456a1d80ec1db7f70f724d0ca"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a1036a165d530b27da33c08107052cb87"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a1036a165d530b27da33c08107052cb87">LT</a>: 8</td></tr>
<tr class="memdesc:a1036a165d530b27da33c08107052cb87"><td class="mdescLeft">&#160;</td><td class="mdescRight">watchdog low threshold [9:2]  <a href="#a1036a165d530b27da33c08107052cb87">More...</a><br /></td></tr>
<tr class="separator:a1036a165d530b27da33c08107052cb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2937fdb456a1d80ec1db7f70f724d0ca"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a2937fdb456a1d80ec1db7f70f724d0ca">LTRH</a></td></tr>
<tr class="memdesc:a2937fdb456a1d80ec1db7f70f724d0ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog low threshold register (ADC1_LTRH)  <a href="#a2937fdb456a1d80ec1db7f70f724d0ca">More...</a><br /></td></tr>
<tr class="separator:a2937fdb456a1d80ec1db7f70f724d0ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a125f908ddfd3a487668f9b2814cbef17"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a1036a165d530b27da33c08107052cb87"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a1036a165d530b27da33c08107052cb87">LT</a>: 2</td></tr>
<tr class="memdesc:a1036a165d530b27da33c08107052cb87"><td class="mdescLeft">&#160;</td><td class="mdescRight">watchdog low threshold [1:0]  <a href="#a1036a165d530b27da33c08107052cb87">More...</a><br /></td></tr>
<tr class="separator:a1036a165d530b27da33c08107052cb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a125f908ddfd3a487668f9b2814cbef17"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a125f908ddfd3a487668f9b2814cbef17">LTRL</a></td></tr>
<tr class="memdesc:a125f908ddfd3a487668f9b2814cbef17"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog low threshold register (ADC1_LTRL)  <a href="#a125f908ddfd3a487668f9b2814cbef17">More...</a><br /></td></tr>
<tr class="separator:a125f908ddfd3a487668f9b2814cbef17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15b5422f837c0e547a24086ec002e986"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ab7281fb1eb18fdb72b276cb5120348cd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#ab7281fb1eb18fdb72b276cb5120348cd">AWS</a>: 2</td></tr>
<tr class="memdesc:ab7281fb1eb18fdb72b276cb5120348cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">watchdog status register [9:8]  <a href="#ab7281fb1eb18fdb72b276cb5120348cd">More...</a><br /></td></tr>
<tr class="separator:ab7281fb1eb18fdb72b276cb5120348cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15b5422f837c0e547a24086ec002e986"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a15b5422f837c0e547a24086ec002e986">AWSRH</a></td></tr>
<tr class="memdesc:a15b5422f837c0e547a24086ec002e986"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog status register (ADC1_AWSRH)  <a href="#a15b5422f837c0e547a24086ec002e986">More...</a><br /></td></tr>
<tr class="separator:a15b5422f837c0e547a24086ec002e986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f11dd8726320ab442cee2a10fed48a5"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ab7281fb1eb18fdb72b276cb5120348cd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#ab7281fb1eb18fdb72b276cb5120348cd">AWS</a>: 8</td></tr>
<tr class="memdesc:ab7281fb1eb18fdb72b276cb5120348cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">watchdog status register [7:0]  <a href="#ab7281fb1eb18fdb72b276cb5120348cd">More...</a><br /></td></tr>
<tr class="separator:ab7281fb1eb18fdb72b276cb5120348cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f11dd8726320ab442cee2a10fed48a5"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a3f11dd8726320ab442cee2a10fed48a5">AWSRL</a></td></tr>
<tr class="memdesc:a3f11dd8726320ab442cee2a10fed48a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog status register (ADC1_AWSRL)  <a href="#a3f11dd8726320ab442cee2a10fed48a5">More...</a><br /></td></tr>
<tr class="separator:a3f11dd8726320ab442cee2a10fed48a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55da6d5ca591bd67a06ddf5e434df917"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6172bbd85aaec7b77b1c708022c5eeee"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6172bbd85aaec7b77b1c708022c5eeee">AWEN</a>: 2</td></tr>
<tr class="memdesc:a6172bbd85aaec7b77b1c708022c5eeee"><td class="mdescLeft">&#160;</td><td class="mdescRight">watchdog control register [9:8]  <a href="#a6172bbd85aaec7b77b1c708022c5eeee">More...</a><br /></td></tr>
<tr class="separator:a6172bbd85aaec7b77b1c708022c5eeee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55da6d5ca591bd67a06ddf5e434df917"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a55da6d5ca591bd67a06ddf5e434df917">AWCRH</a></td></tr>
<tr class="memdesc:a55da6d5ca591bd67a06ddf5e434df917"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog control register (ADC1_AWCRH)  <a href="#a55da6d5ca591bd67a06ddf5e434df917">More...</a><br /></td></tr>
<tr class="separator:a55da6d5ca591bd67a06ddf5e434df917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c5a09cf69c5e17264ef90b1f6d592df"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6172bbd85aaec7b77b1c708022c5eeee"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_a_d_c1__t.html#a6172bbd85aaec7b77b1c708022c5eeee">AWEN</a>: 8</td></tr>
<tr class="memdesc:a6172bbd85aaec7b77b1c708022c5eeee"><td class="mdescLeft">&#160;</td><td class="mdescRight">watchdog control register [7:0]  <a href="#a6172bbd85aaec7b77b1c708022c5eeee">More...</a><br /></td></tr>
<tr class="separator:a6172bbd85aaec7b77b1c708022c5eeee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c5a09cf69c5e17264ef90b1f6d592df"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html#a2c5a09cf69c5e17264ef90b1f6d592df">AWCRL</a></td></tr>
<tr class="memdesc:a2c5a09cf69c5e17264ef90b1f6d592df"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog control register (ADC1_AWCRL)  <a href="#a2c5a09cf69c5e17264ef90b1f6d592df">More...</a><br /></td></tr>
<tr class="separator:a2c5a09cf69c5e17264ef90b1f6d592df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>struct containing Analog Digital Converter 1 (ADC1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04539">4539</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a6eee014176c0152c7a8c6bfd4920c77b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eee014176c0152c7a8c6bfd4920c77b">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04544">4544</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aadd889df1eefe254a8a6288898cf36c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd889df1eefe254a8a6288898cf36c5">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04690">4690</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ae9c954ad4edcb6c76fefdb8e4e465053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9c954ad4edcb6c76fefdb8e4e465053">&#9670;&nbsp;</a></span>__pad2__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> __pad2__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04702">4702</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a8083eff4e7d1913d888654545ced6e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8083eff4e7d1913d888654545ced6e1f">&#9670;&nbsp;</a></span>ADON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ADON</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A/D Converter on/off. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04686">4686</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a61c1f0c61a9bf9dd18d4f6fde1bc0473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61c1f0c61a9bf9dd18d4f6fde1bc0473">&#9670;&nbsp;</a></span>ALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ALIGN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data alignment. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04699">4699</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a55da6d5ca591bd67a06ddf5e434df917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55da6d5ca591bd67a06ddf5e434df917">&#9670;&nbsp;</a></span>AWCRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   AWCRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 watchdog control register (ADC1_AWCRH) </p>

</div>
</div>
<a id="a2c5a09cf69c5e17264ef90b1f6d592df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c5a09cf69c5e17264ef90b1f6d592df">&#9670;&nbsp;</a></span>AWCRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   AWCRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 watchdog control register (ADC1_AWCRL) </p>

</div>
</div>
<a id="aeff8c39296cad989cccfbcff00226d2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeff8c39296cad989cccfbcff00226d2b">&#9670;&nbsp;</a></span>AWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> AWD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog Watchdog flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04679">4679</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a88d650058a7f75343ee523e45f88f9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88d650058a7f75343ee523e45f88f9ed">&#9670;&nbsp;</a></span>AWDIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> AWDIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog watchdog interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04677">4677</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a6172bbd85aaec7b77b1c708022c5eeee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6172bbd85aaec7b77b1c708022c5eeee">&#9670;&nbsp;</a></span>AWEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> AWEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>watchdog control register [9:8] </p>
<p>watchdog control register [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04781">4781</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ab7281fb1eb18fdb72b276cb5120348cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7281fb1eb18fdb72b276cb5120348cd">&#9670;&nbsp;</a></span>AWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> AWS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>watchdog status register [9:8] </p>
<p>watchdog status register [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04768">4768</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a15b5422f837c0e547a24086ec002e986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15b5422f837c0e547a24086ec002e986">&#9670;&nbsp;</a></span>AWSRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   AWSRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 watchdog status register (ADC1_AWSRH) </p>

</div>
</div>
<a id="a3f11dd8726320ab442cee2a10fed48a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f11dd8726320ab442cee2a10fed48a5">&#9670;&nbsp;</a></span>AWSRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   AWSRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 watchdog status register (ADC1_AWSRL) </p>

</div>
</div>
<a id="a275391d9ca1340ee7551a1b86d736007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a275391d9ca1340ee7551a1b86d736007">&#9670;&nbsp;</a></span>CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel selection bits. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04676">4676</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a801659a9486d42b8ad8d96e3c5413da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a801659a9486d42b8ad8d96e3c5413da5">&#9670;&nbsp;</a></span>CONT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CONT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Continuous conversion. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04687">4687</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a0bdd1925712dacea1b45d62525d53772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bdd1925712dacea1b45d62525d53772">&#9670;&nbsp;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 Configuration Register 1 (ADC1_CR1) </p>

</div>
</div>
<a id="a183231f8d4b8f9ab0a966cf38efc3b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a183231f8d4b8f9ab0a966cf38efc3b1f">&#9670;&nbsp;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 Configuration Register 2 (ADC1_CR2) </p>

</div>
</div>
<a id="a306b31dd4749204b3c3704efe16f29e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a306b31dd4749204b3c3704efe16f29e5">&#9670;&nbsp;</a></span>CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 Configuration Register 3 (ADC1_CR3) </p>

</div>
</div>
<a id="a8c3e332d516089cc9bb746a25c3ef75e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c3e332d516089cc9bb746a25c3ef75e">&#9670;&nbsp;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 control/status register (ADC1_CSR) </p>

</div>
</div>
<a id="aa1540778747ca502b4a8381f9db2bb9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1540778747ca502b4a8381f9db2bb9e">&#9670;&nbsp;</a></span>DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data buffer 0 value [9:8]. </p>
<p>Data value [7:0].</p>
<p>Data value [9:8].</p>
<p>Data buffer 9 value (low)</p>
<p>Data buffer 9 value [9:8].</p>
<p>Data buffer 8 value (low)</p>
<p>Data buffer 8 value [9:8].</p>
<p>Data buffer 7 value (low)</p>
<p>Data buffer 7 value [9:8].</p>
<p>Data buffer 6 value (low)</p>
<p>Data buffer 6 value [9:8].</p>
<p>Data buffer 5 value (low)</p>
<p>Data buffer 5 value [9:8].</p>
<p>Data buffer 4 value (low)</p>
<p>Data buffer 4 value [9:8].</p>
<p>Data buffer 3 value (low)</p>
<p>Data buffer 3 value [9:8].</p>
<p>Data buffer 2 value (low)</p>
<p>Data buffer 2 value [9:8].</p>
<p>Data buffer 1 value (low)</p>
<p>Data buffer 1 value [9:8].</p>
<p>Data buffer 0 value (low) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04543">4543</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a189f188cd4b903bf0be4e3961227558e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a189f188cd4b903bf0be4e3961227558e">&#9670;&nbsp;</a></span>DB0RH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB0RH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 0 (ADC1_DB0RH) </p>

</div>
</div>
<a id="a972ff8251cdc35f2a75f01c9a94d92d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a972ff8251cdc35f2a75f01c9a94d92d2">&#9670;&nbsp;</a></span>DB0RL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB0RL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 0 (ADC1_DB0RL) </p>

</div>
</div>
<a id="a68b048c7d37ef5be8fd000ce2e775387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68b048c7d37ef5be8fd000ce2e775387">&#9670;&nbsp;</a></span>DB1RH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB1RH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 1 (ADC1_DB1RH) </p>

</div>
</div>
<a id="a7ee7b6d180af714c0a3a8650332bbff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ee7b6d180af714c0a3a8650332bbff2">&#9670;&nbsp;</a></span>DB1RL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB1RL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 1 (ADC1_DB1RL) </p>

</div>
</div>
<a id="afbc2cb41d5aa3aa39d5ada7bcb2776ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbc2cb41d5aa3aa39d5ada7bcb2776ef">&#9670;&nbsp;</a></span>DB2RH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB2RH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 2 (ADC1_DB2RH) </p>

</div>
</div>
<a id="a302e54e410979a6219c3e1cd2cab393e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a302e54e410979a6219c3e1cd2cab393e">&#9670;&nbsp;</a></span>DB2RL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB2RL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 2 (ADC1_DB2RL) </p>

</div>
</div>
<a id="a87e231a406fae80634cf1a81f992ba06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87e231a406fae80634cf1a81f992ba06">&#9670;&nbsp;</a></span>DB3RH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB3RH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 3 (ADC1_DB3RH) </p>

</div>
</div>
<a id="ade1a14dad8688824eb5ec09feaf58e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade1a14dad8688824eb5ec09feaf58e5f">&#9670;&nbsp;</a></span>DB3RL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB3RL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 3 (ADC1_DB3RL) </p>

</div>
</div>
<a id="a1279f40196b236b756fab0360a7ba1de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1279f40196b236b756fab0360a7ba1de">&#9670;&nbsp;</a></span>DB4RH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB4RH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 4 (ADC1_DB4RH) </p>

</div>
</div>
<a id="a77a16bb34f96b3728bb5617492132b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77a16bb34f96b3728bb5617492132b4b">&#9670;&nbsp;</a></span>DB4RL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB4RL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 4 (ADC1_DB4RL) </p>

</div>
</div>
<a id="a3451c2d02f2e8f1fa30e629b356dff26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3451c2d02f2e8f1fa30e629b356dff26">&#9670;&nbsp;</a></span>DB5RH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB5RH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 5 (ADC1_DB5RH) </p>

</div>
</div>
<a id="a22b8b29a2b011ce33170f50d7caffcff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22b8b29a2b011ce33170f50d7caffcff">&#9670;&nbsp;</a></span>DB5RL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB5RL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 5 (ADC1_DB5RL) </p>

</div>
</div>
<a id="ae343156d04bbeb0c22fb8ccbd941f386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae343156d04bbeb0c22fb8ccbd941f386">&#9670;&nbsp;</a></span>DB6RH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB6RH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 6 (ADC1_DB6RH) </p>

</div>
</div>
<a id="a25aaa2f6864b3f10d8a35d4b49556a13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25aaa2f6864b3f10d8a35d4b49556a13">&#9670;&nbsp;</a></span>DB6RL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB6RL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 6 (ADC1_DB6RL) </p>

</div>
</div>
<a id="a555114e9c1491d5a8b73889bf0f6890c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a555114e9c1491d5a8b73889bf0f6890c">&#9670;&nbsp;</a></span>DB7RH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB7RH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 7 (ADC1_DB7RH) </p>

</div>
</div>
<a id="a43d8e16e6bdf8f8225d15baf7e76dfab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43d8e16e6bdf8f8225d15baf7e76dfab">&#9670;&nbsp;</a></span>DB7RL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB7RL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 7 (ADC1_DB7RL) </p>

</div>
</div>
<a id="a46b3946714d02299f617f646b11a769b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b3946714d02299f617f646b11a769b">&#9670;&nbsp;</a></span>DB8RH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB8RH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 8 (ADC1_DB8RH) </p>

</div>
</div>
<a id="a7b481e0e9e2e0942f0abd9498985ba18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b481e0e9e2e0942f0abd9498985ba18">&#9670;&nbsp;</a></span>DB8RL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB8RL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 8 (ADC1_DB8RL) </p>

</div>
</div>
<a id="ac0c13e997a8f1d6fd64e14e5ff866077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0c13e997a8f1d6fd64e14e5ff866077">&#9670;&nbsp;</a></span>DB9RH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB9RH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 9 (ADC1_DB9RH) </p>

</div>
</div>
<a id="af617121fa5e53f2102c522f307670e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af617121fa5e53f2102c522f307670e1c">&#9670;&nbsp;</a></span>DB9RL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DB9RL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 10-bit Data Buffer Register 9 (ADC1_DB8RL) </p>

</div>
</div>
<a id="aafccaaaa3ca55f1d6a5ce30d628d6d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafccaaaa3ca55f1d6a5ce30d628d6d11">&#9670;&nbsp;</a></span>DBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DBUF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data buffer enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04710">4710</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a9f4ebe71c9f0a3206cbd2f035a7b798a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f4ebe71c9f0a3206cbd2f035a7b798a">&#9670;&nbsp;</a></span>DRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 (unbuffered) 10-bit measurement result (ADC1_DRH) </p>

</div>
</div>
<a id="a24bd91dc50c682bc843d65e8e60d42c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24bd91dc50c682bc843d65e8e60d42c3">&#9670;&nbsp;</a></span>DRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 (unbuffered) 10-bit measurement result (ADC1_DRL) </p>

</div>
</div>
<a id="a6421d880024b018cb83cf7a31b7b0b3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6421d880024b018cb83cf7a31b7b0b3e">&#9670;&nbsp;</a></span>EOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> EOC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>End of conversion. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04680">4680</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ae4d0e5b84d078c67b9420dea0fa87d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4d0e5b84d078c67b9420dea0fa87d0f">&#9670;&nbsp;</a></span>EOCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> EOCIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt enable for EOC. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04678">4678</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ab92e1ef686ca9207baf8a39cbad47e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab92e1ef686ca9207baf8a39cbad47e1e">&#9670;&nbsp;</a></span>EXTSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> EXTSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External event selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04700">4700</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a3a2fe9dbe6e898b7af4fd53d686736c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a2fe9dbe6e898b7af4fd53d686736c3">&#9670;&nbsp;</a></span>EXTTRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> EXTTRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External trigger enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04701">4701</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a8613f83f8a60464f957fe8db1fb82233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8613f83f8a60464f957fe8db1fb82233">&#9670;&nbsp;</a></span>HT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> HT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>watchdog high threshold [9:2] </p>
<p>watchdog high threshold [1:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04741">4741</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a7999d70c39ba05acba602805886313b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7999d70c39ba05acba602805886313b4">&#9670;&nbsp;</a></span>HTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   HTRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 watchdog high threshold register (ADC1_HTRH) </p>

</div>
</div>
<a id="aa2a73ac507e1a46ec6d6e3d224d4ef09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2a73ac507e1a46ec6d6e3d224d4ef09">&#9670;&nbsp;</a></span>HTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   HTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 watchdog high threshold register (ADC1_HTRL) </p>

</div>
</div>
<a id="a1036a165d530b27da33c08107052cb87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1036a165d530b27da33c08107052cb87">&#9670;&nbsp;</a></span>LT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>watchdog low threshold [9:2] </p>
<p>watchdog low threshold [1:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04755">4755</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a2937fdb456a1d80ec1db7f70f724d0ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2937fdb456a1d80ec1db7f70f724d0ca">&#9670;&nbsp;</a></span>LTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   LTRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 watchdog low threshold register (ADC1_LTRH) </p>

</div>
</div>
<a id="a125f908ddfd3a487668f9b2814cbef17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a125f908ddfd3a487668f9b2814cbef17">&#9670;&nbsp;</a></span>LTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   LTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 watchdog low threshold register (ADC1_LTRL) </p>

</div>
</div>
<a id="a3f287c4bbe84b00de24450c01194209a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f287c4bbe84b00de24450c01194209a">&#9670;&nbsp;</a></span>OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OVR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Overrun flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04709">4709</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a82e62eedeb9b9634aec8379b3dd103c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82e62eedeb9b9634aec8379b3dd103c6">&#9670;&nbsp;</a></span>res</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t res[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register (12B) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04671">4671</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a49a65de7330fb15f05bf752272c31d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49a65de7330fb15f05bf752272c31d5f">&#9670;&nbsp;</a></span>SCAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SCAN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Scan mode enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04697">4697</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ace7e67d79205b37f1fbc07af9bbab0dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace7e67d79205b37f1fbc07af9bbab0dd">&#9670;&nbsp;</a></span>SPSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SPSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock prescaler selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04689">4689</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="afe76f2a489c37033666ad09b0da93308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe76f2a489c37033666ad09b0da93308">&#9670;&nbsp;</a></span>TDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TDH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Schmitt trigger disable [15:8]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04729">4729</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af42c85af1ad13b5a2f10b24d41eba9a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af42c85af1ad13b5a2f10b24d41eba9a7">&#9670;&nbsp;</a></span>TDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TDL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Schmitt trigger disable [7:0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04735">4735</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ad0a9fac7f8eebc6ca87d6eb8f968f7dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0a9fac7f8eebc6ca87d6eb8f968f7dc">&#9670;&nbsp;</a></span>TDRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   TDRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 Schmitt trigger disable register (ADC1_TDRH) </p>

</div>
</div>
<a id="a5f0febe3266a6202286e75024d1d4dba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f0febe3266a6202286e75024d1d4dba">&#9670;&nbsp;</a></span>TDRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   TDRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC1 Schmitt trigger disable register (ADC1_TDRL) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/georg/Öffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8af_stm8s/<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
