/* Generated by Yosys 0.8 (git sha1 UNKNOWN, clang 9.0.0 -fPIC -Os) */

module aes_top_fifo(clk, rst, wr, addr, data_in, data_out, ack, stb, xram_data_in, aes_state, aes_addr, aes_len, aes_ctr, aes_key0, aes_step, addr_fifo_out, data_fifo_out, wr_fifo_out);
  wire [15:0] _0000_;
  wire [15:0] _0001_;
  wire [15:0] _0002_;
  wire [15:0] _0003_;
  wire [15:0] _0004_;
  wire [15:0] _0005_;
  wire [15:0] _0006_;
  wire [15:0] _0007_;
  wire [15:0] _0008_;
  wire [15:0] _0009_;
  wire [15:0] _0010_;
  wire [15:0] _0011_;
  wire [15:0] _0012_;
  wire [15:0] _0013_;
  wire [15:0] _0014_;
  wire [15:0] _0015_;
  wire [15:0] _0016_;
  wire [15:0] _0017_;
  wire [15:0] _0018_;
  wire [15:0] _0019_;
  wire [15:0] _0020_;
  wire [15:0] _0021_;
  wire [15:0] _0022_;
  wire [15:0] _0023_;
  wire [15:0] _0024_;
  wire [15:0] _0025_;
  wire [15:0] _0026_;
  wire [15:0] _0027_;
  wire [15:0] _0028_;
  wire [15:0] _0029_;
  wire [15:0] _0030_;
  wire [15:0] _0031_;
  wire [15:0] _0032_;
  wire [15:0] _0033_;
  wire [15:0] _0034_;
  wire [15:0] _0035_;
  wire [15:0] _0036_;
  wire [15:0] _0037_;
  wire [15:0] _0038_;
  wire [15:0] _0039_;
  wire [15:0] _0040_;
  wire [15:0] _0041_;
  wire [15:0] _0042_;
  wire [15:0] _0043_;
  wire [15:0] _0044_;
  wire [15:0] _0045_;
  wire [15:0] _0046_;
  wire [15:0] _0047_;
  wire [15:0] _0048_;
  wire [15:0] _0049_;
  wire [15:0] _0050_;
  wire [15:0] _0051_;
  wire [15:0] _0052_;
  wire [15:0] _0053_;
  wire [15:0] _0054_;
  wire [15:0] _0055_;
  wire [15:0] _0056_;
  wire [15:0] _0057_;
  wire [15:0] _0058_;
  wire [15:0] _0059_;
  wire [15:0] _0060_;
  wire [15:0] _0061_;
  wire [15:0] _0062_;
  wire [15:0] _0063_;
  wire [15:0] _0064_;
  wire [15:0] _0065_;
  wire [15:0] _0066_;
  wire [15:0] _0067_;
  wire [15:0] _0068_;
  wire [15:0] _0069_;
  wire [15:0] _0070_;
  wire [15:0] _0071_;
  wire [15:0] _0072_;
  wire [15:0] _0073_;
  wire [15:0] _0074_;
  wire [15:0] _0075_;
  wire [15:0] _0076_;
  wire [15:0] _0077_;
  wire [15:0] _0078_;
  wire [15:0] _0079_;
  wire [15:0] _0080_;
  wire [15:0] _0081_;
  wire [15:0] _0082_;
  wire [15:0] _0083_;
  wire [15:0] _0084_;
  wire [15:0] _0085_;
  wire [15:0] _0086_;
  wire [15:0] _0087_;
  wire [15:0] _0088_;
  wire [15:0] _0089_;
  wire [15:0] _0090_;
  wire [15:0] _0091_;
  wire [15:0] _0092_;
  wire [15:0] _0093_;
  wire [15:0] _0094_;
  wire [15:0] _0095_;
  wire [15:0] _0096_;
  wire [15:0] _0097_;
  wire [15:0] _0098_;
  wire [15:0] _0099_;
  wire [15:0] _0100_;
  wire [15:0] _0101_;
  wire [15:0] _0102_;
  wire [15:0] _0103_;
  wire [15:0] _0104_;
  wire [15:0] _0105_;
  wire [15:0] _0106_;
  wire [15:0] _0107_;
  wire [15:0] _0108_;
  wire [15:0] _0109_;
  wire [15:0] _0110_;
  wire [15:0] _0111_;
  wire [15:0] _0112_;
  wire [15:0] _0113_;
  wire [15:0] _0114_;
  wire [15:0] _0115_;
  wire [15:0] _0116_;
  wire [15:0] _0117_;
  wire [15:0] _0118_;
  wire [15:0] _0119_;
  wire [15:0] _0120_;
  wire [15:0] _0121_;
  wire [15:0] _0122_;
  wire [15:0] _0123_;
  wire [15:0] _0124_;
  wire [15:0] _0125_;
  wire [15:0] _0126_;
  wire [15:0] _0127_;
  wire [15:0] _0128_;
  wire [15:0] _0129_;
  wire [15:0] _0130_;
  wire [15:0] _0131_;
  wire [15:0] _0132_;
  wire [15:0] _0133_;
  wire [15:0] _0134_;
  wire [15:0] _0135_;
  wire [15:0] _0136_;
  wire [15:0] _0137_;
  wire [15:0] _0138_;
  wire [15:0] _0139_;
  wire [1:0] _0140_;
  wire [4:0] _0141_;
  wire [15:0] _0142_;
  wire [3:0] _0143_;
  wire [127:0] _0144_;
  wire [127:0] _0145_;
  wire [15:0] _0146_;
  wire [127:0] _0147_;
  wire [15:0] _0148_;
  wire [15:0] _0149_;
  wire [3:0] _0150_;
  wire [15:0] _0151_;
  wire [127:0] _0152_;
  wire [4:0] _0153_;
  wire [31:0] _0154_;
  wire [31:0] _0155_;
  wire [31:0] _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire [7:0] _0196_;
  wire [7:0] _0197_;
  wire [7:0] _0198_;
  wire [7:0] _0199_;
  wire [1:0] _0200_;
  wire [1:0] _0201_;
  wire [1:0] _0202_;
  wire [1:0] _0203_;
  wire [127:0] _0204_;
  wire [4:0] _0205_;
  wire [7:0] _0206_;
  wire [7:0] _0207_;
  wire [7:0] _0208_;
  wire [7:0] _0209_;
  wire [7:0] _0210_;
  wire [7:0] _0211_;
  wire [7:0] _0212_;
  wire [7:0] _0213_;
  wire [7:0] _0214_;
  wire [7:0] _0215_;
  wire [7:0] _0216_;
  wire [7:0] _0217_;
  wire [7:0] _0218_;
  wire [7:0] _0219_;
  wire [127:0] _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire [7:0] _0238_;
  wire [7:0] _0239_;
  wire [7:0] _0240_;
  wire [7:0] _0241_;
  wire [7:0] _0242_;
  wire [7:0] _0243_;
  wire [7:0] _0244_;
  wire [7:0] _0245_;
  wire [7:0] _0246_;
  wire [7:0] _0247_;
  wire [7:0] _0248_;
  wire [7:0] _0249_;
  wire [7:0] _0250_;
  wire [7:0] _0251_;
  wire [127:0] _0252_;
  wire _0253_;
  wire [7:0] _0254_;
  wire [7:0] _0255_;
  wire [7:0] _0256_;
  wire [7:0] _0257_;
  wire [7:0] _0258_;
  wire [7:0] _0259_;
  wire [7:0] _0260_;
  wire [7:0] _0261_;
  wire [7:0] _0262_;
  wire [7:0] _0263_;
  wire [7:0] _0264_;
  wire [7:0] _0265_;
  wire [7:0] _0266_;
  wire [7:0] _0267_;
  wire [15:0] _0268_;
  wire _0269_;
  wire _0270_;
  wire [15:0] _0271_;
  wire _0272_;
  wire [15:0] _0273_;
  wire [15:0] _0274_;
  wire [15:0] _0275_;
  wire [15:0] _0276_;
  wire [15:0] _0277_;
  wire [15:0] _0278_;
  wire [15:0] _0279_;
  wire [15:0] _0280_;
  wire [15:0] _0281_;
  wire [15:0] _0282_;
  wire [15:0] _0283_;
  wire [15:0] _0284_;
  wire [15:0] _0285_;
  wire [15:0] _0286_;
  wire [15:0] _0287_;
  wire [15:0] _0288_;
  wire [15:0] _0289_;
  wire [15:0] _0290_;
  wire [15:0] _0291_;
  wire [15:0] _0292_;
  wire [15:0] _0293_;
  wire [15:0] _0294_;
  wire [15:0] _0295_;
  wire [15:0] _0296_;
  wire [15:0] _0297_;
  wire [15:0] _0298_;
  wire [15:0] _0299_;
  wire [15:0] _0300_;
  wire [15:0] _0301_;
  wire [15:0] _0302_;
  wire [15:0] _0303_;
  wire [15:0] _0304_;
  wire [15:0] _0305_;
  wire [15:0] _0306_;
  wire [15:0] _0307_;
  wire [15:0] _0308_;
  wire [15:0] _0309_;
  wire [15:0] _0310_;
  wire [15:0] _0311_;
  wire [15:0] _0312_;
  wire [15:0] _0313_;
  wire [15:0] _0314_;
  wire [15:0] _0315_;
  wire [15:0] _0316_;
  wire [15:0] _0317_;
  wire [15:0] _0318_;
  wire [15:0] _0319_;
  wire [15:0] _0320_;
  wire [15:0] _0321_;
  wire [15:0] _0322_;
  wire [15:0] _0323_;
  wire [15:0] _0324_;
  wire [15:0] _0325_;
  wire [15:0] _0326_;
  wire [15:0] _0327_;
  wire [15:0] _0328_;
  wire [15:0] _0329_;
  wire [15:0] _0330_;
  wire [15:0] _0331_;
  wire [15:0] _0332_;
  wire [15:0] _0333_;
  wire [15:0] _0334_;
  wire [15:0] _0335_;
  wire [15:0] _0336_;
  wire [15:0] _0337_;
  wire [15:0] _0338_;
  wire [15:0] _0339_;
  wire [15:0] _0340_;
  wire [15:0] _0341_;
  wire [15:0] _0342_;
  wire [7:0] _0343_;
  wire [7:0] _0344_;
  wire [7:0] _0345_;
  wire [7:0] _0346_;
  wire [7:0] _0347_;
  wire [7:0] _0348_;
  wire [7:0] _0349_;
  wire [7:0] _0350_;
  wire [7:0] _0351_;
  wire [7:0] _0352_;
  wire [7:0] _0353_;
  wire [7:0] _0354_;
  wire [7:0] _0355_;
  wire [7:0] _0356_;
  wire [7:0] _0357_;
  wire [7:0] _0358_;
  wire [7:0] _0359_;
  wire [7:0] _0360_;
  wire [7:0] _0361_;
  wire [7:0] _0362_;
  wire [7:0] _0363_;
  wire [7:0] _0364_;
  wire [7:0] _0365_;
  wire [7:0] _0366_;
  wire [7:0] _0367_;
  wire [7:0] _0368_;
  wire [7:0] _0369_;
  wire [7:0] _0370_;
  wire [7:0] _0371_;
  wire [7:0] _0372_;
  wire [7:0] _0373_;
  wire [7:0] _0374_;
  wire [7:0] _0375_;
  wire [7:0] _0376_;
  wire [7:0] _0377_;
  wire [7:0] _0378_;
  wire [7:0] _0379_;
  wire [7:0] _0380_;
  wire [7:0] _0381_;
  wire [7:0] _0382_;
  wire [7:0] _0383_;
  wire [7:0] _0384_;
  wire [7:0] _0385_;
  wire [7:0] _0386_;
  wire [7:0] _0387_;
  wire [7:0] _0388_;
  wire [7:0] _0389_;
  wire [7:0] _0390_;
  wire [7:0] _0391_;
  wire [7:0] _0392_;
  wire [7:0] _0393_;
  wire [7:0] _0394_;
  wire [7:0] _0395_;
  wire [7:0] _0396_;
  wire [7:0] _0397_;
  wire [7:0] _0398_;
  wire [7:0] _0399_;
  wire [7:0] _0400_;
  wire [7:0] _0401_;
  wire [7:0] _0402_;
  wire [7:0] _0403_;
  wire [7:0] _0404_;
  wire [7:0] _0405_;
  wire [7:0] _0406_;
  wire [7:0] _0407_;
  wire [7:0] _0408_;
  wire [7:0] _0409_;
  wire [7:0] _0410_;
  wire [7:0] _0411_;
  wire [7:0] _0412_;
  wire [7:0] _0413_;
  wire [7:0] _0414_;
  wire [7:0] _0415_;
  wire [7:0] _0416_;
  wire [7:0] _0417_;
  wire [7:0] _0418_;
  wire [7:0] _0419_;
  wire [7:0] _0420_;
  wire [7:0] _0421_;
  wire [7:0] _0422_;
  wire [7:0] _0423_;
  wire [7:0] _0424_;
  wire [7:0] _0425_;
  wire [7:0] _0426_;
  wire [7:0] _0427_;
  wire [7:0] _0428_;
  wire [7:0] _0429_;
  wire [7:0] _0430_;
  wire [7:0] _0431_;
  wire [7:0] _0432_;
  wire [7:0] _0433_;
  wire [7:0] _0434_;
  wire [7:0] _0435_;
  wire [7:0] _0436_;
  wire [7:0] _0437_;
  wire [7:0] _0438_;
  wire [7:0] _0439_;
  wire [7:0] _0440_;
  wire [7:0] _0441_;
  wire [7:0] _0442_;
  wire [7:0] _0443_;
  wire [7:0] _0444_;
  wire [7:0] _0445_;
  wire [7:0] _0446_;
  wire [7:0] _0447_;
  wire [7:0] _0448_;
  wire [7:0] _0449_;
  wire [7:0] _0450_;
  wire [7:0] _0451_;
  wire [7:0] _0452_;
  wire [7:0] _0453_;
  wire [7:0] _0454_;
  wire [7:0] _0455_;
  wire [7:0] _0456_;
  wire [7:0] _0457_;
  wire [7:0] _0458_;
  wire [7:0] _0459_;
  wire [7:0] _0460_;
  wire [7:0] _0461_;
  wire [7:0] _0462_;
  wire [7:0] _0463_;
  wire [7:0] _0464_;
  wire [7:0] _0465_;
  wire [7:0] _0466_;
  wire [7:0] _0467_;
  wire [7:0] _0468_;
  wire [7:0] _0469_;
  wire [7:0] _0470_;
  wire [7:0] _0471_;
  wire [7:0] _0472_;
  wire [7:0] _0473_;
  wire [7:0] _0474_;
  wire [7:0] _0475_;
  wire [7:0] _0476_;
  wire [7:0] _0477_;
  wire [7:0] _0478_;
  wire [7:0] _0479_;
  wire [7:0] _0480_;
  wire [7:0] _0481_;
  wire [7:0] _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  output ack;
  input [15:0] addr;
  wire \addr_fifo.ack ;
  wire \addr_fifo.clk ;
  wire [15:0] \addr_fifo.in ;
  wire [15:0] \addr_fifo.out ;
  reg [15:0] \addr_fifo.r0 ;
  reg [15:0] \addr_fifo.r1 ;
  reg [15:0] \addr_fifo.r10 ;
  reg [15:0] \addr_fifo.r11 ;
  reg [15:0] \addr_fifo.r12 ;
  reg [15:0] \addr_fifo.r13 ;
  reg [15:0] \addr_fifo.r14 ;
  reg [15:0] \addr_fifo.r15 ;
  reg [15:0] \addr_fifo.r16 ;
  reg [15:0] \addr_fifo.r17 ;
  reg [15:0] \addr_fifo.r18 ;
  reg [15:0] \addr_fifo.r19 ;
  reg [15:0] \addr_fifo.r2 ;
  reg [15:0] \addr_fifo.r20 ;
  reg [15:0] \addr_fifo.r21 ;
  reg [15:0] \addr_fifo.r22 ;
  reg [15:0] \addr_fifo.r23 ;
  reg [15:0] \addr_fifo.r24 ;
  reg [15:0] \addr_fifo.r25 ;
  reg [15:0] \addr_fifo.r26 ;
  reg [15:0] \addr_fifo.r27 ;
  reg [15:0] \addr_fifo.r28 ;
  reg [15:0] \addr_fifo.r29 ;
  reg [15:0] \addr_fifo.r3 ;
  reg [15:0] \addr_fifo.r30 ;
  reg [15:0] \addr_fifo.r31 ;
  reg [15:0] \addr_fifo.r32 ;
  reg [15:0] \addr_fifo.r33 ;
  reg [15:0] \addr_fifo.r34 ;
  reg [15:0] \addr_fifo.r35 ;
  reg [15:0] \addr_fifo.r36 ;
  reg [15:0] \addr_fifo.r37 ;
  reg [15:0] \addr_fifo.r38 ;
  reg [15:0] \addr_fifo.r39 ;
  reg [15:0] \addr_fifo.r4 ;
  reg [15:0] \addr_fifo.r40 ;
  reg [15:0] \addr_fifo.r41 ;
  reg [15:0] \addr_fifo.r42 ;
  reg [15:0] \addr_fifo.r43 ;
  reg [15:0] \addr_fifo.r44 ;
  reg [15:0] \addr_fifo.r45 ;
  reg [15:0] \addr_fifo.r46 ;
  reg [15:0] \addr_fifo.r47 ;
  reg [15:0] \addr_fifo.r48 ;
  reg [15:0] \addr_fifo.r49 ;
  reg [15:0] \addr_fifo.r5 ;
  reg [15:0] \addr_fifo.r50 ;
  reg [15:0] \addr_fifo.r51 ;
  reg [15:0] \addr_fifo.r52 ;
  reg [15:0] \addr_fifo.r53 ;
  reg [15:0] \addr_fifo.r54 ;
  reg [15:0] \addr_fifo.r55 ;
  reg [15:0] \addr_fifo.r56 ;
  reg [15:0] \addr_fifo.r57 ;
  reg [15:0] \addr_fifo.r58 ;
  reg [15:0] \addr_fifo.r59 ;
  reg [15:0] \addr_fifo.r6 ;
  reg [15:0] \addr_fifo.r60 ;
  reg [15:0] \addr_fifo.r61 ;
  reg [15:0] \addr_fifo.r62 ;
  reg [15:0] \addr_fifo.r63 ;
  reg [15:0] \addr_fifo.r64 ;
  reg [15:0] \addr_fifo.r65 ;
  reg [15:0] \addr_fifo.r66 ;
  reg [15:0] \addr_fifo.r67 ;
  reg [15:0] \addr_fifo.r68 ;
  reg [15:0] \addr_fifo.r69 ;
  reg [15:0] \addr_fifo.r7 ;
  reg [15:0] \addr_fifo.r8 ;
  reg [15:0] \addr_fifo.r9 ;
  wire \addr_fifo.rst ;
  wire \addr_fifo.stb ;
  wire \addr_fifo.wr ;
  output [15:0] addr_fifo_out;
  output [15:0] aes_addr;
  output [127:0] aes_ctr;
  output [127:0] aes_key0;
  output [15:0] aes_len;
  output [1:0] aes_state;
  output aes_step;
  wire \aes_top_0.ack ;
  wire [15:0] \aes_top_0.addr ;
  wire [15:0] \aes_top_0.aes_addr ;
  wire [7:0] \aes_top_0.aes_addr_dataout ;
  wire [127:0] \aes_top_0.aes_ctr ;
  wire [7:0] \aes_top_0.aes_ctr_dataout ;
  wire [127:0] \aes_top_0.aes_curr_key ;
  wire [127:0] \aes_top_0.aes_key0 ;
  wire [7:0] \aes_top_0.aes_key0_dataout ;
  wire [15:0] \aes_top_0.aes_len ;
  wire [7:0] \aes_top_0.aes_len_dataout ;
  wire [127:0] \aes_top_0.aes_out ;
  wire [127:0] \aes_top_0.aes_reg_ctr ;
  wire [3:0] \aes_top_0.aes_reg_ctr_i.addr ;
  wire \aes_top_0.aes_reg_ctr_i.clk ;
  wire [7:0] \aes_top_0.aes_reg_ctr_i.data_in ;
  wire [7:0] \aes_top_0.aes_reg_ctr_i.data_out ;
  wire [7:0] \aes_top_0.aes_reg_ctr_i.data_out_mux ;
  wire \aes_top_0.aes_reg_ctr_i.en ;
  wire [7:0] \aes_top_0.aes_reg_ctr_i.reg0_next ;
  wire [7:0] \aes_top_0.aes_reg_ctr_i.reg10_next ;
  wire [7:0] \aes_top_0.aes_reg_ctr_i.reg11_next ;
  wire [7:0] \aes_top_0.aes_reg_ctr_i.reg12_next ;
  wire [7:0] \aes_top_0.aes_reg_ctr_i.reg13_next ;
  wire [7:0] \aes_top_0.aes_reg_ctr_i.reg14_next ;
  wire [7:0] \aes_top_0.aes_reg_ctr_i.reg15_next ;
  wire [7:0] \aes_top_0.aes_reg_ctr_i.reg1_next ;
  wire [7:0] \aes_top_0.aes_reg_ctr_i.reg2_next ;
  wire [7:0] \aes_top_0.aes_reg_ctr_i.reg3_next ;
  wire [7:0] \aes_top_0.aes_reg_ctr_i.reg4_next ;
  wire [7:0] \aes_top_0.aes_reg_ctr_i.reg5_next ;
  wire [7:0] \aes_top_0.aes_reg_ctr_i.reg6_next ;
  wire [7:0] \aes_top_0.aes_reg_ctr_i.reg7_next ;
  wire [7:0] \aes_top_0.aes_reg_ctr_i.reg8_next ;
  wire [7:0] \aes_top_0.aes_reg_ctr_i.reg9_next ;
  reg [127:0] \aes_top_0.aes_reg_ctr_i.reg_out ;
  wire \aes_top_0.aes_reg_ctr_i.rst ;
  wire \aes_top_0.aes_reg_ctr_i.wr ;
  wire \aes_top_0.aes_reg_ctr_i.wr0 ;
  wire \aes_top_0.aes_reg_ctr_i.wr1 ;
  wire \aes_top_0.aes_reg_ctr_i.wr10 ;
  wire \aes_top_0.aes_reg_ctr_i.wr11 ;
  wire \aes_top_0.aes_reg_ctr_i.wr12 ;
  wire \aes_top_0.aes_reg_ctr_i.wr13 ;
  wire \aes_top_0.aes_reg_ctr_i.wr14 ;
  wire \aes_top_0.aes_reg_ctr_i.wr15 ;
  wire \aes_top_0.aes_reg_ctr_i.wr2 ;
  wire \aes_top_0.aes_reg_ctr_i.wr3 ;
  wire \aes_top_0.aes_reg_ctr_i.wr4 ;
  wire \aes_top_0.aes_reg_ctr_i.wr5 ;
  wire \aes_top_0.aes_reg_ctr_i.wr6 ;
  wire \aes_top_0.aes_reg_ctr_i.wr7 ;
  wire \aes_top_0.aes_reg_ctr_i.wr8 ;
  wire \aes_top_0.aes_reg_ctr_i.wr9 ;
  wire [127:0] \aes_top_0.aes_reg_key0 ;
  wire [3:0] \aes_top_0.aes_reg_key0_i.addr ;
  wire \aes_top_0.aes_reg_key0_i.clk ;
  wire [7:0] \aes_top_0.aes_reg_key0_i.data_in ;
  wire [7:0] \aes_top_0.aes_reg_key0_i.data_out ;
  wire [7:0] \aes_top_0.aes_reg_key0_i.data_out_mux ;
  wire \aes_top_0.aes_reg_key0_i.en ;
  wire [7:0] \aes_top_0.aes_reg_key0_i.reg0_next ;
  wire [7:0] \aes_top_0.aes_reg_key0_i.reg10_next ;
  wire [7:0] \aes_top_0.aes_reg_key0_i.reg11_next ;
  wire [7:0] \aes_top_0.aes_reg_key0_i.reg12_next ;
  wire [7:0] \aes_top_0.aes_reg_key0_i.reg13_next ;
  wire [7:0] \aes_top_0.aes_reg_key0_i.reg14_next ;
  wire [7:0] \aes_top_0.aes_reg_key0_i.reg15_next ;
  wire [7:0] \aes_top_0.aes_reg_key0_i.reg1_next ;
  wire [7:0] \aes_top_0.aes_reg_key0_i.reg2_next ;
  wire [7:0] \aes_top_0.aes_reg_key0_i.reg3_next ;
  wire [7:0] \aes_top_0.aes_reg_key0_i.reg4_next ;
  wire [7:0] \aes_top_0.aes_reg_key0_i.reg5_next ;
  wire [7:0] \aes_top_0.aes_reg_key0_i.reg6_next ;
  wire [7:0] \aes_top_0.aes_reg_key0_i.reg7_next ;
  wire [7:0] \aes_top_0.aes_reg_key0_i.reg8_next ;
  wire [7:0] \aes_top_0.aes_reg_key0_i.reg9_next ;
  reg [127:0] \aes_top_0.aes_reg_key0_i.reg_out ;
  wire \aes_top_0.aes_reg_key0_i.rst ;
  wire \aes_top_0.aes_reg_key0_i.wr ;
  wire \aes_top_0.aes_reg_key0_i.wr0 ;
  wire \aes_top_0.aes_reg_key0_i.wr1 ;
  wire \aes_top_0.aes_reg_key0_i.wr10 ;
  wire \aes_top_0.aes_reg_key0_i.wr11 ;
  wire \aes_top_0.aes_reg_key0_i.wr12 ;
  wire \aes_top_0.aes_reg_key0_i.wr13 ;
  wire \aes_top_0.aes_reg_key0_i.wr14 ;
  wire \aes_top_0.aes_reg_key0_i.wr15 ;
  wire \aes_top_0.aes_reg_key0_i.wr2 ;
  wire \aes_top_0.aes_reg_key0_i.wr3 ;
  wire \aes_top_0.aes_reg_key0_i.wr4 ;
  wire \aes_top_0.aes_reg_key0_i.wr5 ;
  wire \aes_top_0.aes_reg_key0_i.wr6 ;
  wire \aes_top_0.aes_reg_key0_i.wr7 ;
  wire \aes_top_0.aes_reg_key0_i.wr8 ;
  wire \aes_top_0.aes_reg_key0_i.wr9 ;
  wire [15:0] \aes_top_0.aes_reg_opaddr ;
  wire \aes_top_0.aes_reg_opaddr_i.addr ;
  wire \aes_top_0.aes_reg_opaddr_i.clk ;
  wire [7:0] \aes_top_0.aes_reg_opaddr_i.data_in ;
  wire [7:0] \aes_top_0.aes_reg_opaddr_i.data_out ;
  wire [7:0] \aes_top_0.aes_reg_opaddr_i.data_out_mux ;
  wire \aes_top_0.aes_reg_opaddr_i.en ;
  wire [7:0] \aes_top_0.aes_reg_opaddr_i.reg0_next ;
  wire [7:0] \aes_top_0.aes_reg_opaddr_i.reg1_next ;
  reg [15:0] \aes_top_0.aes_reg_opaddr_i.reg_out ;
  wire \aes_top_0.aes_reg_opaddr_i.rst ;
  wire \aes_top_0.aes_reg_opaddr_i.wr ;
  wire \aes_top_0.aes_reg_opaddr_i.wr0 ;
  wire \aes_top_0.aes_reg_opaddr_i.wr1 ;
  wire [15:0] \aes_top_0.aes_reg_oplen ;
  wire \aes_top_0.aes_reg_oplen_i.addr ;
  wire \aes_top_0.aes_reg_oplen_i.clk ;
  wire [7:0] \aes_top_0.aes_reg_oplen_i.data_in ;
  wire [7:0] \aes_top_0.aes_reg_oplen_i.data_out ;
  wire [7:0] \aes_top_0.aes_reg_oplen_i.data_out_mux ;
  wire \aes_top_0.aes_reg_oplen_i.en ;
  wire [7:0] \aes_top_0.aes_reg_oplen_i.reg0_next ;
  wire [7:0] \aes_top_0.aes_reg_oplen_i.reg1_next ;
  reg [15:0] \aes_top_0.aes_reg_oplen_i.reg_out ;
  wire \aes_top_0.aes_reg_oplen_i.rst ;
  wire \aes_top_0.aes_reg_oplen_i.wr ;
  wire \aes_top_0.aes_reg_oplen_i.wr0 ;
  wire \aes_top_0.aes_reg_oplen_i.wr1 ;
  reg [1:0] \aes_top_0.aes_reg_state ;
  wire [1:0] \aes_top_0.aes_reg_state_next ;
  wire \aes_top_0.aes_reg_state_next_idle ;
  wire \aes_top_0.aes_reg_state_next_operate ;
  wire [1:0] \aes_top_0.aes_reg_state_next_read_data ;
  wire [1:0] \aes_top_0.aes_reg_state_next_write_data ;
  wire [1:0] \aes_top_0.aes_state ;
  wire \aes_top_0.aes_state_idle ;
  wire \aes_top_0.aes_state_operate ;
  wire \aes_top_0.aes_state_read_data ;
  wire \aes_top_0.aes_state_write_data ;
  wire \aes_top_0.aes_step ;
  reg [4:0] \aes_top_0.aes_time_counter ;
  wire [4:0] \aes_top_0.aes_time_counter_next ;
  wire \aes_top_0.aes_time_enough ;
  reg [15:0] \aes_top_0.block_counter ;
  wire [15:0] \aes_top_0.block_counter_next ;
  reg [3:0] \aes_top_0.byte_counter ;
  wire [3:0] \aes_top_0.byte_counter_next ;
  wire \aes_top_0.clk ;
  wire [7:0] \aes_top_0.data_in ;
  wire [7:0] \aes_top_0.data_out ;
  wire [127:0] \aes_top_0.encrypted_data ;
  reg [127:0] \aes_top_0.encrypted_data_buf ;
  wire [127:0] \aes_top_0.encrypted_data_buf_next ;
  wire \aes_top_0.in_addr_range ;
  wire \aes_top_0.incr_byte_counter ;
  wire \aes_top_0.last_byte_acked ;
  reg [127:0] \aes_top_0.mem_data_buf ;
  wire [127:0] \aes_top_0.mem_data_buf_next ;
  wire \aes_top_0.more_blocks ;
  reg [15:0] \aes_top_0.operated_bytes_count ;
  wire [15:0] \aes_top_0.operated_bytes_count_next ;
  wire \aes_top_0.reset_byte_counter ;
  wire \aes_top_0.rst ;
  wire \aes_top_0.sel_reg_addr ;
  wire \aes_top_0.sel_reg_ctr ;
  wire \aes_top_0.sel_reg_key0 ;
  wire \aes_top_0.sel_reg_len ;
  wire \aes_top_0.sel_reg_start ;
  wire \aes_top_0.sel_reg_state ;
  wire \aes_top_0.start_op ;
  wire \aes_top_0.stb ;
  reg [127:0] \aes_top_0.uaes_ctr ;
  wire [127:0] \aes_top_0.uaes_ctr_nxt ;
  wire \aes_top_0.wr ;
  wire \aes_top_0.wren ;
  wire \aes_top_0.xram_ack ;
  wire [15:0] \aes_top_0.xram_addr ;
  wire [7:0] \aes_top_0.xram_data_in ;
  wire [7:0] \aes_top_0.xram_data_out ;
  wire \aes_top_0.xram_stb ;
  wire \aes_top_0.xram_wr ;
  wire \all_addr_fifo.ack ;
  wire \all_addr_fifo.clk ;
  wire [15:0] \all_addr_fifo.in ;
  wire [15:0] \all_addr_fifo.out ;
  reg [15:0] \all_addr_fifo.r0 ;
  reg [15:0] \all_addr_fifo.r1 ;
  reg [15:0] \all_addr_fifo.r10 ;
  reg [15:0] \all_addr_fifo.r11 ;
  reg [15:0] \all_addr_fifo.r12 ;
  reg [15:0] \all_addr_fifo.r13 ;
  reg [15:0] \all_addr_fifo.r14 ;
  reg [15:0] \all_addr_fifo.r15 ;
  reg [15:0] \all_addr_fifo.r16 ;
  reg [15:0] \all_addr_fifo.r17 ;
  reg [15:0] \all_addr_fifo.r18 ;
  reg [15:0] \all_addr_fifo.r19 ;
  reg [15:0] \all_addr_fifo.r2 ;
  reg [15:0] \all_addr_fifo.r20 ;
  reg [15:0] \all_addr_fifo.r21 ;
  reg [15:0] \all_addr_fifo.r22 ;
  reg [15:0] \all_addr_fifo.r23 ;
  reg [15:0] \all_addr_fifo.r24 ;
  reg [15:0] \all_addr_fifo.r25 ;
  reg [15:0] \all_addr_fifo.r26 ;
  reg [15:0] \all_addr_fifo.r27 ;
  reg [15:0] \all_addr_fifo.r28 ;
  reg [15:0] \all_addr_fifo.r29 ;
  reg [15:0] \all_addr_fifo.r3 ;
  reg [15:0] \all_addr_fifo.r30 ;
  reg [15:0] \all_addr_fifo.r31 ;
  reg [15:0] \all_addr_fifo.r32 ;
  reg [15:0] \all_addr_fifo.r33 ;
  reg [15:0] \all_addr_fifo.r34 ;
  reg [15:0] \all_addr_fifo.r35 ;
  reg [15:0] \all_addr_fifo.r36 ;
  reg [15:0] \all_addr_fifo.r37 ;
  reg [15:0] \all_addr_fifo.r38 ;
  reg [15:0] \all_addr_fifo.r39 ;
  reg [15:0] \all_addr_fifo.r4 ;
  reg [15:0] \all_addr_fifo.r40 ;
  reg [15:0] \all_addr_fifo.r41 ;
  reg [15:0] \all_addr_fifo.r42 ;
  reg [15:0] \all_addr_fifo.r43 ;
  reg [15:0] \all_addr_fifo.r44 ;
  reg [15:0] \all_addr_fifo.r45 ;
  reg [15:0] \all_addr_fifo.r46 ;
  reg [15:0] \all_addr_fifo.r47 ;
  reg [15:0] \all_addr_fifo.r48 ;
  reg [15:0] \all_addr_fifo.r49 ;
  reg [15:0] \all_addr_fifo.r5 ;
  reg [15:0] \all_addr_fifo.r50 ;
  reg [15:0] \all_addr_fifo.r51 ;
  reg [15:0] \all_addr_fifo.r52 ;
  reg [15:0] \all_addr_fifo.r53 ;
  reg [15:0] \all_addr_fifo.r54 ;
  reg [15:0] \all_addr_fifo.r55 ;
  reg [15:0] \all_addr_fifo.r56 ;
  reg [15:0] \all_addr_fifo.r57 ;
  reg [15:0] \all_addr_fifo.r58 ;
  reg [15:0] \all_addr_fifo.r59 ;
  reg [15:0] \all_addr_fifo.r6 ;
  reg [15:0] \all_addr_fifo.r60 ;
  reg [15:0] \all_addr_fifo.r61 ;
  reg [15:0] \all_addr_fifo.r62 ;
  reg [15:0] \all_addr_fifo.r63 ;
  reg [15:0] \all_addr_fifo.r64 ;
  reg [15:0] \all_addr_fifo.r65 ;
  reg [15:0] \all_addr_fifo.r66 ;
  reg [15:0] \all_addr_fifo.r67 ;
  reg [15:0] \all_addr_fifo.r68 ;
  wire [15:0] \all_addr_fifo.r69 ;
  reg [15:0] \all_addr_fifo.r7 ;
  reg [15:0] \all_addr_fifo.r8 ;
  reg [15:0] \all_addr_fifo.r9 ;
  wire \all_addr_fifo.rst ;
  wire \all_addr_fifo.stb ;
  input clk;
  wire \data_fifo.ack ;
  wire \data_fifo.clk ;
  wire [7:0] \data_fifo.in ;
  wire [7:0] \data_fifo.out ;
  reg [7:0] \data_fifo.r0 ;
  reg [7:0] \data_fifo.r1 ;
  reg [7:0] \data_fifo.r10 ;
  reg [7:0] \data_fifo.r11 ;
  reg [7:0] \data_fifo.r12 ;
  reg [7:0] \data_fifo.r13 ;
  reg [7:0] \data_fifo.r14 ;
  reg [7:0] \data_fifo.r15 ;
  reg [7:0] \data_fifo.r16 ;
  reg [7:0] \data_fifo.r17 ;
  reg [7:0] \data_fifo.r18 ;
  reg [7:0] \data_fifo.r19 ;
  reg [7:0] \data_fifo.r2 ;
  reg [7:0] \data_fifo.r20 ;
  reg [7:0] \data_fifo.r21 ;
  reg [7:0] \data_fifo.r22 ;
  reg [7:0] \data_fifo.r23 ;
  reg [7:0] \data_fifo.r24 ;
  reg [7:0] \data_fifo.r25 ;
  reg [7:0] \data_fifo.r26 ;
  reg [7:0] \data_fifo.r27 ;
  reg [7:0] \data_fifo.r28 ;
  reg [7:0] \data_fifo.r29 ;
  reg [7:0] \data_fifo.r3 ;
  reg [7:0] \data_fifo.r30 ;
  reg [7:0] \data_fifo.r31 ;
  reg [7:0] \data_fifo.r32 ;
  reg [7:0] \data_fifo.r33 ;
  reg [7:0] \data_fifo.r34 ;
  reg [7:0] \data_fifo.r35 ;
  reg [7:0] \data_fifo.r36 ;
  reg [7:0] \data_fifo.r37 ;
  reg [7:0] \data_fifo.r38 ;
  reg [7:0] \data_fifo.r39 ;
  reg [7:0] \data_fifo.r4 ;
  reg [7:0] \data_fifo.r40 ;
  reg [7:0] \data_fifo.r41 ;
  reg [7:0] \data_fifo.r42 ;
  reg [7:0] \data_fifo.r43 ;
  reg [7:0] \data_fifo.r44 ;
  reg [7:0] \data_fifo.r45 ;
  reg [7:0] \data_fifo.r46 ;
  reg [7:0] \data_fifo.r47 ;
  reg [7:0] \data_fifo.r48 ;
  reg [7:0] \data_fifo.r49 ;
  reg [7:0] \data_fifo.r5 ;
  reg [7:0] \data_fifo.r50 ;
  reg [7:0] \data_fifo.r51 ;
  reg [7:0] \data_fifo.r52 ;
  reg [7:0] \data_fifo.r53 ;
  reg [7:0] \data_fifo.r54 ;
  reg [7:0] \data_fifo.r55 ;
  reg [7:0] \data_fifo.r56 ;
  reg [7:0] \data_fifo.r57 ;
  reg [7:0] \data_fifo.r58 ;
  reg [7:0] \data_fifo.r59 ;
  reg [7:0] \data_fifo.r6 ;
  reg [7:0] \data_fifo.r60 ;
  reg [7:0] \data_fifo.r61 ;
  reg [7:0] \data_fifo.r62 ;
  reg [7:0] \data_fifo.r63 ;
  reg [7:0] \data_fifo.r64 ;
  reg [7:0] \data_fifo.r65 ;
  reg [7:0] \data_fifo.r66 ;
  reg [7:0] \data_fifo.r67 ;
  reg [7:0] \data_fifo.r68 ;
  reg [7:0] \data_fifo.r69 ;
  reg [7:0] \data_fifo.r7 ;
  reg [7:0] \data_fifo.r8 ;
  reg [7:0] \data_fifo.r9 ;
  wire \data_fifo.rst ;
  wire \data_fifo.stb ;
  wire \data_fifo.wr ;
  output [7:0] data_fifo_out;
  input [7:0] data_in;
  output [7:0] data_out;
  input rst;
  input stb;
  input wr;
  wire \wr_fifo.ack ;
  wire \wr_fifo.clk ;
  wire \wr_fifo.in ;
  wire \wr_fifo.out ;
  reg \wr_fifo.r0 ;
  reg \wr_fifo.r1 ;
  reg \wr_fifo.r10 ;
  reg \wr_fifo.r11 ;
  reg \wr_fifo.r12 ;
  reg \wr_fifo.r13 ;
  reg \wr_fifo.r14 ;
  reg \wr_fifo.r15 ;
  reg \wr_fifo.r16 ;
  reg \wr_fifo.r17 ;
  reg \wr_fifo.r18 ;
  reg \wr_fifo.r19 ;
  reg \wr_fifo.r2 ;
  reg \wr_fifo.r20 ;
  reg \wr_fifo.r21 ;
  reg \wr_fifo.r22 ;
  reg \wr_fifo.r23 ;
  reg \wr_fifo.r24 ;
  reg \wr_fifo.r25 ;
  reg \wr_fifo.r26 ;
  reg \wr_fifo.r27 ;
  reg \wr_fifo.r28 ;
  reg \wr_fifo.r29 ;
  reg \wr_fifo.r3 ;
  reg \wr_fifo.r30 ;
  reg \wr_fifo.r31 ;
  reg \wr_fifo.r32 ;
  reg \wr_fifo.r33 ;
  reg \wr_fifo.r34 ;
  reg \wr_fifo.r35 ;
  reg \wr_fifo.r36 ;
  reg \wr_fifo.r37 ;
  reg \wr_fifo.r38 ;
  reg \wr_fifo.r39 ;
  reg \wr_fifo.r4 ;
  reg \wr_fifo.r40 ;
  reg \wr_fifo.r41 ;
  reg \wr_fifo.r42 ;
  reg \wr_fifo.r43 ;
  reg \wr_fifo.r44 ;
  reg \wr_fifo.r45 ;
  reg \wr_fifo.r46 ;
  reg \wr_fifo.r47 ;
  reg \wr_fifo.r48 ;
  reg \wr_fifo.r49 ;
  reg \wr_fifo.r5 ;
  reg \wr_fifo.r50 ;
  reg \wr_fifo.r51 ;
  reg \wr_fifo.r52 ;
  reg \wr_fifo.r53 ;
  reg \wr_fifo.r54 ;
  reg \wr_fifo.r55 ;
  reg \wr_fifo.r56 ;
  reg \wr_fifo.r57 ;
  reg \wr_fifo.r58 ;
  reg \wr_fifo.r59 ;
  reg \wr_fifo.r6 ;
  reg \wr_fifo.r60 ;
  reg \wr_fifo.r61 ;
  reg \wr_fifo.r62 ;
  reg \wr_fifo.r63 ;
  reg \wr_fifo.r64 ;
  reg \wr_fifo.r65 ;
  reg \wr_fifo.r66 ;
  reg \wr_fifo.r67 ;
  reg \wr_fifo.r68 ;
  reg \wr_fifo.r69 ;
  reg \wr_fifo.r7 ;
  reg \wr_fifo.r8 ;
  reg \wr_fifo.r9 ;
  wire \wr_fifo.rst ;
  wire \wr_fifo.stb ;
  wire \wr_fifo.wr ;
  output wr_fifo_out;
  wire xram_ack;
  wire [15:0] xram_addr;
  input [7:0] xram_data_in;
  wire [7:0] xram_data_out;
  wire xram_stb;
  wire xram_wr;
  always @(posedge clk)
      \addr_fifo.r1  <= _0011_;
  always @(posedge clk)
      \addr_fifo.r2  <= _0022_;
  always @(posedge clk)
      \addr_fifo.r3  <= _0033_;
  always @(posedge clk)
      \addr_fifo.r4  <= _0044_;
  always @(posedge clk)
      \addr_fifo.r5  <= _0055_;
  always @(posedge clk)
      \addr_fifo.r6  <= _0066_;
  always @(posedge clk)
      \addr_fifo.r7  <= _0067_;
  always @(posedge clk)
      \addr_fifo.r8  <= _0068_;
  always @(posedge clk)
      \addr_fifo.r9  <= _0069_;
  always @(posedge clk)
      \addr_fifo.r0  <= _0000_;
  always @(posedge clk)
      \addr_fifo.r10  <= _0001_;
  always @(posedge clk)
      \addr_fifo.r11  <= _0002_;
  always @(posedge clk)
      \addr_fifo.r12  <= _0003_;
  always @(posedge clk)
      \addr_fifo.r13  <= _0004_;
  always @(posedge clk)
      \addr_fifo.r14  <= _0005_;
  always @(posedge clk)
      \addr_fifo.r15  <= _0006_;
  always @(posedge clk)
      \addr_fifo.r16  <= _0007_;
  always @(posedge clk)
      \addr_fifo.r17  <= _0008_;
  always @(posedge clk)
      \addr_fifo.r18  <= _0009_;
  always @(posedge clk)
      \addr_fifo.r19  <= _0010_;
  always @(posedge clk)
      \addr_fifo.r20  <= _0012_;
  always @(posedge clk)
      \addr_fifo.r21  <= _0013_;
  always @(posedge clk)
      \addr_fifo.r22  <= _0014_;
  always @(posedge clk)
      \addr_fifo.r23  <= _0015_;
  always @(posedge clk)
      \addr_fifo.r24  <= _0016_;
  always @(posedge clk)
      \addr_fifo.r25  <= _0017_;
  always @(posedge clk)
      \addr_fifo.r26  <= _0018_;
  always @(posedge clk)
      \addr_fifo.r27  <= _0019_;
  always @(posedge clk)
      \addr_fifo.r28  <= _0020_;
  always @(posedge clk)
      \addr_fifo.r29  <= _0021_;
  always @(posedge clk)
      \addr_fifo.r30  <= _0023_;
  always @(posedge clk)
      \addr_fifo.r31  <= _0024_;
  always @(posedge clk)
      \addr_fifo.r32  <= _0025_;
  always @(posedge clk)
      \addr_fifo.r33  <= _0026_;
  always @(posedge clk)
      \addr_fifo.r34  <= _0027_;
  always @(posedge clk)
      \addr_fifo.r35  <= _0028_;
  always @(posedge clk)
      \addr_fifo.r36  <= _0029_;
  always @(posedge clk)
      \addr_fifo.r37  <= _0030_;
  always @(posedge clk)
      \addr_fifo.r38  <= _0031_;
  always @(posedge clk)
      \addr_fifo.r39  <= _0032_;
  always @(posedge clk)
      \addr_fifo.r40  <= _0034_;
  always @(posedge clk)
      \addr_fifo.r41  <= _0035_;
  always @(posedge clk)
      \addr_fifo.r42  <= _0036_;
  always @(posedge clk)
      \addr_fifo.r43  <= _0037_;
  always @(posedge clk)
      \addr_fifo.r44  <= _0038_;
  always @(posedge clk)
      \addr_fifo.r45  <= _0039_;
  always @(posedge clk)
      \addr_fifo.r46  <= _0040_;
  always @(posedge clk)
      \addr_fifo.r47  <= _0041_;
  always @(posedge clk)
      \addr_fifo.r48  <= _0042_;
  always @(posedge clk)
      \addr_fifo.r49  <= _0043_;
  always @(posedge clk)
      \addr_fifo.r50  <= _0045_;
  always @(posedge clk)
      \addr_fifo.r51  <= _0046_;
  always @(posedge clk)
      \addr_fifo.r52  <= _0047_;
  always @(posedge clk)
      \addr_fifo.r53  <= _0048_;
  always @(posedge clk)
      \addr_fifo.r54  <= _0049_;
  always @(posedge clk)
      \addr_fifo.r55  <= _0050_;
  always @(posedge clk)
      \addr_fifo.r56  <= _0051_;
  always @(posedge clk)
      \addr_fifo.r57  <= _0052_;
  always @(posedge clk)
      \addr_fifo.r58  <= _0053_;
  always @(posedge clk)
      \addr_fifo.r59  <= _0054_;
  always @(posedge clk)
      \addr_fifo.r60  <= _0056_;
  always @(posedge clk)
      \addr_fifo.r61  <= _0057_;
  always @(posedge clk)
      \addr_fifo.r62  <= _0058_;
  always @(posedge clk)
      \addr_fifo.r63  <= _0059_;
  always @(posedge clk)
      \addr_fifo.r64  <= _0060_;
  always @(posedge clk)
      \addr_fifo.r65  <= _0061_;
  always @(posedge clk)
      \addr_fifo.r66  <= _0062_;
  always @(posedge clk)
      \addr_fifo.r67  <= _0063_;
  always @(posedge clk)
      \addr_fifo.r68  <= _0064_;
  always @(posedge clk)
      \addr_fifo.r69  <= _0065_;
  assign _0070_ = \addr_fifo.wr  ? \addr_fifo.r68  : \addr_fifo.r69 ;
  assign _0065_ = rst ? 16'b0000000000000000 : _0070_;
  assign _0071_ = \addr_fifo.wr  ? \addr_fifo.r67  : \addr_fifo.r68 ;
  assign _0064_ = rst ? 16'b0000000000000000 : _0071_;
  assign _0072_ = \addr_fifo.wr  ? \addr_fifo.r66  : \addr_fifo.r67 ;
  assign _0063_ = rst ? 16'b0000000000000000 : _0072_;
  assign _0073_ = \addr_fifo.wr  ? \addr_fifo.r65  : \addr_fifo.r66 ;
  assign _0062_ = rst ? 16'b0000000000000000 : _0073_;
  assign _0074_ = \addr_fifo.wr  ? \addr_fifo.r64  : \addr_fifo.r65 ;
  assign _0061_ = rst ? 16'b0000000000000000 : _0074_;
  assign _0075_ = \addr_fifo.wr  ? \addr_fifo.r63  : \addr_fifo.r64 ;
  assign _0060_ = rst ? 16'b0000000000000000 : _0075_;
  assign _0076_ = \addr_fifo.wr  ? \addr_fifo.r62  : \addr_fifo.r63 ;
  assign _0059_ = rst ? 16'b0000000000000000 : _0076_;
  assign _0077_ = \addr_fifo.wr  ? \addr_fifo.r61  : \addr_fifo.r62 ;
  assign _0058_ = rst ? 16'b0000000000000000 : _0077_;
  assign _0078_ = \addr_fifo.wr  ? \addr_fifo.r60  : \addr_fifo.r61 ;
  assign _0057_ = rst ? 16'b0000000000000000 : _0078_;
  assign _0079_ = \addr_fifo.wr  ? \addr_fifo.r59  : \addr_fifo.r60 ;
  assign _0056_ = rst ? 16'b0000000000000000 : _0079_;
  assign _0080_ = \addr_fifo.wr  ? \addr_fifo.r58  : \addr_fifo.r59 ;
  assign _0054_ = rst ? 16'b0000000000000000 : _0080_;
  assign _0081_ = \addr_fifo.wr  ? \addr_fifo.r57  : \addr_fifo.r58 ;
  assign _0053_ = rst ? 16'b0000000000000000 : _0081_;
  assign _0082_ = \addr_fifo.wr  ? \addr_fifo.r56  : \addr_fifo.r57 ;
  assign _0052_ = rst ? 16'b0000000000000000 : _0082_;
  assign _0083_ = \addr_fifo.wr  ? \addr_fifo.r55  : \addr_fifo.r56 ;
  assign _0051_ = rst ? 16'b0000000000000000 : _0083_;
  assign _0084_ = \addr_fifo.wr  ? \addr_fifo.r54  : \addr_fifo.r55 ;
  assign _0050_ = rst ? 16'b0000000000000000 : _0084_;
  assign _0085_ = \addr_fifo.wr  ? \addr_fifo.r53  : \addr_fifo.r54 ;
  assign _0049_ = rst ? 16'b0000000000000000 : _0085_;
  assign _0086_ = \addr_fifo.wr  ? \addr_fifo.r52  : \addr_fifo.r53 ;
  assign _0048_ = rst ? 16'b0000000000000000 : _0086_;
  assign _0087_ = \addr_fifo.wr  ? \addr_fifo.r51  : \addr_fifo.r52 ;
  assign _0047_ = rst ? 16'b0000000000000000 : _0087_;
  assign _0088_ = \addr_fifo.wr  ? \addr_fifo.r50  : \addr_fifo.r51 ;
  assign _0046_ = rst ? 16'b0000000000000000 : _0088_;
  assign _0089_ = \addr_fifo.wr  ? \addr_fifo.r49  : \addr_fifo.r50 ;
  assign _0045_ = rst ? 16'b0000000000000000 : _0089_;
  assign _0090_ = \addr_fifo.wr  ? \addr_fifo.r48  : \addr_fifo.r49 ;
  assign _0043_ = rst ? 16'b0000000000000000 : _0090_;
  assign _0091_ = \addr_fifo.wr  ? \addr_fifo.r47  : \addr_fifo.r48 ;
  assign _0042_ = rst ? 16'b0000000000000000 : _0091_;
  assign _0092_ = \addr_fifo.wr  ? \addr_fifo.r46  : \addr_fifo.r47 ;
  assign _0041_ = rst ? 16'b0000000000000000 : _0092_;
  assign _0093_ = \addr_fifo.wr  ? \addr_fifo.r45  : \addr_fifo.r46 ;
  assign _0040_ = rst ? 16'b0000000000000000 : _0093_;
  assign _0094_ = \addr_fifo.wr  ? \addr_fifo.r44  : \addr_fifo.r45 ;
  assign _0039_ = rst ? 16'b0000000000000000 : _0094_;
  assign _0095_ = \addr_fifo.wr  ? \addr_fifo.r43  : \addr_fifo.r44 ;
  assign _0038_ = rst ? 16'b0000000000000000 : _0095_;
  assign _0096_ = \addr_fifo.wr  ? \addr_fifo.r42  : \addr_fifo.r43 ;
  assign _0037_ = rst ? 16'b0000000000000000 : _0096_;
  assign _0097_ = \addr_fifo.wr  ? \addr_fifo.r41  : \addr_fifo.r42 ;
  assign _0036_ = rst ? 16'b0000000000000000 : _0097_;
  assign _0098_ = \addr_fifo.wr  ? \addr_fifo.r40  : \addr_fifo.r41 ;
  assign _0035_ = rst ? 16'b0000000000000000 : _0098_;
  assign _0099_ = \addr_fifo.wr  ? \addr_fifo.r39  : \addr_fifo.r40 ;
  assign _0034_ = rst ? 16'b0000000000000000 : _0099_;
  assign _0100_ = \addr_fifo.wr  ? \addr_fifo.r38  : \addr_fifo.r39 ;
  assign _0032_ = rst ? 16'b0000000000000000 : _0100_;
  assign _0101_ = \addr_fifo.wr  ? \addr_fifo.r37  : \addr_fifo.r38 ;
  assign _0031_ = rst ? 16'b0000000000000000 : _0101_;
  assign _0102_ = \addr_fifo.wr  ? \addr_fifo.r36  : \addr_fifo.r37 ;
  assign _0030_ = rst ? 16'b0000000000000000 : _0102_;
  assign _0103_ = \addr_fifo.wr  ? \addr_fifo.r35  : \addr_fifo.r36 ;
  assign _0029_ = rst ? 16'b0000000000000000 : _0103_;
  assign _0104_ = \addr_fifo.wr  ? \addr_fifo.r34  : \addr_fifo.r35 ;
  assign _0028_ = rst ? 16'b0000000000000000 : _0104_;
  assign _0105_ = \addr_fifo.wr  ? \addr_fifo.r33  : \addr_fifo.r34 ;
  assign _0027_ = rst ? 16'b0000000000000000 : _0105_;
  assign _0106_ = \addr_fifo.wr  ? \addr_fifo.r32  : \addr_fifo.r33 ;
  assign _0026_ = rst ? 16'b0000000000000000 : _0106_;
  assign _0107_ = \addr_fifo.wr  ? \addr_fifo.r31  : \addr_fifo.r32 ;
  assign _0025_ = rst ? 16'b0000000000000000 : _0107_;
  assign _0108_ = \addr_fifo.wr  ? \addr_fifo.r30  : \addr_fifo.r31 ;
  assign _0024_ = rst ? 16'b0000000000000000 : _0108_;
  assign _0109_ = \addr_fifo.wr  ? \addr_fifo.r29  : \addr_fifo.r30 ;
  assign _0023_ = rst ? 16'b0000000000000000 : _0109_;
  assign _0110_ = \addr_fifo.wr  ? \addr_fifo.r28  : \addr_fifo.r29 ;
  assign _0021_ = rst ? 16'b0000000000000000 : _0110_;
  assign _0111_ = \addr_fifo.wr  ? \addr_fifo.r27  : \addr_fifo.r28 ;
  assign _0020_ = rst ? 16'b0000000000000000 : _0111_;
  assign _0112_ = \addr_fifo.wr  ? \addr_fifo.r26  : \addr_fifo.r27 ;
  assign _0019_ = rst ? 16'b0000000000000000 : _0112_;
  assign _0113_ = \addr_fifo.wr  ? \addr_fifo.r25  : \addr_fifo.r26 ;
  assign _0018_ = rst ? 16'b0000000000000000 : _0113_;
  assign _0114_ = \addr_fifo.wr  ? \addr_fifo.r24  : \addr_fifo.r25 ;
  assign _0017_ = rst ? 16'b0000000000000000 : _0114_;
  assign _0115_ = \addr_fifo.wr  ? \addr_fifo.r23  : \addr_fifo.r24 ;
  assign _0016_ = rst ? 16'b0000000000000000 : _0115_;
  assign _0116_ = \addr_fifo.wr  ? \addr_fifo.r22  : \addr_fifo.r23 ;
  assign _0015_ = rst ? 16'b0000000000000000 : _0116_;
  assign _0117_ = \addr_fifo.wr  ? \addr_fifo.r21  : \addr_fifo.r22 ;
  assign _0014_ = rst ? 16'b0000000000000000 : _0117_;
  assign _0118_ = \addr_fifo.wr  ? \addr_fifo.r20  : \addr_fifo.r21 ;
  assign _0013_ = rst ? 16'b0000000000000000 : _0118_;
  assign _0119_ = \addr_fifo.wr  ? \addr_fifo.r19  : \addr_fifo.r20 ;
  assign _0012_ = rst ? 16'b0000000000000000 : _0119_;
  assign _0120_ = \addr_fifo.wr  ? \addr_fifo.r18  : \addr_fifo.r19 ;
  assign _0010_ = rst ? 16'b0000000000000000 : _0120_;
  assign _0121_ = \addr_fifo.wr  ? \addr_fifo.r17  : \addr_fifo.r18 ;
  assign _0009_ = rst ? 16'b0000000000000000 : _0121_;
  assign _0122_ = \addr_fifo.wr  ? \addr_fifo.r16  : \addr_fifo.r17 ;
  assign _0008_ = rst ? 16'b0000000000000000 : _0122_;
  assign _0123_ = \addr_fifo.wr  ? \addr_fifo.r15  : \addr_fifo.r16 ;
  assign _0007_ = rst ? 16'b0000000000000000 : _0123_;
  assign _0124_ = \addr_fifo.wr  ? \addr_fifo.r14  : \addr_fifo.r15 ;
  assign _0006_ = rst ? 16'b0000000000000000 : _0124_;
  assign _0125_ = \addr_fifo.wr  ? \addr_fifo.r13  : \addr_fifo.r14 ;
  assign _0005_ = rst ? 16'b0000000000000000 : _0125_;
  assign _0126_ = \addr_fifo.wr  ? \addr_fifo.r12  : \addr_fifo.r13 ;
  assign _0004_ = rst ? 16'b0000000000000000 : _0126_;
  assign _0127_ = \addr_fifo.wr  ? \addr_fifo.r11  : \addr_fifo.r12 ;
  assign _0003_ = rst ? 16'b0000000000000000 : _0127_;
  assign _0128_ = \addr_fifo.wr  ? \addr_fifo.r10  : \addr_fifo.r11 ;
  assign _0002_ = rst ? 16'b0000000000000000 : _0128_;
  assign _0129_ = \addr_fifo.wr  ? \addr_fifo.r9  : \addr_fifo.r10 ;
  assign _0001_ = rst ? 16'b0000000000000000 : _0129_;
  assign _0130_ = \addr_fifo.wr  ? \addr_fifo.in  : \addr_fifo.r0 ;
  assign _0000_ = rst ? 16'b0000000000000000 : _0130_;
  assign _0131_ = \addr_fifo.wr  ? \addr_fifo.r8  : \addr_fifo.r9 ;
  assign _0069_ = rst ? 16'b0000000000000000 : _0131_;
  assign _0132_ = \addr_fifo.wr  ? \addr_fifo.r7  : \addr_fifo.r8 ;
  assign _0068_ = rst ? 16'b0000000000000000 : _0132_;
  assign _0133_ = \addr_fifo.wr  ? \addr_fifo.r6  : \addr_fifo.r7 ;
  assign _0067_ = rst ? 16'b0000000000000000 : _0133_;
  assign _0134_ = \addr_fifo.wr  ? \addr_fifo.r5  : \addr_fifo.r6 ;
  assign _0066_ = rst ? 16'b0000000000000000 : _0134_;
  assign _0135_ = \addr_fifo.wr  ? \addr_fifo.r4  : \addr_fifo.r5 ;
  assign _0055_ = rst ? 16'b0000000000000000 : _0135_;
  assign _0136_ = \addr_fifo.wr  ? \addr_fifo.r3  : \addr_fifo.r4 ;
  assign _0044_ = rst ? 16'b0000000000000000 : _0136_;
  assign _0137_ = \addr_fifo.wr  ? \addr_fifo.r2  : \addr_fifo.r3 ;
  assign _0033_ = rst ? 16'b0000000000000000 : _0137_;
  assign _0138_ = \addr_fifo.wr  ? \addr_fifo.r1  : \addr_fifo.r2 ;
  assign _0022_ = rst ? 16'b0000000000000000 : _0138_;
  assign _0139_ = \addr_fifo.wr  ? \addr_fifo.r0  : \addr_fifo.r1 ;
  assign _0011_ = rst ? 16'b0000000000000000 : _0139_;
  assign _0148_ = \aes_top_0.operated_bytes_count  + 5'b10000;
  assign _0149_ = \aes_top_0.block_counter  + 5'b10000;
  assign _0150_ = \aes_top_0.byte_counter  + 1'b1;
  assign _0151_ = \aes_top_0.aes_reg_opaddr_i.reg_out  + \aes_top_0.block_counter ;
  assign \addr_fifo.in  = _0151_ + \aes_top_0.byte_counter ;
  assign _0152_ = \aes_top_0.uaes_ctr  + 5'b10000;
  assign _0153_ = \aes_top_0.aes_time_counter  + 1'b1;
  assign \aes_top_0.sel_reg_start  = addr == 16'b1111111100000000;
  assign \aes_top_0.sel_reg_state  = addr == 16'b1111111100000001;
  assign \aes_top_0.aes_reg_opaddr_i.en  = addr[15:1] == 15'b111111110000001;
  assign \aes_top_0.aes_reg_oplen_i.en  = addr[15:1] == 15'b111111110000010;
  assign \aes_top_0.aes_reg_ctr_i.en  = addr[15:4] == 12'b111111110010;
  assign \aes_top_0.aes_reg_key0_i.en  = addr[15:4] == 12'b111111110001;
  assign \aes_top_0.aes_state_idle  = ! \aes_top_0.aes_reg_state ;
  assign \aes_top_0.aes_state_read_data  = \aes_top_0.aes_reg_state  == 1'b1;
  assign \aes_top_0.aes_state_operate  = \aes_top_0.aes_reg_state  == 2'b10;
  assign \addr_fifo.wr  = \aes_top_0.aes_reg_state  == 2'b11;
  assign _0157_ = \aes_top_0.byte_counter  == 4'b1111;
  assign _0158_ = ! \aes_top_0.byte_counter ;
  assign _0159_ = \aes_top_0.byte_counter  == 1'b1;
  assign _0160_ = \aes_top_0.byte_counter  == 2'b10;
  assign _0161_ = \aes_top_0.byte_counter  == 2'b11;
  assign _0162_ = \aes_top_0.byte_counter  == 3'b100;
  assign _0163_ = \aes_top_0.byte_counter  == 3'b101;
  assign _0164_ = \aes_top_0.byte_counter  == 3'b110;
  assign _0165_ = \aes_top_0.byte_counter  == 3'b111;
  assign _0166_ = \aes_top_0.byte_counter  == 4'b1000;
  assign _0167_ = \aes_top_0.byte_counter  == 4'b1001;
  assign _0168_ = \aes_top_0.byte_counter  == 4'b1010;
  assign _0169_ = \aes_top_0.byte_counter  == 4'b1011;
  assign _0170_ = \aes_top_0.byte_counter  == 4'b1100;
  assign _0171_ = \aes_top_0.byte_counter  == 4'b1101;
  assign _0172_ = \aes_top_0.byte_counter  == 4'b1110;
  assign _0173_ = addr >= 16'b1111111100000000;
  assign \aes_top_0.aes_time_enough  = \aes_top_0.aes_time_counter  >= 5'b10101;
  assign \aes_top_0.in_addr_range  = _0173_ && _0193_;
  assign \aes_top_0.ack  = stb && \aes_top_0.in_addr_range ;
  assign \aes_top_0.wren  = wr && \aes_top_0.aes_state_idle ;
  assign _0174_ = \aes_top_0.sel_reg_start  && data_in[0];
  assign \aes_top_0.reset_byte_counter  = _0174_ && \aes_top_0.wren ;
  assign \aes_top_0.aes_reg_opaddr_i.wr  = \aes_top_0.aes_reg_opaddr_i.en  && \aes_top_0.wren ;
  assign \aes_top_0.aes_reg_oplen_i.wr  = \aes_top_0.aes_reg_oplen_i.en  && \aes_top_0.wren ;
  assign \aes_top_0.aes_reg_ctr_i.wr  = \aes_top_0.aes_reg_ctr_i.en  && \aes_top_0.wren ;
  assign \aes_top_0.aes_reg_key0_i.wr  = \aes_top_0.aes_reg_key0_i.en  && \aes_top_0.wren ;
  assign _0175_ = \aes_top_0.last_byte_acked  && \addr_fifo.wr ;
  assign \aes_top_0.last_byte_acked  = _0157_ && \aes_top_0.xram_ack ;
  assign \aes_top_0.more_blocks  = _0175_ && _0194_;
  assign _0176_ = \aes_top_0.last_byte_acked  && \aes_top_0.more_blocks ;
  assign _0177_ = \aes_top_0.xram_ack  && _0158_;
  assign _0178_ = \aes_top_0.xram_ack  && _0159_;
  assign _0179_ = \aes_top_0.xram_ack  && _0160_;
  assign _0180_ = \aes_top_0.xram_ack  && _0161_;
  assign _0181_ = \aes_top_0.xram_ack  && _0162_;
  assign _0182_ = \aes_top_0.xram_ack  && _0163_;
  assign _0183_ = \aes_top_0.xram_ack  && _0164_;
  assign _0184_ = \aes_top_0.xram_ack  && _0165_;
  assign _0185_ = \aes_top_0.xram_ack  && _0166_;
  assign _0186_ = \aes_top_0.xram_ack  && _0167_;
  assign _0187_ = \aes_top_0.xram_ack  && _0168_;
  assign _0188_ = \aes_top_0.xram_ack  && _0169_;
  assign _0189_ = \aes_top_0.xram_ack  && _0170_;
  assign _0190_ = \aes_top_0.xram_ack  && _0171_;
  assign _0191_ = \aes_top_0.xram_ack  && _0172_;
  assign \aes_top_0.xram_ack  = \aes_top_0.aes_state_read_data  || \addr_fifo.wr ;
  assign _0192_ = \aes_top_0.more_blocks  || \aes_top_0.reset_byte_counter ;
  assign _0193_ = addr < 16'b1111111100110000;
  assign _0194_ = \aes_top_0.operated_bytes_count_next  < \aes_top_0.aes_reg_oplen_i.reg_out ;
  assign _0195_ = \aes_top_0.aes_time_counter  < 5'b11111;
  assign \aes_top_0.aes_step  = \aes_top_0.aes_reg_state  != \aes_top_0.aes_reg_state_next ;
  always @(posedge clk)
      \aes_top_0.aes_reg_state  <= _0140_;
  always @(posedge clk)
      \aes_top_0.operated_bytes_count  <= _0146_;
  always @(posedge clk)
      \aes_top_0.block_counter  <= _0142_;
  always @(posedge clk)
      \aes_top_0.byte_counter  <= _0143_;
  always @(posedge clk)
      \aes_top_0.mem_data_buf  <= _0145_;
  always @(posedge clk)
      \aes_top_0.encrypted_data_buf  <= _0144_;
  always @(posedge clk)
      \aes_top_0.aes_time_counter  <= _0141_;
  always @(posedge clk)
      \aes_top_0.uaes_ctr  <= _0147_;
  assign _0144_ = rst ? \aes_top_0.encrypted_data_buf  : \aes_top_0.encrypted_data_buf_next ;
  assign _0145_ = rst ? \aes_top_0.mem_data_buf  : \aes_top_0.mem_data_buf_next ;
  assign _0143_ = rst ? 4'b0000 : \aes_top_0.byte_counter_next ;
  assign _0142_ = rst ? 16'b0000000000000000 : \aes_top_0.block_counter_next ;
  assign _0146_ = rst ? 16'b0000000000000000 : \aes_top_0.operated_bytes_count_next ;
  assign _0140_ = rst ? 2'b00 : \aes_top_0.aes_reg_state_next ;
  assign _0141_ = rst ? 5'b00000 : \aes_top_0.aes_time_counter_next ;
  assign _0147_ = rst ? 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : \aes_top_0.uaes_ctr_nxt ;
  assign _0196_ = \aes_top_0.aes_reg_key0_i.en  ? \aes_top_0.aes_key0_dataout  : 8'b00000000;
  assign _0197_ = \aes_top_0.aes_reg_ctr_i.en  ? \aes_top_0.aes_ctr_dataout  : _0196_;
  assign _0198_ = \aes_top_0.aes_reg_oplen_i.en  ? \aes_top_0.aes_len_dataout  : _0197_;
  assign _0199_ = \aes_top_0.aes_reg_opaddr_i.en  ? \aes_top_0.aes_addr_dataout  : _0198_;
  assign \aes_top_0.data_out  = \aes_top_0.sel_reg_state  ? { 6'b000000, \aes_top_0.aes_reg_state  } : _0199_;
  assign _0154_[15:0] = _0175_ ? _0148_ : \aes_top_0.operated_bytes_count ;
  assign \aes_top_0.operated_bytes_count_next  = \aes_top_0.reset_byte_counter  ? 16'b0000000000000000 : _0154_[15:0];
  assign _0155_[15:0] = \aes_top_0.more_blocks  ? _0149_ : \aes_top_0.block_counter ;
  assign \aes_top_0.block_counter_next  = \aes_top_0.reset_byte_counter  ? 16'b0000000000000000 : _0155_[15:0];
  assign _0156_[3:0] = \aes_top_0.xram_ack  ? _0150_ : \aes_top_0.byte_counter ;
  assign \aes_top_0.byte_counter_next  = \aes_top_0.reset_byte_counter  ? 4'b0000 : _0156_[3:0];
  assign \aes_top_0.aes_reg_state_next_read_data  = \aes_top_0.last_byte_acked  ? 2'b10 : 2'b01;
  assign _0200_ = \aes_top_0.last_byte_acked  ? 2'b00 : 2'b11;
  assign \aes_top_0.aes_reg_state_next_write_data  = _0176_ ? 2'b01 : _0200_;
  assign _0201_ = \addr_fifo.wr  ? \aes_top_0.aes_reg_state_next_write_data  : 2'b00;
  assign _0202_ = \aes_top_0.aes_state_operate  ? { 1'b1, \aes_top_0.aes_time_enough  } : _0201_;
  assign _0203_ = \aes_top_0.aes_state_read_data  ? \aes_top_0.aes_reg_state_next_read_data  : _0202_;
  assign \aes_top_0.aes_reg_state_next  = \aes_top_0.aes_state_idle  ? { 1'b0, \aes_top_0.reset_byte_counter  } : _0203_;
  assign \aes_top_0.mem_data_buf_next [7:0] = _0177_ ? xram_data_in : \aes_top_0.mem_data_buf [7:0];
  assign \aes_top_0.mem_data_buf_next [15:8] = _0178_ ? xram_data_in : \aes_top_0.mem_data_buf [15:8];
  assign \aes_top_0.mem_data_buf_next [23:16] = _0179_ ? xram_data_in : \aes_top_0.mem_data_buf [23:16];
  assign \aes_top_0.mem_data_buf_next [31:24] = _0180_ ? xram_data_in : \aes_top_0.mem_data_buf [31:24];
  assign \aes_top_0.mem_data_buf_next [39:32] = _0181_ ? xram_data_in : \aes_top_0.mem_data_buf [39:32];
  assign \aes_top_0.mem_data_buf_next [47:40] = _0182_ ? xram_data_in : \aes_top_0.mem_data_buf [47:40];
  assign \aes_top_0.mem_data_buf_next [55:48] = _0183_ ? xram_data_in : \aes_top_0.mem_data_buf [55:48];
  assign \aes_top_0.mem_data_buf_next [63:56] = _0184_ ? xram_data_in : \aes_top_0.mem_data_buf [63:56];
  assign \aes_top_0.mem_data_buf_next [71:64] = _0185_ ? xram_data_in : \aes_top_0.mem_data_buf [71:64];
  assign \aes_top_0.mem_data_buf_next [79:72] = _0186_ ? xram_data_in : \aes_top_0.mem_data_buf [79:72];
  assign \aes_top_0.mem_data_buf_next [87:80] = _0187_ ? xram_data_in : \aes_top_0.mem_data_buf [87:80];
  assign \aes_top_0.mem_data_buf_next [95:88] = _0188_ ? xram_data_in : \aes_top_0.mem_data_buf [95:88];
  assign \aes_top_0.mem_data_buf_next [103:96] = _0189_ ? xram_data_in : \aes_top_0.mem_data_buf [103:96];
  assign \aes_top_0.mem_data_buf_next [111:104] = _0190_ ? xram_data_in : \aes_top_0.mem_data_buf [111:104];
  assign \aes_top_0.mem_data_buf_next [119:112] = _0191_ ? xram_data_in : \aes_top_0.mem_data_buf [119:112];
  assign \aes_top_0.mem_data_buf_next [127:120] = \aes_top_0.last_byte_acked  ? xram_data_in : \aes_top_0.mem_data_buf [127:120];
  assign _0204_ = \aes_top_0.more_blocks  ? _0152_ : \aes_top_0.uaes_ctr ;
  assign \aes_top_0.uaes_ctr_nxt  = \aes_top_0.reset_byte_counter  ? \aes_top_0.aes_reg_ctr_i.reg_out  : _0204_;
  assign _0205_ = _0195_ ? _0153_ : \aes_top_0.aes_time_counter ;
  assign \aes_top_0.aes_time_counter_next  = _0192_ ? 5'b00000 : _0205_;
  assign \aes_top_0.encrypted_data_buf_next  = \aes_top_0.aes_state_operate  ? \aes_top_0.encrypted_data  : \aes_top_0.encrypted_data_buf ;
  assign _0206_ = _0172_ ? \aes_top_0.encrypted_data_buf [119:112] : \aes_top_0.encrypted_data_buf [127:120];
  assign _0207_ = _0171_ ? \aes_top_0.encrypted_data_buf [111:104] : _0206_;
  assign _0208_ = _0170_ ? \aes_top_0.encrypted_data_buf [103:96] : _0207_;
  assign _0209_ = _0169_ ? \aes_top_0.encrypted_data_buf [95:88] : _0208_;
  assign _0210_ = _0168_ ? \aes_top_0.encrypted_data_buf [87:80] : _0209_;
  assign _0211_ = _0167_ ? \aes_top_0.encrypted_data_buf [79:72] : _0210_;
  assign _0212_ = _0166_ ? \aes_top_0.encrypted_data_buf [71:64] : _0211_;
  assign _0213_ = _0165_ ? \aes_top_0.encrypted_data_buf [63:56] : _0212_;
  assign _0214_ = _0164_ ? \aes_top_0.encrypted_data_buf [55:48] : _0213_;
  assign _0215_ = _0163_ ? \aes_top_0.encrypted_data_buf [47:40] : _0214_;
  assign _0216_ = _0162_ ? \aes_top_0.encrypted_data_buf [39:32] : _0215_;
  assign _0217_ = _0161_ ? \aes_top_0.encrypted_data_buf [31:24] : _0216_;
  assign _0218_ = _0160_ ? \aes_top_0.encrypted_data_buf [23:16] : _0217_;
  assign _0219_ = _0159_ ? \aes_top_0.encrypted_data_buf [15:8] : _0218_;
  assign \aes_top_0.xram_data_out  = _0158_ ? \aes_top_0.encrypted_data_buf [7:0] : _0219_;
  assign \aes_top_0.encrypted_data  = \aes_top_0.aes_out  ^ \aes_top_0.mem_data_buf ;
  assign _0221_ = ! addr[3:0];
  assign _0222_ = addr[3:0] == 1'b1;
  assign _0223_ = addr[3:0] == 2'b10;
  assign _0224_ = addr[3:0] == 2'b11;
  assign _0225_ = addr[3:0] == 3'b100;
  assign _0226_ = addr[3:0] == 3'b101;
  assign _0227_ = addr[3:0] == 3'b110;
  assign _0228_ = addr[3:0] == 3'b111;
  assign _0229_ = addr[3:0] == 4'b1000;
  assign _0230_ = addr[3:0] == 4'b1001;
  assign _0231_ = addr[3:0] == 4'b1010;
  assign _0232_ = addr[3:0] == 4'b1011;
  assign _0233_ = addr[3:0] == 4'b1100;
  assign _0234_ = addr[3:0] == 4'b1101;
  assign _0235_ = addr[3:0] == 4'b1110;
  assign _0236_ = addr[3:0] == 4'b1111;
  assign _0237_ = \aes_top_0.aes_reg_ctr_i.en  && \aes_top_0.aes_reg_ctr_i.wr ;
  assign \aes_top_0.aes_reg_ctr_i.wr0  = _0237_ && _0221_;
  assign \aes_top_0.aes_reg_ctr_i.wr1  = _0237_ && _0222_;
  assign \aes_top_0.aes_reg_ctr_i.wr2  = _0237_ && _0223_;
  assign \aes_top_0.aes_reg_ctr_i.wr3  = _0237_ && _0224_;
  assign \aes_top_0.aes_reg_ctr_i.wr4  = _0237_ && _0225_;
  assign \aes_top_0.aes_reg_ctr_i.wr5  = _0237_ && _0226_;
  assign \aes_top_0.aes_reg_ctr_i.wr6  = _0237_ && _0227_;
  assign \aes_top_0.aes_reg_ctr_i.wr7  = _0237_ && _0228_;
  assign \aes_top_0.aes_reg_ctr_i.wr8  = _0237_ && _0229_;
  assign \aes_top_0.aes_reg_ctr_i.wr9  = _0237_ && _0230_;
  assign \aes_top_0.aes_reg_ctr_i.wr10  = _0237_ && _0231_;
  assign \aes_top_0.aes_reg_ctr_i.wr11  = _0237_ && _0232_;
  assign \aes_top_0.aes_reg_ctr_i.wr12  = _0237_ && _0233_;
  assign \aes_top_0.aes_reg_ctr_i.wr13  = _0237_ && _0234_;
  assign \aes_top_0.aes_reg_ctr_i.wr14  = _0237_ && _0235_;
  assign \aes_top_0.aes_reg_ctr_i.wr15  = _0237_ && _0236_;
  always @(posedge clk)
      \aes_top_0.aes_reg_ctr_i.reg_out  <= _0220_;
  assign _0220_[127:120] = rst ? 8'b00000000 : \aes_top_0.aes_reg_ctr_i.reg15_next ;
  assign _0220_[119:112] = rst ? 8'b00000000 : \aes_top_0.aes_reg_ctr_i.reg14_next ;
  assign _0220_[111:104] = rst ? 8'b00000000 : \aes_top_0.aes_reg_ctr_i.reg13_next ;
  assign _0220_[103:96] = rst ? 8'b00000000 : \aes_top_0.aes_reg_ctr_i.reg12_next ;
  assign _0220_[95:88] = rst ? 8'b00000000 : \aes_top_0.aes_reg_ctr_i.reg11_next ;
  assign _0220_[87:80] = rst ? 8'b00000000 : \aes_top_0.aes_reg_ctr_i.reg10_next ;
  assign _0220_[79:72] = rst ? 8'b00000000 : \aes_top_0.aes_reg_ctr_i.reg9_next ;
  assign _0220_[71:64] = rst ? 8'b00000000 : \aes_top_0.aes_reg_ctr_i.reg8_next ;
  assign _0220_[63:56] = rst ? 8'b00000000 : \aes_top_0.aes_reg_ctr_i.reg7_next ;
  assign _0220_[55:48] = rst ? 8'b00000000 : \aes_top_0.aes_reg_ctr_i.reg6_next ;
  assign _0220_[47:40] = rst ? 8'b00000000 : \aes_top_0.aes_reg_ctr_i.reg5_next ;
  assign _0220_[39:32] = rst ? 8'b00000000 : \aes_top_0.aes_reg_ctr_i.reg4_next ;
  assign _0220_[31:24] = rst ? 8'b00000000 : \aes_top_0.aes_reg_ctr_i.reg3_next ;
  assign _0220_[23:16] = rst ? 8'b00000000 : \aes_top_0.aes_reg_ctr_i.reg2_next ;
  assign _0220_[15:8] = rst ? 8'b00000000 : \aes_top_0.aes_reg_ctr_i.reg1_next ;
  assign _0220_[7:0] = rst ? 8'b00000000 : \aes_top_0.aes_reg_ctr_i.reg0_next ;
  assign \aes_top_0.aes_reg_ctr_i.reg0_next  = \aes_top_0.aes_reg_ctr_i.wr0  ? data_in : \aes_top_0.aes_reg_ctr_i.reg_out [7:0];
  assign \aes_top_0.aes_reg_ctr_i.reg1_next  = \aes_top_0.aes_reg_ctr_i.wr1  ? data_in : \aes_top_0.aes_reg_ctr_i.reg_out [15:8];
  assign \aes_top_0.aes_reg_ctr_i.reg2_next  = \aes_top_0.aes_reg_ctr_i.wr2  ? data_in : \aes_top_0.aes_reg_ctr_i.reg_out [23:16];
  assign \aes_top_0.aes_reg_ctr_i.reg3_next  = \aes_top_0.aes_reg_ctr_i.wr3  ? data_in : \aes_top_0.aes_reg_ctr_i.reg_out [31:24];
  assign \aes_top_0.aes_reg_ctr_i.reg4_next  = \aes_top_0.aes_reg_ctr_i.wr4  ? data_in : \aes_top_0.aes_reg_ctr_i.reg_out [39:32];
  assign \aes_top_0.aes_reg_ctr_i.reg5_next  = \aes_top_0.aes_reg_ctr_i.wr5  ? data_in : \aes_top_0.aes_reg_ctr_i.reg_out [47:40];
  assign \aes_top_0.aes_reg_ctr_i.reg6_next  = \aes_top_0.aes_reg_ctr_i.wr6  ? data_in : \aes_top_0.aes_reg_ctr_i.reg_out [55:48];
  assign \aes_top_0.aes_reg_ctr_i.reg7_next  = \aes_top_0.aes_reg_ctr_i.wr7  ? data_in : \aes_top_0.aes_reg_ctr_i.reg_out [63:56];
  assign \aes_top_0.aes_reg_ctr_i.reg8_next  = \aes_top_0.aes_reg_ctr_i.wr8  ? data_in : \aes_top_0.aes_reg_ctr_i.reg_out [71:64];
  assign \aes_top_0.aes_reg_ctr_i.reg9_next  = \aes_top_0.aes_reg_ctr_i.wr9  ? data_in : \aes_top_0.aes_reg_ctr_i.reg_out [79:72];
  assign \aes_top_0.aes_reg_ctr_i.reg10_next  = \aes_top_0.aes_reg_ctr_i.wr10  ? data_in : \aes_top_0.aes_reg_ctr_i.reg_out [87:80];
  assign \aes_top_0.aes_reg_ctr_i.reg11_next  = \aes_top_0.aes_reg_ctr_i.wr11  ? data_in : \aes_top_0.aes_reg_ctr_i.reg_out [95:88];
  assign \aes_top_0.aes_reg_ctr_i.reg12_next  = \aes_top_0.aes_reg_ctr_i.wr12  ? data_in : \aes_top_0.aes_reg_ctr_i.reg_out [103:96];
  assign \aes_top_0.aes_reg_ctr_i.reg13_next  = \aes_top_0.aes_reg_ctr_i.wr13  ? data_in : \aes_top_0.aes_reg_ctr_i.reg_out [111:104];
  assign \aes_top_0.aes_reg_ctr_i.reg14_next  = \aes_top_0.aes_reg_ctr_i.wr14  ? data_in : \aes_top_0.aes_reg_ctr_i.reg_out [119:112];
  assign \aes_top_0.aes_reg_ctr_i.reg15_next  = \aes_top_0.aes_reg_ctr_i.wr15  ? data_in : \aes_top_0.aes_reg_ctr_i.reg_out [127:120];
  assign _0238_ = _0235_ ? \aes_top_0.aes_reg_ctr_i.reg_out [119:112] : \aes_top_0.aes_reg_ctr_i.reg_out [127:120];
  assign _0239_ = _0234_ ? \aes_top_0.aes_reg_ctr_i.reg_out [111:104] : _0238_;
  assign _0240_ = _0233_ ? \aes_top_0.aes_reg_ctr_i.reg_out [103:96] : _0239_;
  assign _0241_ = _0232_ ? \aes_top_0.aes_reg_ctr_i.reg_out [95:88] : _0240_;
  assign _0242_ = _0231_ ? \aes_top_0.aes_reg_ctr_i.reg_out [87:80] : _0241_;
  assign _0243_ = _0230_ ? \aes_top_0.aes_reg_ctr_i.reg_out [79:72] : _0242_;
  assign _0244_ = _0229_ ? \aes_top_0.aes_reg_ctr_i.reg_out [71:64] : _0243_;
  assign _0245_ = _0228_ ? \aes_top_0.aes_reg_ctr_i.reg_out [63:56] : _0244_;
  assign _0246_ = _0227_ ? \aes_top_0.aes_reg_ctr_i.reg_out [55:48] : _0245_;
  assign _0247_ = _0226_ ? \aes_top_0.aes_reg_ctr_i.reg_out [47:40] : _0246_;
  assign _0248_ = _0225_ ? \aes_top_0.aes_reg_ctr_i.reg_out [39:32] : _0247_;
  assign _0249_ = _0224_ ? \aes_top_0.aes_reg_ctr_i.reg_out [31:24] : _0248_;
  assign _0250_ = _0223_ ? \aes_top_0.aes_reg_ctr_i.reg_out [23:16] : _0249_;
  assign _0251_ = _0222_ ? \aes_top_0.aes_reg_ctr_i.reg_out [15:8] : _0250_;
  assign \aes_top_0.aes_ctr_dataout  = _0221_ ? \aes_top_0.aes_reg_ctr_i.reg_out [7:0] : _0251_;
  assign _0253_ = \aes_top_0.aes_reg_key0_i.en  && \aes_top_0.aes_reg_key0_i.wr ;
  assign \aes_top_0.aes_reg_key0_i.wr0  = _0253_ && _0221_;
  assign \aes_top_0.aes_reg_key0_i.wr1  = _0253_ && _0222_;
  assign \aes_top_0.aes_reg_key0_i.wr2  = _0253_ && _0223_;
  assign \aes_top_0.aes_reg_key0_i.wr3  = _0253_ && _0224_;
  assign \aes_top_0.aes_reg_key0_i.wr4  = _0253_ && _0225_;
  assign \aes_top_0.aes_reg_key0_i.wr5  = _0253_ && _0226_;
  assign \aes_top_0.aes_reg_key0_i.wr6  = _0253_ && _0227_;
  assign \aes_top_0.aes_reg_key0_i.wr7  = _0253_ && _0228_;
  assign \aes_top_0.aes_reg_key0_i.wr8  = _0253_ && _0229_;
  assign \aes_top_0.aes_reg_key0_i.wr9  = _0253_ && _0230_;
  assign \aes_top_0.aes_reg_key0_i.wr10  = _0253_ && _0231_;
  assign \aes_top_0.aes_reg_key0_i.wr11  = _0253_ && _0232_;
  assign \aes_top_0.aes_reg_key0_i.wr12  = _0253_ && _0233_;
  assign \aes_top_0.aes_reg_key0_i.wr13  = _0253_ && _0234_;
  assign \aes_top_0.aes_reg_key0_i.wr14  = _0253_ && _0235_;
  assign \aes_top_0.aes_reg_key0_i.wr15  = _0253_ && _0236_;
  always @(posedge clk)
      \aes_top_0.aes_reg_key0_i.reg_out  <= _0252_;
  assign _0252_[127:120] = rst ? 8'b00000000 : \aes_top_0.aes_reg_key0_i.reg15_next ;
  assign _0252_[119:112] = rst ? 8'b00000000 : \aes_top_0.aes_reg_key0_i.reg14_next ;
  assign _0252_[111:104] = rst ? 8'b00000000 : \aes_top_0.aes_reg_key0_i.reg13_next ;
  assign _0252_[103:96] = rst ? 8'b00000000 : \aes_top_0.aes_reg_key0_i.reg12_next ;
  assign _0252_[95:88] = rst ? 8'b00000000 : \aes_top_0.aes_reg_key0_i.reg11_next ;
  assign _0252_[87:80] = rst ? 8'b00000000 : \aes_top_0.aes_reg_key0_i.reg10_next ;
  assign _0252_[79:72] = rst ? 8'b00000000 : \aes_top_0.aes_reg_key0_i.reg9_next ;
  assign _0252_[71:64] = rst ? 8'b00000000 : \aes_top_0.aes_reg_key0_i.reg8_next ;
  assign _0252_[63:56] = rst ? 8'b00000000 : \aes_top_0.aes_reg_key0_i.reg7_next ;
  assign _0252_[55:48] = rst ? 8'b00000000 : \aes_top_0.aes_reg_key0_i.reg6_next ;
  assign _0252_[47:40] = rst ? 8'b00000000 : \aes_top_0.aes_reg_key0_i.reg5_next ;
  assign _0252_[39:32] = rst ? 8'b00000000 : \aes_top_0.aes_reg_key0_i.reg4_next ;
  assign _0252_[31:24] = rst ? 8'b00000000 : \aes_top_0.aes_reg_key0_i.reg3_next ;
  assign _0252_[23:16] = rst ? 8'b00000000 : \aes_top_0.aes_reg_key0_i.reg2_next ;
  assign _0252_[15:8] = rst ? 8'b00000000 : \aes_top_0.aes_reg_key0_i.reg1_next ;
  assign _0252_[7:0] = rst ? 8'b00000000 : \aes_top_0.aes_reg_key0_i.reg0_next ;
  assign \aes_top_0.aes_reg_key0_i.reg0_next  = \aes_top_0.aes_reg_key0_i.wr0  ? data_in : \aes_top_0.aes_reg_key0_i.reg_out [7:0];
  assign \aes_top_0.aes_reg_key0_i.reg1_next  = \aes_top_0.aes_reg_key0_i.wr1  ? data_in : \aes_top_0.aes_reg_key0_i.reg_out [15:8];
  assign \aes_top_0.aes_reg_key0_i.reg2_next  = \aes_top_0.aes_reg_key0_i.wr2  ? data_in : \aes_top_0.aes_reg_key0_i.reg_out [23:16];
  assign \aes_top_0.aes_reg_key0_i.reg3_next  = \aes_top_0.aes_reg_key0_i.wr3  ? data_in : \aes_top_0.aes_reg_key0_i.reg_out [31:24];
  assign \aes_top_0.aes_reg_key0_i.reg4_next  = \aes_top_0.aes_reg_key0_i.wr4  ? data_in : \aes_top_0.aes_reg_key0_i.reg_out [39:32];
  assign \aes_top_0.aes_reg_key0_i.reg5_next  = \aes_top_0.aes_reg_key0_i.wr5  ? data_in : \aes_top_0.aes_reg_key0_i.reg_out [47:40];
  assign \aes_top_0.aes_reg_key0_i.reg6_next  = \aes_top_0.aes_reg_key0_i.wr6  ? data_in : \aes_top_0.aes_reg_key0_i.reg_out [55:48];
  assign \aes_top_0.aes_reg_key0_i.reg7_next  = \aes_top_0.aes_reg_key0_i.wr7  ? data_in : \aes_top_0.aes_reg_key0_i.reg_out [63:56];
  assign \aes_top_0.aes_reg_key0_i.reg8_next  = \aes_top_0.aes_reg_key0_i.wr8  ? data_in : \aes_top_0.aes_reg_key0_i.reg_out [71:64];
  assign \aes_top_0.aes_reg_key0_i.reg9_next  = \aes_top_0.aes_reg_key0_i.wr9  ? data_in : \aes_top_0.aes_reg_key0_i.reg_out [79:72];
  assign \aes_top_0.aes_reg_key0_i.reg10_next  = \aes_top_0.aes_reg_key0_i.wr10  ? data_in : \aes_top_0.aes_reg_key0_i.reg_out [87:80];
  assign \aes_top_0.aes_reg_key0_i.reg11_next  = \aes_top_0.aes_reg_key0_i.wr11  ? data_in : \aes_top_0.aes_reg_key0_i.reg_out [95:88];
  assign \aes_top_0.aes_reg_key0_i.reg12_next  = \aes_top_0.aes_reg_key0_i.wr12  ? data_in : \aes_top_0.aes_reg_key0_i.reg_out [103:96];
  assign \aes_top_0.aes_reg_key0_i.reg13_next  = \aes_top_0.aes_reg_key0_i.wr13  ? data_in : \aes_top_0.aes_reg_key0_i.reg_out [111:104];
  assign \aes_top_0.aes_reg_key0_i.reg14_next  = \aes_top_0.aes_reg_key0_i.wr14  ? data_in : \aes_top_0.aes_reg_key0_i.reg_out [119:112];
  assign \aes_top_0.aes_reg_key0_i.reg15_next  = \aes_top_0.aes_reg_key0_i.wr15  ? data_in : \aes_top_0.aes_reg_key0_i.reg_out [127:120];
  assign _0254_ = _0235_ ? \aes_top_0.aes_reg_key0_i.reg_out [119:112] : \aes_top_0.aes_reg_key0_i.reg_out [127:120];
  assign _0255_ = _0234_ ? \aes_top_0.aes_reg_key0_i.reg_out [111:104] : _0254_;
  assign _0256_ = _0233_ ? \aes_top_0.aes_reg_key0_i.reg_out [103:96] : _0255_;
  assign _0257_ = _0232_ ? \aes_top_0.aes_reg_key0_i.reg_out [95:88] : _0256_;
  assign _0258_ = _0231_ ? \aes_top_0.aes_reg_key0_i.reg_out [87:80] : _0257_;
  assign _0259_ = _0230_ ? \aes_top_0.aes_reg_key0_i.reg_out [79:72] : _0258_;
  assign _0260_ = _0229_ ? \aes_top_0.aes_reg_key0_i.reg_out [71:64] : _0259_;
  assign _0261_ = _0228_ ? \aes_top_0.aes_reg_key0_i.reg_out [63:56] : _0260_;
  assign _0262_ = _0227_ ? \aes_top_0.aes_reg_key0_i.reg_out [55:48] : _0261_;
  assign _0263_ = _0226_ ? \aes_top_0.aes_reg_key0_i.reg_out [47:40] : _0262_;
  assign _0264_ = _0225_ ? \aes_top_0.aes_reg_key0_i.reg_out [39:32] : _0263_;
  assign _0265_ = _0224_ ? \aes_top_0.aes_reg_key0_i.reg_out [31:24] : _0264_;
  assign _0266_ = _0223_ ? \aes_top_0.aes_reg_key0_i.reg_out [23:16] : _0265_;
  assign _0267_ = _0222_ ? \aes_top_0.aes_reg_key0_i.reg_out [15:8] : _0266_;
  assign \aes_top_0.aes_key0_dataout  = _0221_ ? \aes_top_0.aes_reg_key0_i.reg_out [7:0] : _0267_;
  assign _0269_ = ~ addr[0];
  assign _0270_ = \aes_top_0.aes_reg_opaddr_i.en  && \aes_top_0.aes_reg_opaddr_i.wr ;
  assign \aes_top_0.aes_reg_opaddr_i.wr0  = _0270_ && _0269_;
  assign \aes_top_0.aes_reg_opaddr_i.wr1  = _0270_ && addr[0];
  always @(posedge clk)
      \aes_top_0.aes_reg_opaddr_i.reg_out  <= _0268_;
  assign _0268_[15:8] = rst ? 8'b00000000 : \aes_top_0.aes_reg_opaddr_i.reg1_next ;
  assign _0268_[7:0] = rst ? 8'b00000000 : \aes_top_0.aes_reg_opaddr_i.reg0_next ;
  assign \aes_top_0.aes_reg_opaddr_i.reg0_next  = \aes_top_0.aes_reg_opaddr_i.wr0  ? data_in : \aes_top_0.aes_reg_opaddr_i.reg_out [7:0];
  assign \aes_top_0.aes_reg_opaddr_i.reg1_next  = \aes_top_0.aes_reg_opaddr_i.wr1  ? data_in : \aes_top_0.aes_reg_opaddr_i.reg_out [15:8];
  assign \aes_top_0.aes_addr_dataout  = addr[0] ? \aes_top_0.aes_reg_opaddr_i.reg_out [15:8] : \aes_top_0.aes_reg_opaddr_i.reg_out [7:0];
  assign _0272_ = \aes_top_0.aes_reg_oplen_i.en  && \aes_top_0.aes_reg_oplen_i.wr ;
  assign \aes_top_0.aes_reg_oplen_i.wr0  = _0272_ && _0269_;
  assign \aes_top_0.aes_reg_oplen_i.wr1  = _0272_ && addr[0];
  always @(posedge clk)
      \aes_top_0.aes_reg_oplen_i.reg_out  <= _0271_;
  assign _0271_[15:8] = rst ? 8'b00000000 : \aes_top_0.aes_reg_oplen_i.reg1_next ;
  assign _0271_[7:0] = rst ? 8'b00000000 : \aes_top_0.aes_reg_oplen_i.reg0_next ;
  assign \aes_top_0.aes_reg_oplen_i.reg0_next  = \aes_top_0.aes_reg_oplen_i.wr0  ? data_in : \aes_top_0.aes_reg_oplen_i.reg_out [7:0];
  assign \aes_top_0.aes_reg_oplen_i.reg1_next  = \aes_top_0.aes_reg_oplen_i.wr1  ? data_in : \aes_top_0.aes_reg_oplen_i.reg_out [15:8];
  assign \aes_top_0.aes_len_dataout  = addr[0] ? \aes_top_0.aes_reg_oplen_i.reg_out [15:8] : \aes_top_0.aes_reg_oplen_i.reg_out [7:0];
  always @(posedge clk)
      \all_addr_fifo.r1  <= _0284_;
  always @(posedge clk)
      \all_addr_fifo.r2  <= _0295_;
  always @(posedge clk)
      \all_addr_fifo.r3  <= _0306_;
  always @(posedge clk)
      \all_addr_fifo.r4  <= _0317_;
  always @(posedge clk)
      \all_addr_fifo.r5  <= _0328_;
  always @(posedge clk)
      \all_addr_fifo.r6  <= _0339_;
  always @(posedge clk)
      \all_addr_fifo.r7  <= _0340_;
  always @(posedge clk)
      \all_addr_fifo.r8  <= _0341_;
  always @(posedge clk)
      \all_addr_fifo.r9  <= _0342_;
  always @(posedge clk)
      \all_addr_fifo.r0  <= _0273_;
  always @(posedge clk)
      \all_addr_fifo.r10  <= _0274_;
  always @(posedge clk)
      \all_addr_fifo.r11  <= _0275_;
  always @(posedge clk)
      \all_addr_fifo.r12  <= _0276_;
  always @(posedge clk)
      \all_addr_fifo.r13  <= _0277_;
  always @(posedge clk)
      \all_addr_fifo.r14  <= _0278_;
  always @(posedge clk)
      \all_addr_fifo.r15  <= _0279_;
  always @(posedge clk)
      \all_addr_fifo.r16  <= _0280_;
  always @(posedge clk)
      \all_addr_fifo.r17  <= _0281_;
  always @(posedge clk)
      \all_addr_fifo.r18  <= _0282_;
  always @(posedge clk)
      \all_addr_fifo.r19  <= _0283_;
  always @(posedge clk)
      \all_addr_fifo.r20  <= _0285_;
  always @(posedge clk)
      \all_addr_fifo.r21  <= _0286_;
  always @(posedge clk)
      \all_addr_fifo.r22  <= _0287_;
  always @(posedge clk)
      \all_addr_fifo.r23  <= _0288_;
  always @(posedge clk)
      \all_addr_fifo.r24  <= _0289_;
  always @(posedge clk)
      \all_addr_fifo.r25  <= _0290_;
  always @(posedge clk)
      \all_addr_fifo.r26  <= _0291_;
  always @(posedge clk)
      \all_addr_fifo.r27  <= _0292_;
  always @(posedge clk)
      \all_addr_fifo.r28  <= _0293_;
  always @(posedge clk)
      \all_addr_fifo.r29  <= _0294_;
  always @(posedge clk)
      \all_addr_fifo.r30  <= _0296_;
  always @(posedge clk)
      \all_addr_fifo.r31  <= _0297_;
  always @(posedge clk)
      \all_addr_fifo.r32  <= _0298_;
  always @(posedge clk)
      \all_addr_fifo.r33  <= _0299_;
  always @(posedge clk)
      \all_addr_fifo.r34  <= _0300_;
  always @(posedge clk)
      \all_addr_fifo.r35  <= _0301_;
  always @(posedge clk)
      \all_addr_fifo.r36  <= _0302_;
  always @(posedge clk)
      \all_addr_fifo.r37  <= _0303_;
  always @(posedge clk)
      \all_addr_fifo.r38  <= _0304_;
  always @(posedge clk)
      \all_addr_fifo.r39  <= _0305_;
  always @(posedge clk)
      \all_addr_fifo.r40  <= _0307_;
  always @(posedge clk)
      \all_addr_fifo.r41  <= _0308_;
  always @(posedge clk)
      \all_addr_fifo.r42  <= _0309_;
  always @(posedge clk)
      \all_addr_fifo.r43  <= _0310_;
  always @(posedge clk)
      \all_addr_fifo.r44  <= _0311_;
  always @(posedge clk)
      \all_addr_fifo.r45  <= _0312_;
  always @(posedge clk)
      \all_addr_fifo.r46  <= _0313_;
  always @(posedge clk)
      \all_addr_fifo.r47  <= _0314_;
  always @(posedge clk)
      \all_addr_fifo.r48  <= _0315_;
  always @(posedge clk)
      \all_addr_fifo.r49  <= _0316_;
  always @(posedge clk)
      \all_addr_fifo.r50  <= _0318_;
  always @(posedge clk)
      \all_addr_fifo.r51  <= _0319_;
  always @(posedge clk)
      \all_addr_fifo.r52  <= _0320_;
  always @(posedge clk)
      \all_addr_fifo.r53  <= _0321_;
  always @(posedge clk)
      \all_addr_fifo.r54  <= _0322_;
  always @(posedge clk)
      \all_addr_fifo.r55  <= _0323_;
  always @(posedge clk)
      \all_addr_fifo.r56  <= _0324_;
  always @(posedge clk)
      \all_addr_fifo.r57  <= _0325_;
  always @(posedge clk)
      \all_addr_fifo.r58  <= _0326_;
  always @(posedge clk)
      \all_addr_fifo.r59  <= _0327_;
  always @(posedge clk)
      \all_addr_fifo.r60  <= _0329_;
  always @(posedge clk)
      \all_addr_fifo.r61  <= _0330_;
  always @(posedge clk)
      \all_addr_fifo.r62  <= _0331_;
  always @(posedge clk)
      \all_addr_fifo.r63  <= _0332_;
  always @(posedge clk)
      \all_addr_fifo.r64  <= _0333_;
  always @(posedge clk)
      \all_addr_fifo.r65  <= _0334_;
  always @(posedge clk)
      \all_addr_fifo.r66  <= _0335_;
  always @(posedge clk)
      \all_addr_fifo.r67  <= _0336_;
  always @(posedge clk)
      \all_addr_fifo.r68  <= _0337_;
  always @(posedge clk)
      \addr_fifo.r69  <= _0338_;
  assign _0338_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r68 ;
  assign _0337_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r67 ;
  assign _0336_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r66 ;
  assign _0335_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r65 ;
  assign _0334_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r64 ;
  assign _0333_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r63 ;
  assign _0332_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r62 ;
  assign _0331_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r61 ;
  assign _0330_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r60 ;
  assign _0329_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r59 ;
  assign _0327_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r58 ;
  assign _0326_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r57 ;
  assign _0325_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r56 ;
  assign _0324_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r55 ;
  assign _0323_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r54 ;
  assign _0322_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r53 ;
  assign _0321_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r52 ;
  assign _0320_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r51 ;
  assign _0319_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r50 ;
  assign _0318_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r49 ;
  assign _0316_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r48 ;
  assign _0315_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r47 ;
  assign _0314_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r46 ;
  assign _0313_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r45 ;
  assign _0312_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r44 ;
  assign _0311_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r43 ;
  assign _0310_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r42 ;
  assign _0309_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r41 ;
  assign _0308_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r40 ;
  assign _0307_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r39 ;
  assign _0305_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r38 ;
  assign _0304_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r37 ;
  assign _0303_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r36 ;
  assign _0302_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r35 ;
  assign _0301_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r34 ;
  assign _0300_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r33 ;
  assign _0299_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r32 ;
  assign _0298_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r31 ;
  assign _0297_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r30 ;
  assign _0296_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r29 ;
  assign _0294_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r28 ;
  assign _0293_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r27 ;
  assign _0292_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r26 ;
  assign _0291_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r25 ;
  assign _0290_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r24 ;
  assign _0289_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r23 ;
  assign _0288_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r22 ;
  assign _0287_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r21 ;
  assign _0286_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r20 ;
  assign _0285_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r19 ;
  assign _0283_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r18 ;
  assign _0282_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r17 ;
  assign _0281_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r16 ;
  assign _0280_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r15 ;
  assign _0279_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r14 ;
  assign _0278_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r13 ;
  assign _0277_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r12 ;
  assign _0276_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r11 ;
  assign _0275_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r10 ;
  assign _0274_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r9 ;
  assign _0273_ = rst ? 16'b0000000000000000 : \addr_fifo.in ;
  assign _0342_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r8 ;
  assign _0341_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r7 ;
  assign _0340_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r6 ;
  assign _0339_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r5 ;
  assign _0328_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r4 ;
  assign _0317_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r3 ;
  assign _0306_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r2 ;
  assign _0295_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r1 ;
  assign _0284_ = rst ? 16'b0000000000000000 : \all_addr_fifo.r0 ;
  always @(posedge clk)
      \data_fifo.r1  <= _0354_;
  always @(posedge clk)
      \data_fifo.r2  <= _0365_;
  always @(posedge clk)
      \data_fifo.r3  <= _0376_;
  always @(posedge clk)
      \data_fifo.r4  <= _0387_;
  always @(posedge clk)
      \data_fifo.r5  <= _0398_;
  always @(posedge clk)
      \data_fifo.r6  <= _0409_;
  always @(posedge clk)
      \data_fifo.r7  <= _0410_;
  always @(posedge clk)
      \data_fifo.r8  <= _0411_;
  always @(posedge clk)
      \data_fifo.r9  <= _0412_;
  always @(posedge clk)
      \data_fifo.r0  <= _0343_;
  always @(posedge clk)
      \data_fifo.r10  <= _0344_;
  always @(posedge clk)
      \data_fifo.r11  <= _0345_;
  always @(posedge clk)
      \data_fifo.r12  <= _0346_;
  always @(posedge clk)
      \data_fifo.r13  <= _0347_;
  always @(posedge clk)
      \data_fifo.r14  <= _0348_;
  always @(posedge clk)
      \data_fifo.r15  <= _0349_;
  always @(posedge clk)
      \data_fifo.r16  <= _0350_;
  always @(posedge clk)
      \data_fifo.r17  <= _0351_;
  always @(posedge clk)
      \data_fifo.r18  <= _0352_;
  always @(posedge clk)
      \data_fifo.r19  <= _0353_;
  always @(posedge clk)
      \data_fifo.r20  <= _0355_;
  always @(posedge clk)
      \data_fifo.r21  <= _0356_;
  always @(posedge clk)
      \data_fifo.r22  <= _0357_;
  always @(posedge clk)
      \data_fifo.r23  <= _0358_;
  always @(posedge clk)
      \data_fifo.r24  <= _0359_;
  always @(posedge clk)
      \data_fifo.r25  <= _0360_;
  always @(posedge clk)
      \data_fifo.r26  <= _0361_;
  always @(posedge clk)
      \data_fifo.r27  <= _0362_;
  always @(posedge clk)
      \data_fifo.r28  <= _0363_;
  always @(posedge clk)
      \data_fifo.r29  <= _0364_;
  always @(posedge clk)
      \data_fifo.r30  <= _0366_;
  always @(posedge clk)
      \data_fifo.r31  <= _0367_;
  always @(posedge clk)
      \data_fifo.r32  <= _0368_;
  always @(posedge clk)
      \data_fifo.r33  <= _0369_;
  always @(posedge clk)
      \data_fifo.r34  <= _0370_;
  always @(posedge clk)
      \data_fifo.r35  <= _0371_;
  always @(posedge clk)
      \data_fifo.r36  <= _0372_;
  always @(posedge clk)
      \data_fifo.r37  <= _0373_;
  always @(posedge clk)
      \data_fifo.r38  <= _0374_;
  always @(posedge clk)
      \data_fifo.r39  <= _0375_;
  always @(posedge clk)
      \data_fifo.r40  <= _0377_;
  always @(posedge clk)
      \data_fifo.r41  <= _0378_;
  always @(posedge clk)
      \data_fifo.r42  <= _0379_;
  always @(posedge clk)
      \data_fifo.r43  <= _0380_;
  always @(posedge clk)
      \data_fifo.r44  <= _0381_;
  always @(posedge clk)
      \data_fifo.r45  <= _0382_;
  always @(posedge clk)
      \data_fifo.r46  <= _0383_;
  always @(posedge clk)
      \data_fifo.r47  <= _0384_;
  always @(posedge clk)
      \data_fifo.r48  <= _0385_;
  always @(posedge clk)
      \data_fifo.r49  <= _0386_;
  always @(posedge clk)
      \data_fifo.r50  <= _0388_;
  always @(posedge clk)
      \data_fifo.r51  <= _0389_;
  always @(posedge clk)
      \data_fifo.r52  <= _0390_;
  always @(posedge clk)
      \data_fifo.r53  <= _0391_;
  always @(posedge clk)
      \data_fifo.r54  <= _0392_;
  always @(posedge clk)
      \data_fifo.r55  <= _0393_;
  always @(posedge clk)
      \data_fifo.r56  <= _0394_;
  always @(posedge clk)
      \data_fifo.r57  <= _0395_;
  always @(posedge clk)
      \data_fifo.r58  <= _0396_;
  always @(posedge clk)
      \data_fifo.r59  <= _0397_;
  always @(posedge clk)
      \data_fifo.r60  <= _0399_;
  always @(posedge clk)
      \data_fifo.r61  <= _0400_;
  always @(posedge clk)
      \data_fifo.r62  <= _0401_;
  always @(posedge clk)
      \data_fifo.r63  <= _0402_;
  always @(posedge clk)
      \data_fifo.r64  <= _0403_;
  always @(posedge clk)
      \data_fifo.r65  <= _0404_;
  always @(posedge clk)
      \data_fifo.r66  <= _0405_;
  always @(posedge clk)
      \data_fifo.r67  <= _0406_;
  always @(posedge clk)
      \data_fifo.r68  <= _0407_;
  always @(posedge clk)
      \data_fifo.r69  <= _0408_;
  assign _0413_ = \addr_fifo.wr  ? \data_fifo.r68  : \data_fifo.r69 ;
  assign _0408_ = rst ? 8'b00000000 : _0413_;
  assign _0414_ = \addr_fifo.wr  ? \data_fifo.r67  : \data_fifo.r68 ;
  assign _0407_ = rst ? 8'b00000000 : _0414_;
  assign _0415_ = \addr_fifo.wr  ? \data_fifo.r66  : \data_fifo.r67 ;
  assign _0406_ = rst ? 8'b00000000 : _0415_;
  assign _0416_ = \addr_fifo.wr  ? \data_fifo.r65  : \data_fifo.r66 ;
  assign _0405_ = rst ? 8'b00000000 : _0416_;
  assign _0417_ = \addr_fifo.wr  ? \data_fifo.r64  : \data_fifo.r65 ;
  assign _0404_ = rst ? 8'b00000000 : _0417_;
  assign _0418_ = \addr_fifo.wr  ? \data_fifo.r63  : \data_fifo.r64 ;
  assign _0403_ = rst ? 8'b00000000 : _0418_;
  assign _0419_ = \addr_fifo.wr  ? \data_fifo.r62  : \data_fifo.r63 ;
  assign _0402_ = rst ? 8'b00000000 : _0419_;
  assign _0420_ = \addr_fifo.wr  ? \data_fifo.r61  : \data_fifo.r62 ;
  assign _0401_ = rst ? 8'b00000000 : _0420_;
  assign _0421_ = \addr_fifo.wr  ? \data_fifo.r60  : \data_fifo.r61 ;
  assign _0400_ = rst ? 8'b00000000 : _0421_;
  assign _0422_ = \addr_fifo.wr  ? \data_fifo.r59  : \data_fifo.r60 ;
  assign _0399_ = rst ? 8'b00000000 : _0422_;
  assign _0423_ = \addr_fifo.wr  ? \data_fifo.r58  : \data_fifo.r59 ;
  assign _0397_ = rst ? 8'b00000000 : _0423_;
  assign _0424_ = \addr_fifo.wr  ? \data_fifo.r57  : \data_fifo.r58 ;
  assign _0396_ = rst ? 8'b00000000 : _0424_;
  assign _0425_ = \addr_fifo.wr  ? \data_fifo.r56  : \data_fifo.r57 ;
  assign _0395_ = rst ? 8'b00000000 : _0425_;
  assign _0426_ = \addr_fifo.wr  ? \data_fifo.r55  : \data_fifo.r56 ;
  assign _0394_ = rst ? 8'b00000000 : _0426_;
  assign _0427_ = \addr_fifo.wr  ? \data_fifo.r54  : \data_fifo.r55 ;
  assign _0393_ = rst ? 8'b00000000 : _0427_;
  assign _0428_ = \addr_fifo.wr  ? \data_fifo.r53  : \data_fifo.r54 ;
  assign _0392_ = rst ? 8'b00000000 : _0428_;
  assign _0429_ = \addr_fifo.wr  ? \data_fifo.r52  : \data_fifo.r53 ;
  assign _0391_ = rst ? 8'b00000000 : _0429_;
  assign _0430_ = \addr_fifo.wr  ? \data_fifo.r51  : \data_fifo.r52 ;
  assign _0390_ = rst ? 8'b00000000 : _0430_;
  assign _0431_ = \addr_fifo.wr  ? \data_fifo.r50  : \data_fifo.r51 ;
  assign _0389_ = rst ? 8'b00000000 : _0431_;
  assign _0432_ = \addr_fifo.wr  ? \data_fifo.r49  : \data_fifo.r50 ;
  assign _0388_ = rst ? 8'b00000000 : _0432_;
  assign _0433_ = \addr_fifo.wr  ? \data_fifo.r48  : \data_fifo.r49 ;
  assign _0386_ = rst ? 8'b00000000 : _0433_;
  assign _0434_ = \addr_fifo.wr  ? \data_fifo.r47  : \data_fifo.r48 ;
  assign _0385_ = rst ? 8'b00000000 : _0434_;
  assign _0435_ = \addr_fifo.wr  ? \data_fifo.r46  : \data_fifo.r47 ;
  assign _0384_ = rst ? 8'b00000000 : _0435_;
  assign _0436_ = \addr_fifo.wr  ? \data_fifo.r45  : \data_fifo.r46 ;
  assign _0383_ = rst ? 8'b00000000 : _0436_;
  assign _0437_ = \addr_fifo.wr  ? \data_fifo.r44  : \data_fifo.r45 ;
  assign _0382_ = rst ? 8'b00000000 : _0437_;
  assign _0438_ = \addr_fifo.wr  ? \data_fifo.r43  : \data_fifo.r44 ;
  assign _0381_ = rst ? 8'b00000000 : _0438_;
  assign _0439_ = \addr_fifo.wr  ? \data_fifo.r42  : \data_fifo.r43 ;
  assign _0380_ = rst ? 8'b00000000 : _0439_;
  assign _0440_ = \addr_fifo.wr  ? \data_fifo.r41  : \data_fifo.r42 ;
  assign _0379_ = rst ? 8'b00000000 : _0440_;
  assign _0441_ = \addr_fifo.wr  ? \data_fifo.r40  : \data_fifo.r41 ;
  assign _0378_ = rst ? 8'b00000000 : _0441_;
  assign _0442_ = \addr_fifo.wr  ? \data_fifo.r39  : \data_fifo.r40 ;
  assign _0377_ = rst ? 8'b00000000 : _0442_;
  assign _0443_ = \addr_fifo.wr  ? \data_fifo.r38  : \data_fifo.r39 ;
  assign _0375_ = rst ? 8'b00000000 : _0443_;
  assign _0444_ = \addr_fifo.wr  ? \data_fifo.r37  : \data_fifo.r38 ;
  assign _0374_ = rst ? 8'b00000000 : _0444_;
  assign _0445_ = \addr_fifo.wr  ? \data_fifo.r36  : \data_fifo.r37 ;
  assign _0373_ = rst ? 8'b00000000 : _0445_;
  assign _0446_ = \addr_fifo.wr  ? \data_fifo.r35  : \data_fifo.r36 ;
  assign _0372_ = rst ? 8'b00000000 : _0446_;
  assign _0447_ = \addr_fifo.wr  ? \data_fifo.r34  : \data_fifo.r35 ;
  assign _0371_ = rst ? 8'b00000000 : _0447_;
  assign _0448_ = \addr_fifo.wr  ? \data_fifo.r33  : \data_fifo.r34 ;
  assign _0370_ = rst ? 8'b00000000 : _0448_;
  assign _0449_ = \addr_fifo.wr  ? \data_fifo.r32  : \data_fifo.r33 ;
  assign _0369_ = rst ? 8'b00000000 : _0449_;
  assign _0450_ = \addr_fifo.wr  ? \data_fifo.r31  : \data_fifo.r32 ;
  assign _0368_ = rst ? 8'b00000000 : _0450_;
  assign _0451_ = \addr_fifo.wr  ? \data_fifo.r30  : \data_fifo.r31 ;
  assign _0367_ = rst ? 8'b00000000 : _0451_;
  assign _0452_ = \addr_fifo.wr  ? \data_fifo.r29  : \data_fifo.r30 ;
  assign _0366_ = rst ? 8'b00000000 : _0452_;
  assign _0453_ = \addr_fifo.wr  ? \data_fifo.r28  : \data_fifo.r29 ;
  assign _0364_ = rst ? 8'b00000000 : _0453_;
  assign _0454_ = \addr_fifo.wr  ? \data_fifo.r27  : \data_fifo.r28 ;
  assign _0363_ = rst ? 8'b00000000 : _0454_;
  assign _0455_ = \addr_fifo.wr  ? \data_fifo.r26  : \data_fifo.r27 ;
  assign _0362_ = rst ? 8'b00000000 : _0455_;
  assign _0456_ = \addr_fifo.wr  ? \data_fifo.r25  : \data_fifo.r26 ;
  assign _0361_ = rst ? 8'b00000000 : _0456_;
  assign _0457_ = \addr_fifo.wr  ? \data_fifo.r24  : \data_fifo.r25 ;
  assign _0360_ = rst ? 8'b00000000 : _0457_;
  assign _0458_ = \addr_fifo.wr  ? \data_fifo.r23  : \data_fifo.r24 ;
  assign _0359_ = rst ? 8'b00000000 : _0458_;
  assign _0459_ = \addr_fifo.wr  ? \data_fifo.r22  : \data_fifo.r23 ;
  assign _0358_ = rst ? 8'b00000000 : _0459_;
  assign _0460_ = \addr_fifo.wr  ? \data_fifo.r21  : \data_fifo.r22 ;
  assign _0357_ = rst ? 8'b00000000 : _0460_;
  assign _0461_ = \addr_fifo.wr  ? \data_fifo.r20  : \data_fifo.r21 ;
  assign _0356_ = rst ? 8'b00000000 : _0461_;
  assign _0462_ = \addr_fifo.wr  ? \data_fifo.r19  : \data_fifo.r20 ;
  assign _0355_ = rst ? 8'b00000000 : _0462_;
  assign _0463_ = \addr_fifo.wr  ? \data_fifo.r18  : \data_fifo.r19 ;
  assign _0353_ = rst ? 8'b00000000 : _0463_;
  assign _0464_ = \addr_fifo.wr  ? \data_fifo.r17  : \data_fifo.r18 ;
  assign _0352_ = rst ? 8'b00000000 : _0464_;
  assign _0465_ = \addr_fifo.wr  ? \data_fifo.r16  : \data_fifo.r17 ;
  assign _0351_ = rst ? 8'b00000000 : _0465_;
  assign _0466_ = \addr_fifo.wr  ? \data_fifo.r15  : \data_fifo.r16 ;
  assign _0350_ = rst ? 8'b00000000 : _0466_;
  assign _0467_ = \addr_fifo.wr  ? \data_fifo.r14  : \data_fifo.r15 ;
  assign _0349_ = rst ? 8'b00000000 : _0467_;
  assign _0468_ = \addr_fifo.wr  ? \data_fifo.r13  : \data_fifo.r14 ;
  assign _0348_ = rst ? 8'b00000000 : _0468_;
  assign _0469_ = \addr_fifo.wr  ? \data_fifo.r12  : \data_fifo.r13 ;
  assign _0347_ = rst ? 8'b00000000 : _0469_;
  assign _0470_ = \addr_fifo.wr  ? \data_fifo.r11  : \data_fifo.r12 ;
  assign _0346_ = rst ? 8'b00000000 : _0470_;
  assign _0471_ = \addr_fifo.wr  ? \data_fifo.r10  : \data_fifo.r11 ;
  assign _0345_ = rst ? 8'b00000000 : _0471_;
  assign _0472_ = \addr_fifo.wr  ? \data_fifo.r9  : \data_fifo.r10 ;
  assign _0344_ = rst ? 8'b00000000 : _0472_;
  assign _0473_ = \addr_fifo.wr  ? \aes_top_0.xram_data_out  : \data_fifo.r0 ;
  assign _0343_ = rst ? 8'b00000000 : _0473_;
  assign _0474_ = \addr_fifo.wr  ? \data_fifo.r8  : \data_fifo.r9 ;
  assign _0412_ = rst ? 8'b00000000 : _0474_;
  assign _0475_ = \addr_fifo.wr  ? \data_fifo.r7  : \data_fifo.r8 ;
  assign _0411_ = rst ? 8'b00000000 : _0475_;
  assign _0476_ = \addr_fifo.wr  ? \data_fifo.r6  : \data_fifo.r7 ;
  assign _0410_ = rst ? 8'b00000000 : _0476_;
  assign _0477_ = \addr_fifo.wr  ? \data_fifo.r5  : \data_fifo.r6 ;
  assign _0409_ = rst ? 8'b00000000 : _0477_;
  assign _0478_ = \addr_fifo.wr  ? \data_fifo.r4  : \data_fifo.r5 ;
  assign _0398_ = rst ? 8'b00000000 : _0478_;
  assign _0479_ = \addr_fifo.wr  ? \data_fifo.r3  : \data_fifo.r4 ;
  assign _0387_ = rst ? 8'b00000000 : _0479_;
  assign _0480_ = \addr_fifo.wr  ? \data_fifo.r2  : \data_fifo.r3 ;
  assign _0376_ = rst ? 8'b00000000 : _0480_;
  assign _0481_ = \addr_fifo.wr  ? \data_fifo.r1  : \data_fifo.r2 ;
  assign _0365_ = rst ? 8'b00000000 : _0481_;
  assign _0482_ = \addr_fifo.wr  ? \data_fifo.r0  : \data_fifo.r1 ;
  assign _0354_ = rst ? 8'b00000000 : _0482_;
  always @(posedge clk)
      \wr_fifo.r1  <= _0494_;
  always @(posedge clk)
      \wr_fifo.r2  <= _0505_;
  always @(posedge clk)
      \wr_fifo.r3  <= _0516_;
  always @(posedge clk)
      \wr_fifo.r4  <= _0527_;
  always @(posedge clk)
      \wr_fifo.r5  <= _0538_;
  always @(posedge clk)
      \wr_fifo.r6  <= _0549_;
  always @(posedge clk)
      \wr_fifo.r7  <= _0550_;
  always @(posedge clk)
      \wr_fifo.r8  <= _0551_;
  always @(posedge clk)
      \wr_fifo.r9  <= _0552_;
  always @(posedge clk)
      \wr_fifo.r0  <= _0483_;
  always @(posedge clk)
      \wr_fifo.r10  <= _0484_;
  always @(posedge clk)
      \wr_fifo.r11  <= _0485_;
  always @(posedge clk)
      \wr_fifo.r12  <= _0486_;
  always @(posedge clk)
      \wr_fifo.r13  <= _0487_;
  always @(posedge clk)
      \wr_fifo.r14  <= _0488_;
  always @(posedge clk)
      \wr_fifo.r15  <= _0489_;
  always @(posedge clk)
      \wr_fifo.r16  <= _0490_;
  always @(posedge clk)
      \wr_fifo.r17  <= _0491_;
  always @(posedge clk)
      \wr_fifo.r18  <= _0492_;
  always @(posedge clk)
      \wr_fifo.r19  <= _0493_;
  always @(posedge clk)
      \wr_fifo.r20  <= _0495_;
  always @(posedge clk)
      \wr_fifo.r21  <= _0496_;
  always @(posedge clk)
      \wr_fifo.r22  <= _0497_;
  always @(posedge clk)
      \wr_fifo.r23  <= _0498_;
  always @(posedge clk)
      \wr_fifo.r24  <= _0499_;
  always @(posedge clk)
      \wr_fifo.r25  <= _0500_;
  always @(posedge clk)
      \wr_fifo.r26  <= _0501_;
  always @(posedge clk)
      \wr_fifo.r27  <= _0502_;
  always @(posedge clk)
      \wr_fifo.r28  <= _0503_;
  always @(posedge clk)
      \wr_fifo.r29  <= _0504_;
  always @(posedge clk)
      \wr_fifo.r30  <= _0506_;
  always @(posedge clk)
      \wr_fifo.r31  <= _0507_;
  always @(posedge clk)
      \wr_fifo.r32  <= _0508_;
  always @(posedge clk)
      \wr_fifo.r33  <= _0509_;
  always @(posedge clk)
      \wr_fifo.r34  <= _0510_;
  always @(posedge clk)
      \wr_fifo.r35  <= _0511_;
  always @(posedge clk)
      \wr_fifo.r36  <= _0512_;
  always @(posedge clk)
      \wr_fifo.r37  <= _0513_;
  always @(posedge clk)
      \wr_fifo.r38  <= _0514_;
  always @(posedge clk)
      \wr_fifo.r39  <= _0515_;
  always @(posedge clk)
      \wr_fifo.r40  <= _0517_;
  always @(posedge clk)
      \wr_fifo.r41  <= _0518_;
  always @(posedge clk)
      \wr_fifo.r42  <= _0519_;
  always @(posedge clk)
      \wr_fifo.r43  <= _0520_;
  always @(posedge clk)
      \wr_fifo.r44  <= _0521_;
  always @(posedge clk)
      \wr_fifo.r45  <= _0522_;
  always @(posedge clk)
      \wr_fifo.r46  <= _0523_;
  always @(posedge clk)
      \wr_fifo.r47  <= _0524_;
  always @(posedge clk)
      \wr_fifo.r48  <= _0525_;
  always @(posedge clk)
      \wr_fifo.r49  <= _0526_;
  always @(posedge clk)
      \wr_fifo.r50  <= _0528_;
  always @(posedge clk)
      \wr_fifo.r51  <= _0529_;
  always @(posedge clk)
      \wr_fifo.r52  <= _0530_;
  always @(posedge clk)
      \wr_fifo.r53  <= _0531_;
  always @(posedge clk)
      \wr_fifo.r54  <= _0532_;
  always @(posedge clk)
      \wr_fifo.r55  <= _0533_;
  always @(posedge clk)
      \wr_fifo.r56  <= _0534_;
  always @(posedge clk)
      \wr_fifo.r57  <= _0535_;
  always @(posedge clk)
      \wr_fifo.r58  <= _0536_;
  always @(posedge clk)
      \wr_fifo.r59  <= _0537_;
  always @(posedge clk)
      \wr_fifo.r60  <= _0539_;
  always @(posedge clk)
      \wr_fifo.r61  <= _0540_;
  always @(posedge clk)
      \wr_fifo.r62  <= _0541_;
  always @(posedge clk)
      \wr_fifo.r63  <= _0542_;
  always @(posedge clk)
      \wr_fifo.r64  <= _0543_;
  always @(posedge clk)
      \wr_fifo.r65  <= _0544_;
  always @(posedge clk)
      \wr_fifo.r66  <= _0545_;
  always @(posedge clk)
      \wr_fifo.r67  <= _0546_;
  always @(posedge clk)
      \wr_fifo.r68  <= _0547_;
  always @(posedge clk)
      \wr_fifo.r69  <= _0548_;
  assign _0553_ = \addr_fifo.wr  ? \wr_fifo.r68  : \wr_fifo.r69 ;
  assign _0548_ = rst ? 1'b0 : _0553_;
  assign _0554_ = \addr_fifo.wr  ? \wr_fifo.r67  : \wr_fifo.r68 ;
  assign _0547_ = rst ? 1'b0 : _0554_;
  assign _0555_ = \addr_fifo.wr  ? \wr_fifo.r66  : \wr_fifo.r67 ;
  assign _0546_ = rst ? 1'b0 : _0555_;
  assign _0556_ = \addr_fifo.wr  ? \wr_fifo.r65  : \wr_fifo.r66 ;
  assign _0545_ = rst ? 1'b0 : _0556_;
  assign _0557_ = \addr_fifo.wr  ? \wr_fifo.r64  : \wr_fifo.r65 ;
  assign _0544_ = rst ? 1'b0 : _0557_;
  assign _0558_ = \addr_fifo.wr  ? \wr_fifo.r63  : \wr_fifo.r64 ;
  assign _0543_ = rst ? 1'b0 : _0558_;
  assign _0559_ = \addr_fifo.wr  ? \wr_fifo.r62  : \wr_fifo.r63 ;
  assign _0542_ = rst ? 1'b0 : _0559_;
  assign _0560_ = \addr_fifo.wr  ? \wr_fifo.r61  : \wr_fifo.r62 ;
  assign _0541_ = rst ? 1'b0 : _0560_;
  assign _0561_ = \addr_fifo.wr  ? \wr_fifo.r60  : \wr_fifo.r61 ;
  assign _0540_ = rst ? 1'b0 : _0561_;
  assign _0562_ = \addr_fifo.wr  ? \wr_fifo.r59  : \wr_fifo.r60 ;
  assign _0539_ = rst ? 1'b0 : _0562_;
  assign _0563_ = \addr_fifo.wr  ? \wr_fifo.r58  : \wr_fifo.r59 ;
  assign _0537_ = rst ? 1'b0 : _0563_;
  assign _0564_ = \addr_fifo.wr  ? \wr_fifo.r57  : \wr_fifo.r58 ;
  assign _0536_ = rst ? 1'b0 : _0564_;
  assign _0565_ = \addr_fifo.wr  ? \wr_fifo.r56  : \wr_fifo.r57 ;
  assign _0535_ = rst ? 1'b0 : _0565_;
  assign _0566_ = \addr_fifo.wr  ? \wr_fifo.r55  : \wr_fifo.r56 ;
  assign _0534_ = rst ? 1'b0 : _0566_;
  assign _0567_ = \addr_fifo.wr  ? \wr_fifo.r54  : \wr_fifo.r55 ;
  assign _0533_ = rst ? 1'b0 : _0567_;
  assign _0568_ = \addr_fifo.wr  ? \wr_fifo.r53  : \wr_fifo.r54 ;
  assign _0532_ = rst ? 1'b0 : _0568_;
  assign _0569_ = \addr_fifo.wr  ? \wr_fifo.r52  : \wr_fifo.r53 ;
  assign _0531_ = rst ? 1'b0 : _0569_;
  assign _0570_ = \addr_fifo.wr  ? \wr_fifo.r51  : \wr_fifo.r52 ;
  assign _0530_ = rst ? 1'b0 : _0570_;
  assign _0571_ = \addr_fifo.wr  ? \wr_fifo.r50  : \wr_fifo.r51 ;
  assign _0529_ = rst ? 1'b0 : _0571_;
  assign _0572_ = \addr_fifo.wr  ? \wr_fifo.r49  : \wr_fifo.r50 ;
  assign _0528_ = rst ? 1'b0 : _0572_;
  assign _0573_ = \addr_fifo.wr  ? \wr_fifo.r48  : \wr_fifo.r49 ;
  assign _0526_ = rst ? 1'b0 : _0573_;
  assign _0574_ = \addr_fifo.wr  ? \wr_fifo.r47  : \wr_fifo.r48 ;
  assign _0525_ = rst ? 1'b0 : _0574_;
  assign _0575_ = \addr_fifo.wr  ? \wr_fifo.r46  : \wr_fifo.r47 ;
  assign _0524_ = rst ? 1'b0 : _0575_;
  assign _0576_ = \addr_fifo.wr  ? \wr_fifo.r45  : \wr_fifo.r46 ;
  assign _0523_ = rst ? 1'b0 : _0576_;
  assign _0577_ = \addr_fifo.wr  ? \wr_fifo.r44  : \wr_fifo.r45 ;
  assign _0522_ = rst ? 1'b0 : _0577_;
  assign _0578_ = \addr_fifo.wr  ? \wr_fifo.r43  : \wr_fifo.r44 ;
  assign _0521_ = rst ? 1'b0 : _0578_;
  assign _0579_ = \addr_fifo.wr  ? \wr_fifo.r42  : \wr_fifo.r43 ;
  assign _0520_ = rst ? 1'b0 : _0579_;
  assign _0580_ = \addr_fifo.wr  ? \wr_fifo.r41  : \wr_fifo.r42 ;
  assign _0519_ = rst ? 1'b0 : _0580_;
  assign _0581_ = \addr_fifo.wr  ? \wr_fifo.r40  : \wr_fifo.r41 ;
  assign _0518_ = rst ? 1'b0 : _0581_;
  assign _0582_ = \addr_fifo.wr  ? \wr_fifo.r39  : \wr_fifo.r40 ;
  assign _0517_ = rst ? 1'b0 : _0582_;
  assign _0583_ = \addr_fifo.wr  ? \wr_fifo.r38  : \wr_fifo.r39 ;
  assign _0515_ = rst ? 1'b0 : _0583_;
  assign _0584_ = \addr_fifo.wr  ? \wr_fifo.r37  : \wr_fifo.r38 ;
  assign _0514_ = rst ? 1'b0 : _0584_;
  assign _0585_ = \addr_fifo.wr  ? \wr_fifo.r36  : \wr_fifo.r37 ;
  assign _0513_ = rst ? 1'b0 : _0585_;
  assign _0586_ = \addr_fifo.wr  ? \wr_fifo.r35  : \wr_fifo.r36 ;
  assign _0512_ = rst ? 1'b0 : _0586_;
  assign _0587_ = \addr_fifo.wr  ? \wr_fifo.r34  : \wr_fifo.r35 ;
  assign _0511_ = rst ? 1'b0 : _0587_;
  assign _0588_ = \addr_fifo.wr  ? \wr_fifo.r33  : \wr_fifo.r34 ;
  assign _0510_ = rst ? 1'b0 : _0588_;
  assign _0589_ = \addr_fifo.wr  ? \wr_fifo.r32  : \wr_fifo.r33 ;
  assign _0509_ = rst ? 1'b0 : _0589_;
  assign _0590_ = \addr_fifo.wr  ? \wr_fifo.r31  : \wr_fifo.r32 ;
  assign _0508_ = rst ? 1'b0 : _0590_;
  assign _0591_ = \addr_fifo.wr  ? \wr_fifo.r30  : \wr_fifo.r31 ;
  assign _0507_ = rst ? 1'b0 : _0591_;
  assign _0592_ = \addr_fifo.wr  ? \wr_fifo.r29  : \wr_fifo.r30 ;
  assign _0506_ = rst ? 1'b0 : _0592_;
  assign _0593_ = \addr_fifo.wr  ? \wr_fifo.r28  : \wr_fifo.r29 ;
  assign _0504_ = rst ? 1'b0 : _0593_;
  assign _0594_ = \addr_fifo.wr  ? \wr_fifo.r27  : \wr_fifo.r28 ;
  assign _0503_ = rst ? 1'b0 : _0594_;
  assign _0595_ = \addr_fifo.wr  ? \wr_fifo.r26  : \wr_fifo.r27 ;
  assign _0502_ = rst ? 1'b0 : _0595_;
  assign _0596_ = \addr_fifo.wr  ? \wr_fifo.r25  : \wr_fifo.r26 ;
  assign _0501_ = rst ? 1'b0 : _0596_;
  assign _0597_ = \addr_fifo.wr  ? \wr_fifo.r24  : \wr_fifo.r25 ;
  assign _0500_ = rst ? 1'b0 : _0597_;
  assign _0598_ = \addr_fifo.wr  ? \wr_fifo.r23  : \wr_fifo.r24 ;
  assign _0499_ = rst ? 1'b0 : _0598_;
  assign _0599_ = \addr_fifo.wr  ? \wr_fifo.r22  : \wr_fifo.r23 ;
  assign _0498_ = rst ? 1'b0 : _0599_;
  assign _0600_ = \addr_fifo.wr  ? \wr_fifo.r21  : \wr_fifo.r22 ;
  assign _0497_ = rst ? 1'b0 : _0600_;
  assign _0601_ = \addr_fifo.wr  ? \wr_fifo.r20  : \wr_fifo.r21 ;
  assign _0496_ = rst ? 1'b0 : _0601_;
  assign _0602_ = \addr_fifo.wr  ? \wr_fifo.r19  : \wr_fifo.r20 ;
  assign _0495_ = rst ? 1'b0 : _0602_;
  assign _0603_ = \addr_fifo.wr  ? \wr_fifo.r18  : \wr_fifo.r19 ;
  assign _0493_ = rst ? 1'b0 : _0603_;
  assign _0604_ = \addr_fifo.wr  ? \wr_fifo.r17  : \wr_fifo.r18 ;
  assign _0492_ = rst ? 1'b0 : _0604_;
  assign _0605_ = \addr_fifo.wr  ? \wr_fifo.r16  : \wr_fifo.r17 ;
  assign _0491_ = rst ? 1'b0 : _0605_;
  assign _0606_ = \addr_fifo.wr  ? \wr_fifo.r15  : \wr_fifo.r16 ;
  assign _0490_ = rst ? 1'b0 : _0606_;
  assign _0607_ = \addr_fifo.wr  ? \wr_fifo.r14  : \wr_fifo.r15 ;
  assign _0489_ = rst ? 1'b0 : _0607_;
  assign _0608_ = \addr_fifo.wr  ? \wr_fifo.r13  : \wr_fifo.r14 ;
  assign _0488_ = rst ? 1'b0 : _0608_;
  assign _0609_ = \addr_fifo.wr  ? \wr_fifo.r12  : \wr_fifo.r13 ;
  assign _0487_ = rst ? 1'b0 : _0609_;
  assign _0610_ = \addr_fifo.wr  ? \wr_fifo.r11  : \wr_fifo.r12 ;
  assign _0486_ = rst ? 1'b0 : _0610_;
  assign _0611_ = \addr_fifo.wr  ? \wr_fifo.r10  : \wr_fifo.r11 ;
  assign _0485_ = rst ? 1'b0 : _0611_;
  assign _0612_ = \addr_fifo.wr  ? \wr_fifo.r9  : \wr_fifo.r10 ;
  assign _0484_ = rst ? 1'b0 : _0612_;
  assign _0613_ = \addr_fifo.wr  ? 1'b1 : \wr_fifo.r0 ;
  assign _0483_ = rst ? 1'b0 : _0613_;
  assign _0614_ = \addr_fifo.wr  ? \wr_fifo.r8  : \wr_fifo.r9 ;
  assign _0552_ = rst ? 1'b0 : _0614_;
  assign _0615_ = \addr_fifo.wr  ? \wr_fifo.r7  : \wr_fifo.r8 ;
  assign _0551_ = rst ? 1'b0 : _0615_;
  assign _0616_ = \addr_fifo.wr  ? \wr_fifo.r6  : \wr_fifo.r7 ;
  assign _0550_ = rst ? 1'b0 : _0616_;
  assign _0617_ = \addr_fifo.wr  ? \wr_fifo.r5  : \wr_fifo.r6 ;
  assign _0549_ = rst ? 1'b0 : _0617_;
  assign _0618_ = \addr_fifo.wr  ? \wr_fifo.r4  : \wr_fifo.r5 ;
  assign _0538_ = rst ? 1'b0 : _0618_;
  assign _0619_ = \addr_fifo.wr  ? \wr_fifo.r3  : \wr_fifo.r4 ;
  assign _0527_ = rst ? 1'b0 : _0619_;
  assign _0620_ = \addr_fifo.wr  ? \wr_fifo.r2  : \wr_fifo.r3 ;
  assign _0516_ = rst ? 1'b0 : _0620_;
  assign _0621_ = \addr_fifo.wr  ? \wr_fifo.r1  : \wr_fifo.r2 ;
  assign _0505_ = rst ? 1'b0 : _0621_;
  assign _0622_ = \addr_fifo.wr  ? \wr_fifo.r0  : \wr_fifo.r1 ;
  assign _0494_ = rst ? 1'b0 : _0622_;
  aes_128 \aes_top_0.aes_128_i  (
    .clk(clk),
    .key(\aes_top_0.aes_reg_key0_i.reg_out ),
    .out(\aes_top_0.aes_out ),
    .state(\aes_top_0.uaes_ctr )
  );
  assign ack = \aes_top_0.ack ;
  assign \addr_fifo.ack  = \aes_top_0.xram_ack ;
  assign \addr_fifo.clk  = clk;
  assign \addr_fifo.out  = \addr_fifo.r69 ;
  assign \addr_fifo.rst  = rst;
  assign \addr_fifo.stb  = \aes_top_0.xram_ack ;
  assign addr_fifo_out = \addr_fifo.r69 ;
  assign aes_addr = \aes_top_0.aes_reg_opaddr_i.reg_out ;
  assign aes_ctr = \aes_top_0.aes_reg_ctr_i.reg_out ;
  assign aes_key0 = \aes_top_0.aes_reg_key0_i.reg_out ;
  assign aes_len = \aes_top_0.aes_reg_oplen_i.reg_out ;
  assign aes_state = \aes_top_0.aes_reg_state ;
  assign aes_step = \aes_top_0.aes_step ;
  assign \aes_top_0.addr  = addr;
  assign \aes_top_0.aes_addr  = \aes_top_0.aes_reg_opaddr_i.reg_out ;
  assign \aes_top_0.aes_ctr  = \aes_top_0.aes_reg_ctr_i.reg_out ;
  assign \aes_top_0.aes_curr_key  = \aes_top_0.aes_reg_key0_i.reg_out ;
  assign \aes_top_0.aes_key0  = \aes_top_0.aes_reg_key0_i.reg_out ;
  assign \aes_top_0.aes_len  = \aes_top_0.aes_reg_oplen_i.reg_out ;
  assign \aes_top_0.aes_reg_ctr  = \aes_top_0.aes_reg_ctr_i.reg_out ;
  assign \aes_top_0.aes_reg_ctr_i.addr  = addr[3:0];
  assign \aes_top_0.aes_reg_ctr_i.clk  = clk;
  assign \aes_top_0.aes_reg_ctr_i.data_in  = data_in;
  assign \aes_top_0.aes_reg_ctr_i.data_out  = \aes_top_0.aes_ctr_dataout ;
  assign \aes_top_0.aes_reg_ctr_i.data_out_mux  = \aes_top_0.aes_ctr_dataout ;
  assign \aes_top_0.aes_reg_ctr_i.rst  = rst;
  assign \aes_top_0.aes_reg_key0  = \aes_top_0.aes_reg_key0_i.reg_out ;
  assign \aes_top_0.aes_reg_key0_i.addr  = addr[3:0];
  assign \aes_top_0.aes_reg_key0_i.clk  = clk;
  assign \aes_top_0.aes_reg_key0_i.data_in  = data_in;
  assign \aes_top_0.aes_reg_key0_i.data_out  = \aes_top_0.aes_key0_dataout ;
  assign \aes_top_0.aes_reg_key0_i.data_out_mux  = \aes_top_0.aes_key0_dataout ;
  assign \aes_top_0.aes_reg_key0_i.rst  = rst;
  assign \aes_top_0.aes_reg_opaddr  = \aes_top_0.aes_reg_opaddr_i.reg_out ;
  assign \aes_top_0.aes_reg_opaddr_i.addr  = addr[0];
  assign \aes_top_0.aes_reg_opaddr_i.clk  = clk;
  assign \aes_top_0.aes_reg_opaddr_i.data_in  = data_in;
  assign \aes_top_0.aes_reg_opaddr_i.data_out  = \aes_top_0.aes_addr_dataout ;
  assign \aes_top_0.aes_reg_opaddr_i.data_out_mux  = \aes_top_0.aes_addr_dataout ;
  assign \aes_top_0.aes_reg_opaddr_i.rst  = rst;
  assign \aes_top_0.aes_reg_oplen  = \aes_top_0.aes_reg_oplen_i.reg_out ;
  assign \aes_top_0.aes_reg_oplen_i.addr  = addr[0];
  assign \aes_top_0.aes_reg_oplen_i.clk  = clk;
  assign \aes_top_0.aes_reg_oplen_i.data_in  = data_in;
  assign \aes_top_0.aes_reg_oplen_i.data_out  = \aes_top_0.aes_len_dataout ;
  assign \aes_top_0.aes_reg_oplen_i.data_out_mux  = \aes_top_0.aes_len_dataout ;
  assign \aes_top_0.aes_reg_oplen_i.rst  = rst;
  assign \aes_top_0.aes_reg_state_next_idle  = \aes_top_0.reset_byte_counter ;
  assign \aes_top_0.aes_reg_state_next_operate  = \aes_top_0.aes_time_enough ;
  assign \aes_top_0.aes_state  = \aes_top_0.aes_reg_state ;
  assign \aes_top_0.aes_state_write_data  = \addr_fifo.wr ;
  assign \aes_top_0.clk  = clk;
  assign \aes_top_0.data_in  = data_in;
  assign \aes_top_0.incr_byte_counter  = \aes_top_0.xram_ack ;
  assign \aes_top_0.rst  = rst;
  assign \aes_top_0.sel_reg_addr  = \aes_top_0.aes_reg_opaddr_i.en ;
  assign \aes_top_0.sel_reg_ctr  = \aes_top_0.aes_reg_ctr_i.en ;
  assign \aes_top_0.sel_reg_key0  = \aes_top_0.aes_reg_key0_i.en ;
  assign \aes_top_0.sel_reg_len  = \aes_top_0.aes_reg_oplen_i.en ;
  assign \aes_top_0.start_op  = \aes_top_0.reset_byte_counter ;
  assign \aes_top_0.stb  = stb;
  assign \aes_top_0.wr  = wr;
  assign \aes_top_0.xram_addr  = \addr_fifo.in ;
  assign \aes_top_0.xram_data_in  = xram_data_in;
  assign \aes_top_0.xram_stb  = \aes_top_0.xram_ack ;
  assign \aes_top_0.xram_wr  = \addr_fifo.wr ;
  assign \all_addr_fifo.ack  = \aes_top_0.xram_ack ;
  assign \all_addr_fifo.clk  = clk;
  assign \all_addr_fifo.in  = \addr_fifo.in ;
  assign \all_addr_fifo.out  = \addr_fifo.r69 ;
  assign \all_addr_fifo.r69  = \addr_fifo.r69 ;
  assign \all_addr_fifo.rst  = rst;
  assign \all_addr_fifo.stb  = \aes_top_0.xram_ack ;
  assign \data_fifo.ack  = \aes_top_0.xram_ack ;
  assign \data_fifo.clk  = clk;
  assign \data_fifo.in  = \aes_top_0.xram_data_out ;
  assign \data_fifo.out  = \data_fifo.r69 ;
  assign \data_fifo.rst  = rst;
  assign \data_fifo.stb  = \aes_top_0.xram_ack ;
  assign \data_fifo.wr  = \addr_fifo.wr ;
  assign data_fifo_out = \data_fifo.r69 ;
  assign data_out = \aes_top_0.data_out ;
  assign \wr_fifo.ack  = \aes_top_0.xram_ack ;
  assign \wr_fifo.clk  = clk;
  assign \wr_fifo.in  = \addr_fifo.wr ;
  assign \wr_fifo.out  = \wr_fifo.r69 ;
  assign \wr_fifo.rst  = rst;
  assign \wr_fifo.stb  = \aes_top_0.xram_ack ;
  assign \wr_fifo.wr  = \addr_fifo.wr ;
  assign wr_fifo_out = \wr_fifo.r69 ;
  assign xram_ack = \aes_top_0.xram_ack ;
  assign xram_addr = \addr_fifo.in ;
  assign xram_data_out = \aes_top_0.xram_data_out ;
  assign xram_stb = \aes_top_0.xram_ack ;
  assign xram_wr = \addr_fifo.wr ;
endmodule
