{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669811543579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669811543582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 18:02:23 2022 " "Processing started: Wed Nov 30 18:02:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669811543582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669811543582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c IITB_RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669811543582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669811544032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551418 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669811551418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 7 3 " "Found 7 design units, including 3 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add " "Found design unit 1: add" {  } { { "adder.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_adder-basic " "Found design unit 2: full_adder-basic" {  } { { "adder.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/adder.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 carry_generate-basic " "Found design unit 3: carry_generate-basic" {  } { { "adder.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/adder.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 adder-look_ahead " "Found design unit 4: adder-look_ahead" {  } { { "adder.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/adder.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551429 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "adder.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/adder.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551429 ""} { "Info" "ISGN_ENTITY_NAME" "2 carry_generate " "Found entity 2: carry_generate" {  } { { "adder.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/adder.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551429 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder " "Found entity 3: adder" {  } { { "adder.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/adder.vhd" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669811551429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-behave " "Found design unit 1: ROM-behave" {  } { { "ROM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551442 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/ROM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669811551442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-struct " "Found design unit 1: memory-struct" {  } { { "RAM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/RAM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551453 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "RAM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/RAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669811551453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ls7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LS7-bhv " "Found design unit 1: LS7-bhv" {  } { { "LS7.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/LS7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551464 ""} { "Info" "ISGN_ENTITY_NAME" "1 LS7 " "Found entity 1: LS7" {  } { { "LS7.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/LS7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669811551464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mp_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mp_encoder-behave_ov " "Found design unit 1: mp_encoder-behave_ov" {  } { { "mp_encoder.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/mp_encoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551475 ""} { "Info" "ISGN_ENTITY_NAME" "1 mp_encoder " "Found entity 1: mp_encoder" {  } { { "mp_encoder.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/mp_encoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669811551475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_final-test " "Found design unit 1: test_final-test" {  } { { "test_final.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/test_final.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551486 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_final " "Found entity 1: test_final" {  } { { "test_final.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/test_final.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669811551486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-SE " "Found design unit 1: sign_extend-SE" {  } { { "sign_extend.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/sign_extend.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551498 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669811551498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-trial " "Found design unit 1: register_file-trial" {  } { { "register_file.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/register_file.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551510 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/register_file.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669811551510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_encoder-behave_ov " "Found design unit 1: p_encoder-behave_ov" {  } { { "p_encoder.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/p_encoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551520 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_encoder " "Found entity 1: p_encoder" {  } { { "p_encoder.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/p_encoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669811551520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-ov " "Found design unit 1: IITB_RISC-ov" {  } { { "IITB_RISC.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/IITB_RISC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551532 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "IITB_RISC.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/IITB_RISC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669811551532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-rtl " "Found design unit 1: data_path-rtl" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551544 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669811551544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_path-fsm " "Found design unit 1: control_path-fsm" {  } { { "control_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/control_path.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551555 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_path " "Found entity 1: control_path" {  } { { "control_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/control_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669811551555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic.vhd 3 1 " "Found 3 design units, including 1 entities, in source file basic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "basic.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/basic.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551568 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_reg-myOwn " "Found design unit 2: my_reg-myOwn" {  } { { "basic.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/basic.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551568 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_reg " "Found entity 1: my_reg" {  } { { "basic.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/basic.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669811551568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551579 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669811551579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669811551579 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISC " "Elaborating entity \"IITB_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669811551647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:data " "Elaborating entity \"data_path\" for hierarchy \"data_path:data\"" {  } { { "IITB_RISC.vhd" "data" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/IITB_RISC.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669811551652 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "V1 data_path.vhd(80) " "VHDL Signal Declaration warning at data_path.vhd(80): used explicit default value for signal \"V1\" because signal was never assigned a value" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 80 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669811551656 "|IITB_RISC|data_path:data"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "V2 data_path.vhd(81) " "VHDL Signal Declaration warning at data_path.vhd(81): used explicit default value for signal \"V2\" because signal was never assigned a value" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 81 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669811551656 "|IITB_RISC|data_path:data"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "V3 data_path.vhd(82) " "VHDL Signal Declaration warning at data_path.vhd(82): used explicit default value for signal \"V3\" because signal was never assigned a value" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669811551656 "|IITB_RISC|data_path:data"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PE0_OUT data_path.vhd(85) " "Verilog HDL or VHDL warning at data_path.vhd(85): object \"PE0_OUT\" assigned a value but never read" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669811551656 "|IITB_RISC|data_path:data"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU2_Z data_path.vhd(86) " "Verilog HDL or VHDL warning at data_path.vhd(86): object \"ALU2_Z\" assigned a value but never read" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669811551656 "|IITB_RISC|data_path:data"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU2_Carry data_path.vhd(86) " "Verilog HDL or VHDL warning at data_path.vhd(86): object \"ALU2_Carry\" assigned a value but never read" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669811551657 "|IITB_RISC|data_path:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg data_path:data\|my_reg:instruction_register " "Elaborating entity \"my_reg\" for hierarchy \"data_path:data\|my_reg:instruction_register\"" {  } { { "data_path.vhd" "instruction_register" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669811551659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file data_path:data\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"data_path:data\|register_file:rf\"" {  } { { "data_path.vhd" "rf" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669811551664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_encoder data_path:data\|p_encoder:pe_block " "Elaborating entity \"p_encoder\" for hierarchy \"data_path:data\|p_encoder:pe_block\"" {  } { { "data_path.vhd" "pe_block" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669811551673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mp_encoder data_path:data\|mp_encoder:mpe_block " "Elaborating entity \"mp_encoder\" for hierarchy \"data_path:data\|mp_encoder:mpe_block\"" {  } { { "data_path.vhd" "mpe_block" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669811551680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend data_path:data\|sign_extend:sign_extend_1 " "Elaborating entity \"sign_extend\" for hierarchy \"data_path:data\|sign_extend:sign_extend_1\"" {  } { { "data_path.vhd" "sign_extend_1" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669811551688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu data_path:data\|alu:alu_instance_1 " "Elaborating entity \"alu\" for hierarchy \"data_path:data\|alu:alu_instance_1\"" {  } { { "data_path.vhd" "alu_instance_1" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669811551695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder data_path:data\|alu:alu_instance_1\|adder:ADD0 " "Elaborating entity \"adder\" for hierarchy \"data_path:data\|alu:alu_instance_1\|adder:ADD0\"" {  } { { "alu.vhd" "ADD0" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/alu.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669811551701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder data_path:data\|alu:alu_instance_1\|adder:ADD0\|full_adder:\\adder_element:0:ADDX " "Elaborating entity \"full_adder\" for hierarchy \"data_path:data\|alu:alu_instance_1\|adder:ADD0\|full_adder:\\adder_element:0:ADDX\"" {  } { { "adder.vhd" "\\adder_element:0:ADDX" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/adder.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669811551707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_generate data_path:data\|alu:alu_instance_1\|adder:ADD0\|carry_generate:\\carry_element:0:CARRYX " "Elaborating entity \"carry_generate\" for hierarchy \"data_path:data\|alu:alu_instance_1\|adder:ADD0\|carry_generate:\\carry_element:0:CARRYX\"" {  } { { "adder.vhd" "\\carry_element:0:CARRYX" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/adder.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669811551713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory data_path:data\|memory:mem " "Elaborating entity \"memory\" for hierarchy \"data_path:data\|memory:mem\"" {  } { { "data_path.vhd" "mem" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669811551721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM data_path:data\|ROM:instruct_mem " "Elaborating entity \"ROM\" for hierarchy \"data_path:data\|ROM:instruct_mem\"" {  } { { "data_path.vhd" "instruct_mem" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669811552099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg data_path:data\|my_reg:Y " "Elaborating entity \"my_reg\" for hierarchy \"data_path:data\|my_reg:Y\"" {  } { { "data_path.vhd" "Y" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669811552149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_reg data_path:data\|my_reg:Carry_CCR " "Elaborating entity \"my_reg\" for hierarchy \"data_path:data\|my_reg:Carry_CCR\"" {  } { { "data_path.vhd" "Carry_CCR" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669811552151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LS7 data_path:data\|LS7:LS_7 " "Elaborating entity \"LS7\" for hierarchy \"data_path:data\|LS7:LS_7\"" {  } { { "data_path.vhd" "LS_7" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669811552153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_path control_path:control " "Elaborating entity \"control_path\" for hierarchy \"control_path:control\"" {  } { { "IITB_RISC.vhd" "control" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/IITB_RISC.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669811552159 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|Y_IN\[7\] " "Converted tri-state buffer \"data_path:data\|Y_IN\[7\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|Y_IN\[6\] " "Converted tri-state buffer \"data_path:data\|Y_IN\[6\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|Y_IN\[5\] " "Converted tri-state buffer \"data_path:data\|Y_IN\[5\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|Y_IN\[4\] " "Converted tri-state buffer \"data_path:data\|Y_IN\[4\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|Y_IN\[3\] " "Converted tri-state buffer \"data_path:data\|Y_IN\[3\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|Y_IN\[2\] " "Converted tri-state buffer \"data_path:data\|Y_IN\[2\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|Y_IN\[1\] " "Converted tri-state buffer \"data_path:data\|Y_IN\[1\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|Y_IN\[0\] " "Converted tri-state buffer \"data_path:data\|Y_IN\[0\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 84 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T3_IN\[0\] " "Converted tri-state buffer \"data_path:data\|T3_IN\[0\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T3_IN\[1\] " "Converted tri-state buffer \"data_path:data\|T3_IN\[1\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T3_IN\[2\] " "Converted tri-state buffer \"data_path:data\|T3_IN\[2\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T3_IN\[3\] " "Converted tri-state buffer \"data_path:data\|T3_IN\[3\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T3_IN\[4\] " "Converted tri-state buffer \"data_path:data\|T3_IN\[4\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T3_IN\[5\] " "Converted tri-state buffer \"data_path:data\|T3_IN\[5\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T3_IN\[6\] " "Converted tri-state buffer \"data_path:data\|T3_IN\[6\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T3_IN\[7\] " "Converted tri-state buffer \"data_path:data\|T3_IN\[7\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T3_IN\[8\] " "Converted tri-state buffer \"data_path:data\|T3_IN\[8\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T3_IN\[9\] " "Converted tri-state buffer \"data_path:data\|T3_IN\[9\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T3_IN\[10\] " "Converted tri-state buffer \"data_path:data\|T3_IN\[10\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T3_IN\[11\] " "Converted tri-state buffer \"data_path:data\|T3_IN\[11\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T3_IN\[12\] " "Converted tri-state buffer \"data_path:data\|T3_IN\[12\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T3_IN\[13\] " "Converted tri-state buffer \"data_path:data\|T3_IN\[13\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T3_IN\[14\] " "Converted tri-state buffer \"data_path:data\|T3_IN\[14\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T3_IN\[15\] " "Converted tri-state buffer \"data_path:data\|T3_IN\[15\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T1_IN\[0\] " "Converted tri-state buffer \"data_path:data\|T1_IN\[0\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T1_IN\[1\] " "Converted tri-state buffer \"data_path:data\|T1_IN\[1\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T1_IN\[2\] " "Converted tri-state buffer \"data_path:data\|T1_IN\[2\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T1_IN\[3\] " "Converted tri-state buffer \"data_path:data\|T1_IN\[3\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T1_IN\[4\] " "Converted tri-state buffer \"data_path:data\|T1_IN\[4\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T1_IN\[5\] " "Converted tri-state buffer \"data_path:data\|T1_IN\[5\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T1_IN\[6\] " "Converted tri-state buffer \"data_path:data\|T1_IN\[6\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T1_IN\[7\] " "Converted tri-state buffer \"data_path:data\|T1_IN\[7\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T1_IN\[8\] " "Converted tri-state buffer \"data_path:data\|T1_IN\[8\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T1_IN\[9\] " "Converted tri-state buffer \"data_path:data\|T1_IN\[9\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T1_IN\[10\] " "Converted tri-state buffer \"data_path:data\|T1_IN\[10\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T1_IN\[11\] " "Converted tri-state buffer \"data_path:data\|T1_IN\[11\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T1_IN\[12\] " "Converted tri-state buffer \"data_path:data\|T1_IN\[12\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T1_IN\[13\] " "Converted tri-state buffer \"data_path:data\|T1_IN\[13\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T1_IN\[14\] " "Converted tri-state buffer \"data_path:data\|T1_IN\[14\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|T1_IN\[15\] " "Converted tri-state buffer \"data_path:data\|T1_IN\[15\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 90 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_B\[0\] " "Converted tri-state buffer \"data_path:data\|ALU2_B\[0\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_B\[1\] " "Converted tri-state buffer \"data_path:data\|ALU2_B\[1\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_B\[2\] " "Converted tri-state buffer \"data_path:data\|ALU2_B\[2\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_B\[3\] " "Converted tri-state buffer \"data_path:data\|ALU2_B\[3\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_B\[4\] " "Converted tri-state buffer \"data_path:data\|ALU2_B\[4\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_B\[5\] " "Converted tri-state buffer \"data_path:data\|ALU2_B\[5\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_B\[6\] " "Converted tri-state buffer \"data_path:data\|ALU2_B\[6\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_B\[7\] " "Converted tri-state buffer \"data_path:data\|ALU2_B\[7\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_B\[8\] " "Converted tri-state buffer \"data_path:data\|ALU2_B\[8\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_B\[9\] " "Converted tri-state buffer \"data_path:data\|ALU2_B\[9\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_B\[10\] " "Converted tri-state buffer \"data_path:data\|ALU2_B\[10\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_B\[11\] " "Converted tri-state buffer \"data_path:data\|ALU2_B\[11\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_B\[12\] " "Converted tri-state buffer \"data_path:data\|ALU2_B\[12\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_B\[13\] " "Converted tri-state buffer \"data_path:data\|ALU2_B\[13\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_B\[14\] " "Converted tri-state buffer \"data_path:data\|ALU2_B\[14\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_B\[15\] " "Converted tri-state buffer \"data_path:data\|ALU2_B\[15\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_A\[0\] " "Converted tri-state buffer \"data_path:data\|ALU2_A\[0\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_A\[1\] " "Converted tri-state buffer \"data_path:data\|ALU2_A\[1\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_A\[2\] " "Converted tri-state buffer \"data_path:data\|ALU2_A\[2\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_A\[3\] " "Converted tri-state buffer \"data_path:data\|ALU2_A\[3\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_A\[4\] " "Converted tri-state buffer \"data_path:data\|ALU2_A\[4\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_A\[5\] " "Converted tri-state buffer \"data_path:data\|ALU2_A\[5\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_A\[6\] " "Converted tri-state buffer \"data_path:data\|ALU2_A\[6\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_A\[7\] " "Converted tri-state buffer \"data_path:data\|ALU2_A\[7\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_A\[8\] " "Converted tri-state buffer \"data_path:data\|ALU2_A\[8\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_A\[9\] " "Converted tri-state buffer \"data_path:data\|ALU2_A\[9\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_A\[10\] " "Converted tri-state buffer \"data_path:data\|ALU2_A\[10\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_A\[11\] " "Converted tri-state buffer \"data_path:data\|ALU2_A\[11\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_A\[12\] " "Converted tri-state buffer \"data_path:data\|ALU2_A\[12\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_A\[13\] " "Converted tri-state buffer \"data_path:data\|ALU2_A\[13\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_A\[14\] " "Converted tri-state buffer \"data_path:data\|ALU2_A\[14\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU2_A\[15\] " "Converted tri-state buffer \"data_path:data\|ALU2_A\[15\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_DI\[0\] " "Converted tri-state buffer \"data_path:data\|MEM_DI\[0\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_DI\[1\] " "Converted tri-state buffer \"data_path:data\|MEM_DI\[1\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_DI\[2\] " "Converted tri-state buffer \"data_path:data\|MEM_DI\[2\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_DI\[3\] " "Converted tri-state buffer \"data_path:data\|MEM_DI\[3\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_DI\[4\] " "Converted tri-state buffer \"data_path:data\|MEM_DI\[4\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_DI\[5\] " "Converted tri-state buffer \"data_path:data\|MEM_DI\[5\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_DI\[6\] " "Converted tri-state buffer \"data_path:data\|MEM_DI\[6\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_DI\[7\] " "Converted tri-state buffer \"data_path:data\|MEM_DI\[7\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_DI\[8\] " "Converted tri-state buffer \"data_path:data\|MEM_DI\[8\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_DI\[9\] " "Converted tri-state buffer \"data_path:data\|MEM_DI\[9\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_DI\[10\] " "Converted tri-state buffer \"data_path:data\|MEM_DI\[10\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_DI\[11\] " "Converted tri-state buffer \"data_path:data\|MEM_DI\[11\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_DI\[12\] " "Converted tri-state buffer \"data_path:data\|MEM_DI\[12\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_DI\[13\] " "Converted tri-state buffer \"data_path:data\|MEM_DI\[13\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_DI\[14\] " "Converted tri-state buffer \"data_path:data\|MEM_DI\[14\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_DI\[15\] " "Converted tri-state buffer \"data_path:data\|MEM_DI\[15\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_A\[0\] " "Converted tri-state buffer \"data_path:data\|MEM_A\[0\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_A\[1\] " "Converted tri-state buffer \"data_path:data\|MEM_A\[1\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_A\[2\] " "Converted tri-state buffer \"data_path:data\|MEM_A\[2\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_A\[3\] " "Converted tri-state buffer \"data_path:data\|MEM_A\[3\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_A\[4\] " "Converted tri-state buffer \"data_path:data\|MEM_A\[4\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_A\[5\] " "Converted tri-state buffer \"data_path:data\|MEM_A\[5\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_A\[6\] " "Converted tri-state buffer \"data_path:data\|MEM_A\[6\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_A\[7\] " "Converted tri-state buffer \"data_path:data\|MEM_A\[7\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_A\[8\] " "Converted tri-state buffer \"data_path:data\|MEM_A\[8\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_A\[9\] " "Converted tri-state buffer \"data_path:data\|MEM_A\[9\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|MEM_A\[10\] " "Converted tri-state buffer \"data_path:data\|MEM_A\[10\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_A1\[0\] " "Converted tri-state buffer \"data_path:data\|RF_A1\[0\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_A1\[1\] " "Converted tri-state buffer \"data_path:data\|RF_A1\[1\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_A1\[2\] " "Converted tri-state buffer \"data_path:data\|RF_A1\[2\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_D3\[0\] " "Converted tri-state buffer \"data_path:data\|RF_D3\[0\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_D3\[1\] " "Converted tri-state buffer \"data_path:data\|RF_D3\[1\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_D3\[2\] " "Converted tri-state buffer \"data_path:data\|RF_D3\[2\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_D3\[3\] " "Converted tri-state buffer \"data_path:data\|RF_D3\[3\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_D3\[4\] " "Converted tri-state buffer \"data_path:data\|RF_D3\[4\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_D3\[5\] " "Converted tri-state buffer \"data_path:data\|RF_D3\[5\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_D3\[6\] " "Converted tri-state buffer \"data_path:data\|RF_D3\[6\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_D3\[7\] " "Converted tri-state buffer \"data_path:data\|RF_D3\[7\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_D3\[8\] " "Converted tri-state buffer \"data_path:data\|RF_D3\[8\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_D3\[9\] " "Converted tri-state buffer \"data_path:data\|RF_D3\[9\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_D3\[10\] " "Converted tri-state buffer \"data_path:data\|RF_D3\[10\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_D3\[11\] " "Converted tri-state buffer \"data_path:data\|RF_D3\[11\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_D3\[12\] " "Converted tri-state buffer \"data_path:data\|RF_D3\[12\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_D3\[13\] " "Converted tri-state buffer \"data_path:data\|RF_D3\[13\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_D3\[14\] " "Converted tri-state buffer \"data_path:data\|RF_D3\[14\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_D3\[15\] " "Converted tri-state buffer \"data_path:data\|RF_D3\[15\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_A3\[0\] " "Converted tri-state buffer \"data_path:data\|RF_A3\[0\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_A3\[1\] " "Converted tri-state buffer \"data_path:data\|RF_A3\[1\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|RF_A3\[2\] " "Converted tri-state buffer \"data_path:data\|RF_A3\[2\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_B\[0\] " "Converted tri-state buffer \"data_path:data\|ALU1_B\[0\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_B\[1\] " "Converted tri-state buffer \"data_path:data\|ALU1_B\[1\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_B\[2\] " "Converted tri-state buffer \"data_path:data\|ALU1_B\[2\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_B\[3\] " "Converted tri-state buffer \"data_path:data\|ALU1_B\[3\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_B\[4\] " "Converted tri-state buffer \"data_path:data\|ALU1_B\[4\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_B\[5\] " "Converted tri-state buffer \"data_path:data\|ALU1_B\[5\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_B\[6\] " "Converted tri-state buffer \"data_path:data\|ALU1_B\[6\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_B\[7\] " "Converted tri-state buffer \"data_path:data\|ALU1_B\[7\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_B\[8\] " "Converted tri-state buffer \"data_path:data\|ALU1_B\[8\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_B\[9\] " "Converted tri-state buffer \"data_path:data\|ALU1_B\[9\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_B\[10\] " "Converted tri-state buffer \"data_path:data\|ALU1_B\[10\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_B\[11\] " "Converted tri-state buffer \"data_path:data\|ALU1_B\[11\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_B\[12\] " "Converted tri-state buffer \"data_path:data\|ALU1_B\[12\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_B\[13\] " "Converted tri-state buffer \"data_path:data\|ALU1_B\[13\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_B\[14\] " "Converted tri-state buffer \"data_path:data\|ALU1_B\[14\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_B\[15\] " "Converted tri-state buffer \"data_path:data\|ALU1_B\[15\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_A\[0\] " "Converted tri-state buffer \"data_path:data\|ALU1_A\[0\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_A\[1\] " "Converted tri-state buffer \"data_path:data\|ALU1_A\[1\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_A\[2\] " "Converted tri-state buffer \"data_path:data\|ALU1_A\[2\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_A\[3\] " "Converted tri-state buffer \"data_path:data\|ALU1_A\[3\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_A\[4\] " "Converted tri-state buffer \"data_path:data\|ALU1_A\[4\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_A\[5\] " "Converted tri-state buffer \"data_path:data\|ALU1_A\[5\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_A\[6\] " "Converted tri-state buffer \"data_path:data\|ALU1_A\[6\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_A\[7\] " "Converted tri-state buffer \"data_path:data\|ALU1_A\[7\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_A\[8\] " "Converted tri-state buffer \"data_path:data\|ALU1_A\[8\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_A\[9\] " "Converted tri-state buffer \"data_path:data\|ALU1_A\[9\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_A\[10\] " "Converted tri-state buffer \"data_path:data\|ALU1_A\[10\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_A\[11\] " "Converted tri-state buffer \"data_path:data\|ALU1_A\[11\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_A\[12\] " "Converted tri-state buffer \"data_path:data\|ALU1_A\[12\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_A\[13\] " "Converted tri-state buffer \"data_path:data\|ALU1_A\[13\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_A\[14\] " "Converted tri-state buffer \"data_path:data\|ALU1_A\[14\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ALU1_A\[15\] " "Converted tri-state buffer \"data_path:data\|ALU1_A\[15\]\" feeding internal logic into a wire" {  } { { "data_path.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/data_path.vhd" 88 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ROM:instruct_mem\|IM_DO\[3\] " "Converted tri-state buffer \"data_path:data\|ROM:instruct_mem\|IM_DO\[3\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/ROM.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ROM:instruct_mem\|IM_DO\[2\] " "Converted tri-state buffer \"data_path:data\|ROM:instruct_mem\|IM_DO\[2\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/ROM.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ROM:instruct_mem\|IM_DO\[1\] " "Converted tri-state buffer \"data_path:data\|ROM:instruct_mem\|IM_DO\[1\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/ROM.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ROM:instruct_mem\|IM_DO\[0\] " "Converted tri-state buffer \"data_path:data\|ROM:instruct_mem\|IM_DO\[0\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/ROM.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ROM:instruct_mem\|IM_DO\[4\] " "Converted tri-state buffer \"data_path:data\|ROM:instruct_mem\|IM_DO\[4\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/ROM.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ROM:instruct_mem\|IM_DO\[5\] " "Converted tri-state buffer \"data_path:data\|ROM:instruct_mem\|IM_DO\[5\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/ROM.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ROM:instruct_mem\|IM_DO\[6\] " "Converted tri-state buffer \"data_path:data\|ROM:instruct_mem\|IM_DO\[6\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/ROM.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ROM:instruct_mem\|IM_DO\[7\] " "Converted tri-state buffer \"data_path:data\|ROM:instruct_mem\|IM_DO\[7\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/ROM.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ROM:instruct_mem\|IM_DO\[8\] " "Converted tri-state buffer \"data_path:data\|ROM:instruct_mem\|IM_DO\[8\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/ROM.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ROM:instruct_mem\|IM_DO\[9\] " "Converted tri-state buffer \"data_path:data\|ROM:instruct_mem\|IM_DO\[9\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/ROM.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ROM:instruct_mem\|IM_DO\[10\] " "Converted tri-state buffer \"data_path:data\|ROM:instruct_mem\|IM_DO\[10\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/ROM.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ROM:instruct_mem\|IM_DO\[11\] " "Converted tri-state buffer \"data_path:data\|ROM:instruct_mem\|IM_DO\[11\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/ROM.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ROM:instruct_mem\|IM_DO\[12\] " "Converted tri-state buffer \"data_path:data\|ROM:instruct_mem\|IM_DO\[12\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/ROM.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ROM:instruct_mem\|IM_DO\[13\] " "Converted tri-state buffer \"data_path:data\|ROM:instruct_mem\|IM_DO\[13\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/ROM.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ROM:instruct_mem\|IM_DO\[14\] " "Converted tri-state buffer \"data_path:data\|ROM:instruct_mem\|IM_DO\[14\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/ROM.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|ROM:instruct_mem\|IM_DO\[15\] " "Converted tri-state buffer \"data_path:data\|ROM:instruct_mem\|IM_DO\[15\]\" feeding internal logic into a wire" {  } { { "ROM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/ROM.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|memory:mem\|MEM_DO\[1\] " "Converted tri-state buffer \"data_path:data\|memory:mem\|MEM_DO\[1\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/RAM.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|memory:mem\|MEM_DO\[0\] " "Converted tri-state buffer \"data_path:data\|memory:mem\|MEM_DO\[0\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/RAM.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|memory:mem\|MEM_DO\[2\] " "Converted tri-state buffer \"data_path:data\|memory:mem\|MEM_DO\[2\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/RAM.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|memory:mem\|MEM_DO\[3\] " "Converted tri-state buffer \"data_path:data\|memory:mem\|MEM_DO\[3\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/RAM.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|memory:mem\|MEM_DO\[4\] " "Converted tri-state buffer \"data_path:data\|memory:mem\|MEM_DO\[4\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/RAM.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|memory:mem\|MEM_DO\[5\] " "Converted tri-state buffer \"data_path:data\|memory:mem\|MEM_DO\[5\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/RAM.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|memory:mem\|MEM_DO\[6\] " "Converted tri-state buffer \"data_path:data\|memory:mem\|MEM_DO\[6\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/RAM.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|memory:mem\|MEM_DO\[7\] " "Converted tri-state buffer \"data_path:data\|memory:mem\|MEM_DO\[7\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/RAM.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|memory:mem\|MEM_DO\[8\] " "Converted tri-state buffer \"data_path:data\|memory:mem\|MEM_DO\[8\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/RAM.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|memory:mem\|MEM_DO\[9\] " "Converted tri-state buffer \"data_path:data\|memory:mem\|MEM_DO\[9\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/RAM.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|memory:mem\|MEM_DO\[10\] " "Converted tri-state buffer \"data_path:data\|memory:mem\|MEM_DO\[10\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/RAM.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|memory:mem\|MEM_DO\[11\] " "Converted tri-state buffer \"data_path:data\|memory:mem\|MEM_DO\[11\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/RAM.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|memory:mem\|MEM_DO\[12\] " "Converted tri-state buffer \"data_path:data\|memory:mem\|MEM_DO\[12\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/RAM.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|memory:mem\|MEM_DO\[13\] " "Converted tri-state buffer \"data_path:data\|memory:mem\|MEM_DO\[13\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/RAM.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|memory:mem\|MEM_DO\[14\] " "Converted tri-state buffer \"data_path:data\|memory:mem\|MEM_DO\[14\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/RAM.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_path:data\|memory:mem\|MEM_DO\[15\] " "Converted tri-state buffer \"data_path:data\|memory:mem\|MEM_DO\[15\]\" feeding internal logic into a wire" {  } { { "RAM.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/RAM.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669811554779 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1669811554779 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32106 " "32106 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669811558075 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669811558787 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669811558787 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "IITB_RISC.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/IITB_RISC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669811559264 "|IITB_RISC|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "IITB_RISC.vhd" "" { Text "G:/My Drive/Insti Material/03. Sem 3/09. EE224/Project/IITB-CPU/Final Project Files/IITB_CPU/IITB_RISC.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669811559264 "|IITB_RISC|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669811559264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669811559264 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669811559264 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669811559264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 195 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 195 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5001 " "Peak virtual memory: 5001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669811559383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 18:02:39 2022 " "Processing ended: Wed Nov 30 18:02:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669811559383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669811559383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669811559383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669811559383 ""}
