// Seed: 2508989548
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output id_10;
  inout id_9;
  inout id_8;
  input id_7;
  output id_6;
  input id_5;
  input id_4;
  input id_3;
  inout id_2;
  inout id_1;
  assign id_1 = 1'd0 != id_9;
  type_13(
      id_1, 1, id_3, 1 - !id_10
  );
  logic id_10;
  defparam id_11.id_12 = 1'd0;
  assign id_2 = id_4;
endmodule
