

================================================================
== Vitis HLS Report for 'find'
================================================================
* Date:           Tue Dec 10 15:21:43 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        HLS_Learning
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.392 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |       15|       15|         6|          4|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.30>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 9 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [main.cpp:5]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%val_r_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %val_r"   --->   Operation 11 'read' 'val_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %val_r"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %val_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %IN_VEC, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %IN_VEC"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %OUT_VEC, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %OUT_VEC"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln13 = store i4 0, i4 %idx" [main.cpp:13]   --->   Operation 18 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.body.0" [main.cpp:13]   --->   Operation 19 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%idx_1 = load i4 %idx" [main.cpp:13]   --->   Operation 20 'load' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.73ns)   --->   "%icmp_ln13 = icmp_ult  i4 %idx_1, i4 10" [main.cpp:13]   --->   Operation 21 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.end, void %for.body.0.split" [main.cpp:13]   --->   Operation 22 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln13_1)   --->   "%or_ln13 = or i4 %idx_1, i4 2" [main.cpp:13]   --->   Operation 23 'or' 'or_ln13' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.73ns) (out node of the LUT)   --->   "%icmp_ln13_1 = icmp_ult  i4 %or_ln13, i4 10" [main.cpp:13]   --->   Operation 24 'icmp' 'icmp_ln13_1' <Predicate = (icmp_ln13)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13_1, void %for.end, void %for.body.2" [main.cpp:13]   --->   Operation 25 'br' 'br_ln13' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln13 = add i4 %idx_1, i4 4" [main.cpp:13]   --->   Operation 26 'add' 'add_ln13' <Predicate = (icmp_ln13 & icmp_ln13_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln13 = store i4 %add_ln13, i4 %idx" [main.cpp:13]   --->   Operation 27 'store' 'store_ln13' <Predicate = (icmp_ln13 & icmp_ln13_1)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.body.0" [main.cpp:13]   --->   Operation 28 'br' 'br_ln13' <Predicate = (icmp_ln13 & icmp_ln13_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.39>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [main.cpp:15]   --->   Operation 29 'specpipeline' 'specpipeline_ln15' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [main.cpp:13]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [main.cpp:13]   --->   Operation 31 'specloopname' 'specloopname_ln13' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.47ns)   --->   "%IN_VEC_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %IN_VEC" [main.cpp:17]   --->   Operation 32 'read' 'IN_VEC_read' <Predicate = (icmp_ln13)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 33 [1/1] (1.91ns)   --->   "%icmp_ln17 = icmp_eq  i8 %IN_VEC_read, i8 %val_r_read" [main.cpp:17]   --->   Operation 33 'icmp' 'icmp_ln17' <Predicate = (icmp_ln13)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %if.else.0, void %if.then.0" [main.cpp:17]   --->   Operation 34 'br' 'br_ln17' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.39>
ST_3 : Operation 35 [1/1] (3.47ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %OUT_VEC, i8 0" [main.cpp:21]   --->   Operation 35 'write' 'write_ln21' <Predicate = (icmp_ln13 & !icmp_ln17)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.0"   --->   Operation 36 'br' 'br_ln0' <Predicate = (icmp_ln13 & !icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (3.47ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %OUT_VEC, i8 1" [main.cpp:18]   --->   Operation 37 'write' 'write_ln18' <Predicate = (icmp_ln13 & icmp_ln17)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.0" [main.cpp:19]   --->   Operation 38 'br' 'br_ln19' <Predicate = (icmp_ln13 & icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.47ns)   --->   "%IN_VEC_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %IN_VEC" [main.cpp:17]   --->   Operation 39 'read' 'IN_VEC_read_1' <Predicate = (icmp_ln13)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 40 [1/1] (1.91ns)   --->   "%icmp_ln17_1 = icmp_eq  i8 %IN_VEC_read_1, i8 %val_r_read" [main.cpp:17]   --->   Operation 40 'icmp' 'icmp_ln17_1' <Predicate = (icmp_ln13)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17_1, void %if.else.1, void %if.then.1" [main.cpp:17]   --->   Operation 41 'br' 'br_ln17' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.39>
ST_4 : Operation 42 [1/1] (3.47ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %OUT_VEC, i8 0" [main.cpp:21]   --->   Operation 42 'write' 'write_ln21' <Predicate = (icmp_ln13 & !icmp_ln17_1)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.1"   --->   Operation 43 'br' 'br_ln0' <Predicate = (icmp_ln13 & !icmp_ln17_1)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (3.47ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %OUT_VEC, i8 1" [main.cpp:18]   --->   Operation 44 'write' 'write_ln18' <Predicate = (icmp_ln13 & icmp_ln17_1)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.1" [main.cpp:19]   --->   Operation 45 'br' 'br_ln19' <Predicate = (icmp_ln13 & icmp_ln17_1)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.47ns)   --->   "%IN_VEC_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %IN_VEC" [main.cpp:17]   --->   Operation 46 'read' 'IN_VEC_read_2' <Predicate = (icmp_ln13 & icmp_ln13_1)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 47 [1/1] (1.91ns)   --->   "%icmp_ln17_2 = icmp_eq  i8 %IN_VEC_read_2, i8 %val_r_read" [main.cpp:17]   --->   Operation 47 'icmp' 'icmp_ln17_2' <Predicate = (icmp_ln13 & icmp_ln13_1)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17_2, void %if.else.2, void %if.then.2" [main.cpp:17]   --->   Operation 48 'br' 'br_ln17' <Predicate = (icmp_ln13 & icmp_ln13_1)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [main.cpp:23]   --->   Operation 60 'ret' 'ret_ln23' <Predicate = (!icmp_ln13_1) | (!icmp_ln13)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.39>
ST_5 : Operation 49 [1/1] (3.47ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %OUT_VEC, i8 0" [main.cpp:21]   --->   Operation 49 'write' 'write_ln21' <Predicate = (!icmp_ln17_2)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.2"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln17_2)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (3.47ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %OUT_VEC, i8 1" [main.cpp:18]   --->   Operation 51 'write' 'write_ln18' <Predicate = (icmp_ln17_2)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.2" [main.cpp:19]   --->   Operation 52 'br' 'br_ln19' <Predicate = (icmp_ln17_2)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (3.47ns)   --->   "%IN_VEC_read_3 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %IN_VEC" [main.cpp:17]   --->   Operation 53 'read' 'IN_VEC_read_3' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 54 [1/1] (1.91ns)   --->   "%icmp_ln17_3 = icmp_eq  i8 %IN_VEC_read_3, i8 %val_r_read" [main.cpp:17]   --->   Operation 54 'icmp' 'icmp_ln17_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17_3, void %if.else.3, void %if.then.3" [main.cpp:17]   --->   Operation 55 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.47>
ST_6 : Operation 56 [1/1] (3.47ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %OUT_VEC, i8 0" [main.cpp:21]   --->   Operation 56 'write' 'write_ln21' <Predicate = (!icmp_ln17_3)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.3"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln17_3)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (3.47ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %OUT_VEC, i8 1" [main.cpp:18]   --->   Operation 58 'write' 'write_ln18' <Predicate = (icmp_ln17_3)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.3" [main.cpp:19]   --->   Operation 59 'br' 'br_ln19' <Predicate = (icmp_ln17_3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.301ns
The critical path consists of the following:
	'alloca' operation ('idx') [4]  (0.000 ns)
	'load' operation ('idx', main.cpp:13) on local variable 'idx' [16]  (0.000 ns)
	'add' operation ('add_ln13', main.cpp:13) [67]  (1.735 ns)
	'store' operation ('store_ln13', main.cpp:13) of variable 'add_ln13', main.cpp:13 on local variable 'idx' [68]  (1.588 ns)
	blocking operation 0.978 ns on control path)

 <State 2>: 5.392ns
The critical path consists of the following:
	fifo read operation ('IN_VEC_read', main.cpp:17) on port 'IN_VEC' (main.cpp:17) [23]  (3.477 ns)
	'icmp' operation ('icmp_ln17', main.cpp:17) [24]  (1.915 ns)

 <State 3>: 5.392ns
The critical path consists of the following:
	fifo read operation ('IN_VEC_read_1', main.cpp:17) on port 'IN_VEC' (main.cpp:17) [33]  (3.477 ns)
	'icmp' operation ('icmp_ln17_1', main.cpp:17) [34]  (1.915 ns)

 <State 4>: 5.392ns
The critical path consists of the following:
	fifo read operation ('IN_VEC_read_2', main.cpp:17) on port 'IN_VEC' (main.cpp:17) [47]  (3.477 ns)
	'icmp' operation ('icmp_ln17_2', main.cpp:17) [48]  (1.915 ns)

 <State 5>: 5.392ns
The critical path consists of the following:
	fifo read operation ('IN_VEC_read_3', main.cpp:17) on port 'IN_VEC' (main.cpp:17) [57]  (3.477 ns)
	'icmp' operation ('icmp_ln17_3', main.cpp:17) [58]  (1.915 ns)

 <State 6>: 3.477ns
The critical path consists of the following:
	fifo write operation ('write_ln21', main.cpp:21) on port 'OUT_VEC' (main.cpp:21) [61]  (3.477 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
