{
  "totalCount" : 5425,
  "totalCountFiltered" : 5425,
  "duration" : 697,
  "indexDuration" : 417,
  "requestDuration" : 592,
  "searchUid" : "a3c57083-8726-4a68-9f26-f1219382d6dc",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-4-qzsokx5srxod3w7vy7p2d5cphy",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTQtcXpzb2t4NXNyeG9kM3c3dnk3cDJkNWNwaHk=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "How do I Renew my Technical Support Entitlement?",
    "uri" : "https://developer.arm.com/documentation/ka004987/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004987/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004987/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004987/1-0/en",
    "excerpt" : "Article ID: KA004987 Applies To: Arm Development Studio Confidentiality: Customer Non-confidential Summary Technical support ... New features. ... Bug fixes. ... Technical support. ... KBA",
    "firstSentences" : "Article ID: KA004987 Applies To: Arm Development Studio Confidentiality: Customer Non-confidential Summary Technical support entitlement for Arm Development Studio or MDK-Flex tools provides the ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I Renew my Technical Support Entitlement? ",
      "document_number" : "ka004987",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5051798",
      "sysurihash" : "b28dx9W3BEzDgDci",
      "urihash" : "b28dx9W3BEzDgDci",
      "sysuri" : "https://developer.arm.com/documentation/ka004987/1-0/en",
      "systransactionid" : 864297,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1644881485000,
      "topparentid" : 5051798,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1644881561000,
      "sysconcepts" : "technical support ; Arm Sales ; managed tools ; FlexNet Publisher ; Development Studio ; assistance ; account ; notification",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
      "concepts" : "technical support ; Arm Sales ; managed tools ; FlexNet Publisher ; Development Studio ; assistance ; account ; notification",
      "documenttype" : "html",
      "sysindexeddate" : 1649150608000,
      "permanentid" : "52572fe881799c502713dd9b18d117a13708963cab6b7b0895f8921a7e87",
      "syslanguage" : [ "English" ],
      "itemid" : "620ae6990ca305732a3a5c7e",
      "transactionid" : 864297,
      "title" : "How do I Renew my Technical Support Entitlement? ",
      "products" : [ "Arm Development Studio", "DS000", "DS100" ],
      "date" : 1649150608000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004987:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150608629930949,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1504,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004987/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150522150,
      "syssize" : 1504,
      "sysdate" : 1649150608000,
      "haslayout" : "1",
      "topparent" : "5051798",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5051798,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 122,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150608000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004987/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004987/1-0/?lang=en",
      "modified" : 1644881561000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150608629930949,
      "uri" : "https://developer.arm.com/documentation/ka004987/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I Renew my Technical Support Entitlement?",
    "Uri" : "https://developer.arm.com/documentation/ka004987/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004987/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004987/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004987/1-0/en",
    "Excerpt" : "Article ID: KA004987 Applies To: Arm Development Studio Confidentiality: Customer Non-confidential Summary Technical support ... New features. ... Bug fixes. ... Technical support. ... KBA",
    "FirstSentences" : "Article ID: KA004987 Applies To: Arm Development Studio Confidentiality: Customer Non-confidential Summary Technical support entitlement for Arm Development Studio or MDK-Flex tools provides the ..."
  }, {
    "title" : "Error: L6220E: Load region xxx size (xxx bytes) exceeds limit (xxx bytes)",
    "uri" : "https://developer.arm.com/documentation/ka004895/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004895/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004895/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004895/1-0/en",
    "excerpt" : "One load region may consist of multiple execution regions, which contain one or multiple RO, RW, XO or ... Cause 3: if some data are placed on purpose at a specific address\\/location, which is ...",
    "firstSentences" : "Article ID: KA004895 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK v5.x Arm Compiler v5.x and v6.x Question I'm building my ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Error: L6220E: Load region xxx size (xxx bytes) exceeds limit (xxx bytes) ",
      "document_number" : "ka004895",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4806304",
      "sysurihash" : "NJtgñ47qTrIfL0S1",
      "urihash" : "NJtgñ47qTrIfL0S1",
      "sysuri" : "https://developer.arm.com/documentation/ka004895/1-0/en",
      "systransactionid" : 863681,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1635934364000,
      "topparentid" : 4806304,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1635934402000,
      "sysconcepts" : "linker ; veneers ; paddings ; Arm compiler ; scatter file ; maximum allowed ; armlink ; target ; Related References Behavior ; memory map ; multiple RO ; command causes ; user program ; allocation",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "linker ; veneers ; paddings ; Arm compiler ; scatter file ; maximum allowed ; armlink ; target ; Related References Behavior ; memory map ; multiple RO ; command causes ; user program ; allocation",
      "documenttype" : "html",
      "sysindexeddate" : 1649080846000,
      "permanentid" : "cac3981f96fe212d2c1e4a9b97de61187fcb616cf6014587d442dee2306e",
      "syslanguage" : [ "English" ],
      "itemid" : "618260c283e60c5c768e2379",
      "transactionid" : 863681,
      "title" : "Error: L6220E: Load region xxx size (xxx bytes) exceeds limit (xxx bytes) ",
      "products" : [ "KM000", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1649080846000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004895:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080846628081536,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2997,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004895/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080725810,
      "syssize" : 2997,
      "sysdate" : 1649080846000,
      "haslayout" : "1",
      "topparent" : "4806304",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4806304,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 206,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080846000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004895/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004895/1-0/?lang=en",
      "modified" : 1635934402000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080846628081536,
      "uri" : "https://developer.arm.com/documentation/ka004895/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Error: L6220E: Load region xxx size (xxx bytes) exceeds limit (xxx bytes)",
    "Uri" : "https://developer.arm.com/documentation/ka004895/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004895/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004895/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004895/1-0/en",
    "Excerpt" : "One load region may consist of multiple execution regions, which contain one or multiple RO, RW, XO or ... Cause 3: if some data are placed on purpose at a specific address\\/location, which is ...",
    "FirstSentences" : "Article ID: KA004895 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK v5.x Arm Compiler v5.x and v6.x Question I'm building my ..."
  }, {
    "title" : "Arm C/C++ Compiler Developer and Reference Guide",
    "uri" : "https://developer.arm.com/documentation/101458/2200/en/pdf/arm-cpp-compiler-reference_101458_22.0_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101458/2200/en/pdf/arm-cpp-compiler-reference_101458_22.0_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/622222fbe6f58973271ebca8",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101458/2200/en/pdf/arm-cpp-compiler-reference_101458_22.0_00_en.pdf",
    "excerpt" : "01 ... Date ... 2 November ... 2018 ... 8 March 2019 ... 7 June 2019 ... 30 August 2019 ... 29 November ... 23 April 2020 ... 25 June 2020 ... 4 September ... 16 October 2020 ... 30 March 2021",
    "firstSentences" : "Arm® C/C++ Compiler Version 22.0 Developer and Reference Guide Non-Conﬁdential Copyright © 2018–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101458_22.0_00_en Arm® C/C++ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm C/C++ Compiler Developer and Reference Guide",
      "uri" : "https://developer.arm.com/documentation/101458/2200/en",
      "printableUri" : "https://developer.arm.com/documentation/101458/2200/en",
      "clickUri" : "https://developer.arm.com/documentation/101458/2200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101458/2200/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm\\u00AE C\\/C++ Compiler Developer and Reference Guide Version 22.0 Release information Issue Date Confidentiality Change 1900-00 2 November 2018 Non-Confidential Document release for Arm C\\/C++ ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm C/C++ Compiler Developer and Reference Guide ",
        "document_number" : "101458",
        "document_version" : "2200",
        "content_type" : "Reference Guide",
        "systopparent" : "5077003",
        "sysurihash" : "XNf17RcvFN6nNywy",
        "urihash" : "XNf17RcvFN6nNywy",
        "sysuri" : "https://developer.arm.com/documentation/101458/2200/en",
        "systransactionid" : 862518,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1646352000000,
        "topparentid" : 5077003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646404345000,
        "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1648822865000,
        "permanentid" : "adf0affdba1b2754afadcea557ed205f9c8b17b25f262561f712d4118b38",
        "syslanguage" : [ "English" ],
        "itemid" : "622222f9e6f58973271ebc22",
        "transactionid" : 862518,
        "title" : "Arm C/C++ Compiler Developer and Reference Guide ",
        "products" : [ "Arm Compiler for Linux", "Arm Allinea Studio" ],
        "date" : 1648822865000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
        "document_id" : "101458:2200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648822865211103221,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 5579,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101458/2200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648822844727,
        "syssize" : 5579,
        "sysdate" : 1648822865000,
        "haslayout" : "1",
        "topparent" : "5077003",
        "label_version" : "22.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5077003,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Provides information to help you use the Arm C/C++ Compiler component of Arm Compiler for Linux. Arm C/C++ Compiler is an auto-vectorizing, Linux-space C and C++ compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm C/C++ Compiler supports Standard C and C++ source code and is tuned for Arm v8-A based processors.",
        "wordcount" : 329,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648822865000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101458/2200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101458/2200/?lang=en",
        "modified" : 1646404345000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1648822865211103221,
        "uri" : "https://developer.arm.com/documentation/101458/2200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm C/C++ Compiler Developer and Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/101458/2200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101458/2200/en",
      "ClickUri" : "https://developer.arm.com/documentation/101458/2200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101458/2200/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm\\u00AE C\\/C++ Compiler Developer and Reference Guide Version 22.0 Release information Issue Date Confidentiality Change 1900-00 2 November 2018 Non-Confidential Document release for Arm C\\/C++ ..."
    },
    "childResults" : [ {
      "title" : "-isystem",
      "uri" : "https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-isystem",
      "printableUri" : "https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-isystem",
      "clickUri" : "https://developer.arm.com/documentation/101458/2200/Compiler-options/-isystem?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-isystem",
      "excerpt" : "-isystem Add a directory to the include search path, before system header file directories. ... Directories specified with the -isystem option apply to both the quote form of the include ...",
      "firstSentences" : "-isystem Add a directory to the include search path, before system header file directories. Directories specified with the -isystem option apply to both the quote form of the include directive and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm C/C++ Compiler Developer and Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101458/2200/en",
        "printableUri" : "https://developer.arm.com/documentation/101458/2200/en",
        "clickUri" : "https://developer.arm.com/documentation/101458/2200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101458/2200/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE C\\/C++ Compiler Developer and Reference Guide Version 22.0 Release information Issue Date Confidentiality Change 1900-00 2 November 2018 Non-Confidential Document release for Arm C\\/C++ ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm C/C++ Compiler Developer and Reference Guide ",
          "document_number" : "101458",
          "document_version" : "2200",
          "content_type" : "Reference Guide",
          "systopparent" : "5077003",
          "sysurihash" : "XNf17RcvFN6nNywy",
          "urihash" : "XNf17RcvFN6nNywy",
          "sysuri" : "https://developer.arm.com/documentation/101458/2200/en",
          "systransactionid" : 862518,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1646352000000,
          "topparentid" : 5077003,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646404345000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1648822865000,
          "permanentid" : "adf0affdba1b2754afadcea557ed205f9c8b17b25f262561f712d4118b38",
          "syslanguage" : [ "English" ],
          "itemid" : "622222f9e6f58973271ebc22",
          "transactionid" : 862518,
          "title" : "Arm C/C++ Compiler Developer and Reference Guide ",
          "products" : [ "Arm Compiler for Linux", "Arm Allinea Studio" ],
          "date" : 1648822865000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
          "document_id" : "101458:2200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648822865211103221,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 5579,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101458/2200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648822844727,
          "syssize" : 5579,
          "sysdate" : 1648822865000,
          "haslayout" : "1",
          "topparent" : "5077003",
          "label_version" : "22.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5077003,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Provides information to help you use the Arm C/C++ Compiler component of Arm Compiler for Linux. Arm C/C++ Compiler is an auto-vectorizing, Linux-space C and C++ compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm C/C++ Compiler supports Standard C and C++ source code and is tuned for Arm v8-A based processors.",
          "wordcount" : 329,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648822865000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101458/2200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101458/2200/?lang=en",
          "modified" : 1646404345000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1648822865211103221,
          "uri" : "https://developer.arm.com/documentation/101458/2200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm C/C++ Compiler Developer and Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101458/2200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101458/2200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101458/2200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101458/2200/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE C\\/C++ Compiler Developer and Reference Guide Version 22.0 Release information Issue Date Confidentiality Change 1900-00 2 November 2018 Non-Confidential Document release for Arm C\\/C++ ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "-isystem ",
        "document_number" : "101458",
        "document_version" : "2200",
        "content_type" : "Reference Guide",
        "systopparent" : "5077003",
        "sysurihash" : "zrxA8XkXw41y865K",
        "urihash" : "zrxA8XkXw41y865K",
        "sysuri" : "https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-isystem",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1646352000000,
        "topparentid" : 5077003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646404345000,
        "sysconcepts" : "system header ; isystem ; search path",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5077003,
        "parentitem" : "622222f9e6f58973271ebc22",
        "concepts" : "system header ; isystem ; search path",
        "documenttype" : "html",
        "isattachment" : "5077003",
        "sysindexeddate" : 1648715006000,
        "permanentid" : "0e50f5dc870370ef8ed067c77d589fcf47e17cb86e217d12ec0f9b895a18",
        "syslanguage" : [ "English" ],
        "itemid" : "622222fbe6f58973271ebc76",
        "transactionid" : 861207,
        "title" : "-isystem ",
        "products" : [ "Arm Compiler for Linux", "Arm Allinea Studio" ],
        "date" : 1648715006000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
        "document_id" : "101458:2200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715006138892060,
        "sysisattachment" : "5077003",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 5077003,
        "size" : 698,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101458/2200/Compiler-options/-isystem?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715002020,
        "syssize" : 698,
        "sysdate" : 1648715006000,
        "haslayout" : "1",
        "topparent" : "5077003",
        "label_version" : "22.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5077003,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Provides information to help you use the Arm C/C++ Compiler component of Arm Compiler for Linux. Arm C/C++ Compiler is an auto-vectorizing, Linux-space C and C++ compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm C/C++ Compiler supports Standard C and C++ source code and is tuned for Arm v8-A based processors.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715006000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101458/2200/Compiler-options/-isystem?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101458/2200/Compiler-options/-isystem?lang=en",
        "modified" : 1646404345000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715006138892060,
        "uri" : "https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-isystem",
        "syscollection" : "default"
      },
      "Title" : "-isystem",
      "Uri" : "https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-isystem",
      "PrintableUri" : "https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-isystem",
      "ClickUri" : "https://developer.arm.com/documentation/101458/2200/Compiler-options/-isystem?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-isystem",
      "Excerpt" : "-isystem Add a directory to the include search path, before system header file directories. ... Directories specified with the -isystem option apply to both the quote form of the include ...",
      "FirstSentences" : "-isystem Add a directory to the include search path, before system header file directories. Directories specified with the -isystem option apply to both the quote form of the include directive and ..."
    }, {
      "title" : "-g",
      "uri" : "https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-g",
      "printableUri" : "https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-g",
      "clickUri" : "https://developer.arm.com/documentation/101458/2200/Compiler-options/-g?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-g",
      "excerpt" : "-g Generate source-level debug information with DWARF version 4. ... Default Disabled by default. ... Syntax armclang -g -g",
      "firstSentences" : "-g Generate source-level debug information with DWARF version 4. Default Disabled by default. Syntax armclang -g -g",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm C/C++ Compiler Developer and Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101458/2200/en",
        "printableUri" : "https://developer.arm.com/documentation/101458/2200/en",
        "clickUri" : "https://developer.arm.com/documentation/101458/2200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101458/2200/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE C\\/C++ Compiler Developer and Reference Guide Version 22.0 Release information Issue Date Confidentiality Change 1900-00 2 November 2018 Non-Confidential Document release for Arm C\\/C++ ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm C/C++ Compiler Developer and Reference Guide ",
          "document_number" : "101458",
          "document_version" : "2200",
          "content_type" : "Reference Guide",
          "systopparent" : "5077003",
          "sysurihash" : "XNf17RcvFN6nNywy",
          "urihash" : "XNf17RcvFN6nNywy",
          "sysuri" : "https://developer.arm.com/documentation/101458/2200/en",
          "systransactionid" : 862518,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1646352000000,
          "topparentid" : 5077003,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646404345000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1648822865000,
          "permanentid" : "adf0affdba1b2754afadcea557ed205f9c8b17b25f262561f712d4118b38",
          "syslanguage" : [ "English" ],
          "itemid" : "622222f9e6f58973271ebc22",
          "transactionid" : 862518,
          "title" : "Arm C/C++ Compiler Developer and Reference Guide ",
          "products" : [ "Arm Compiler for Linux", "Arm Allinea Studio" ],
          "date" : 1648822865000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
          "document_id" : "101458:2200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648822865211103221,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 5579,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101458/2200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648822844727,
          "syssize" : 5579,
          "sysdate" : 1648822865000,
          "haslayout" : "1",
          "topparent" : "5077003",
          "label_version" : "22.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5077003,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Provides information to help you use the Arm C/C++ Compiler component of Arm Compiler for Linux. Arm C/C++ Compiler is an auto-vectorizing, Linux-space C and C++ compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm C/C++ Compiler supports Standard C and C++ source code and is tuned for Arm v8-A based processors.",
          "wordcount" : 329,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648822865000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101458/2200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101458/2200/?lang=en",
          "modified" : 1646404345000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1648822865211103221,
          "uri" : "https://developer.arm.com/documentation/101458/2200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm C/C++ Compiler Developer and Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101458/2200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101458/2200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101458/2200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101458/2200/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE C\\/C++ Compiler Developer and Reference Guide Version 22.0 Release information Issue Date Confidentiality Change 1900-00 2 November 2018 Non-Confidential Document release for Arm C\\/C++ ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "-g ",
        "document_number" : "101458",
        "document_version" : "2200",
        "content_type" : "Reference Guide",
        "systopparent" : "5077003",
        "sysurihash" : "mQ30uOtDAKnThtR9",
        "urihash" : "mQ30uOtDAKnThtR9",
        "sysuri" : "https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-g",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1646352000000,
        "topparentid" : 5077003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646404345000,
        "sysconcepts" : "DWARF ; source-level",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5077003,
        "parentitem" : "622222f9e6f58973271ebc22",
        "concepts" : "DWARF ; source-level",
        "documenttype" : "html",
        "isattachment" : "5077003",
        "sysindexeddate" : 1648715006000,
        "permanentid" : "33dc3431b3a1e62d928d6aeb2a907be5dc020e6d54209bd799b0a120b51f",
        "syslanguage" : [ "English" ],
        "itemid" : "622222fbe6f58973271ebc6b",
        "transactionid" : 861207,
        "title" : "-g ",
        "products" : [ "Arm Compiler for Linux", "Arm Allinea Studio" ],
        "date" : 1648715006000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
        "document_id" : "101458:2200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715006275894846,
        "sysisattachment" : "5077003",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 5077003,
        "size" : 116,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101458/2200/Compiler-options/-g?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715002020,
        "syssize" : 116,
        "sysdate" : 1648715006000,
        "haslayout" : "1",
        "topparent" : "5077003",
        "label_version" : "22.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5077003,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Provides information to help you use the Arm C/C++ Compiler component of Arm Compiler for Linux. Arm C/C++ Compiler is an auto-vectorizing, Linux-space C and C++ compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm C/C++ Compiler supports Standard C and C++ source code and is tuned for Arm v8-A based processors.",
        "wordcount" : 15,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715006000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101458/2200/Compiler-options/-g?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101458/2200/Compiler-options/-g?lang=en",
        "modified" : 1646404345000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715006275894846,
        "uri" : "https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-g",
        "syscollection" : "default"
      },
      "Title" : "-g",
      "Uri" : "https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-g",
      "PrintableUri" : "https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-g",
      "ClickUri" : "https://developer.arm.com/documentation/101458/2200/Compiler-options/-g?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-g",
      "Excerpt" : "-g Generate source-level debug information with DWARF version 4. ... Default Disabled by default. ... Syntax armclang -g -g",
      "FirstSentences" : "-g Generate source-level debug information with DWARF version 4. Default Disabled by default. Syntax armclang -g -g"
    }, {
      "title" : "-std=",
      "uri" : "https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-std-",
      "printableUri" : "https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-std-",
      "clickUri" : "https://developer.arm.com/documentation/101458/2200/Compiler-options/-std-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-std-",
      "excerpt" : "-std= Language standard to compile for. ... The list of valid standards depends on the input language of your source file. ... Syntax armclang -std=<arg>, --std=<arg> -std=",
      "firstSentences" : "-std= Language standard to compile for. The list of valid standards depends on the input language of your source file. To view a list of supported standards, add -std= to a compile line and run ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm C/C++ Compiler Developer and Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101458/2200/en",
        "printableUri" : "https://developer.arm.com/documentation/101458/2200/en",
        "clickUri" : "https://developer.arm.com/documentation/101458/2200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101458/2200/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE C\\/C++ Compiler Developer and Reference Guide Version 22.0 Release information Issue Date Confidentiality Change 1900-00 2 November 2018 Non-Confidential Document release for Arm C\\/C++ ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm C/C++ Compiler Developer and Reference Guide ",
          "document_number" : "101458",
          "document_version" : "2200",
          "content_type" : "Reference Guide",
          "systopparent" : "5077003",
          "sysurihash" : "XNf17RcvFN6nNywy",
          "urihash" : "XNf17RcvFN6nNywy",
          "sysuri" : "https://developer.arm.com/documentation/101458/2200/en",
          "systransactionid" : 862518,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1646352000000,
          "topparentid" : 5077003,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646404345000,
          "sysconcepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "documentation ; arm ; export laws ; third party ; languages ; industry ; u00AE ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1648822865000,
          "permanentid" : "adf0affdba1b2754afadcea557ed205f9c8b17b25f262561f712d4118b38",
          "syslanguage" : [ "English" ],
          "itemid" : "622222f9e6f58973271ebc22",
          "transactionid" : 862518,
          "title" : "Arm C/C++ Compiler Developer and Reference Guide ",
          "products" : [ "Arm Compiler for Linux", "Arm Allinea Studio" ],
          "date" : 1648822865000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
          "document_id" : "101458:2200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648822865211103221,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 5579,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101458/2200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648822844727,
          "syssize" : 5579,
          "sysdate" : 1648822865000,
          "haslayout" : "1",
          "topparent" : "5077003",
          "label_version" : "22.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5077003,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Provides information to help you use the Arm C/C++ Compiler component of Arm Compiler for Linux. Arm C/C++ Compiler is an auto-vectorizing, Linux-space C and C++ compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm C/C++ Compiler supports Standard C and C++ source code and is tuned for Arm v8-A based processors.",
          "wordcount" : 329,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648822865000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101458/2200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101458/2200/?lang=en",
          "modified" : 1646404345000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1648822865211103221,
          "uri" : "https://developer.arm.com/documentation/101458/2200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm C/C++ Compiler Developer and Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101458/2200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101458/2200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101458/2200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101458/2200/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE C\\/C++ Compiler Developer and Reference Guide Version 22.0 Release information Issue Date Confidentiality Change 1900-00 2 November 2018 Non-Confidential Document release for Arm C\\/C++ ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "-std= ",
        "document_number" : "101458",
        "document_version" : "2200",
        "content_type" : "Reference Guide",
        "systopparent" : "5077003",
        "sysurihash" : "p2ceFLutðwsWENfm",
        "urihash" : "p2ceFLutðwsWENfm",
        "sysuri" : "https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-std-",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1646352000000,
        "topparentid" : 5077003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646404345000,
        "sysconcepts" : "supported standards ; source file ; compiler ; error message ; input language ; command",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5077003,
        "parentitem" : "622222f9e6f58973271ebc22",
        "concepts" : "supported standards ; source file ; compiler ; error message ; input language ; command",
        "documenttype" : "html",
        "isattachment" : "5077003",
        "sysindexeddate" : 1648715006000,
        "permanentid" : "cc586aaf81d84ae9792b9065a5cf1c56d444ac72d163396072d6fb49a0df",
        "syslanguage" : [ "English" ],
        "itemid" : "622222fbe6f58973271ebc84",
        "transactionid" : 861207,
        "title" : "-std= ",
        "products" : [ "Arm Compiler for Linux", "Arm Allinea Studio" ],
        "date" : 1648715006000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
        "document_id" : "101458:2200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715006891991067,
        "sysisattachment" : "5077003",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 5077003,
        "size" : 461,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101458/2200/Compiler-options/-std-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715002020,
        "syssize" : 461,
        "sysdate" : 1648715006000,
        "haslayout" : "1",
        "topparent" : "5077003",
        "label_version" : "22.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5077003,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Provides information to help you use the Arm C/C++ Compiler component of Arm Compiler for Linux. Arm C/C++ Compiler is an auto-vectorizing, Linux-space C and C++ compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm C/C++ Compiler supports Standard C and C++ source code and is tuned for Arm v8-A based processors.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715006000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101458/2200/Compiler-options/-std-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101458/2200/Compiler-options/-std-?lang=en",
        "modified" : 1646404345000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715006891991067,
        "uri" : "https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-std-",
        "syscollection" : "default"
      },
      "Title" : "-std=",
      "Uri" : "https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-std-",
      "PrintableUri" : "https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-std-",
      "ClickUri" : "https://developer.arm.com/documentation/101458/2200/Compiler-options/-std-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101458/2200/en/Compiler-options/-std-",
      "Excerpt" : "-std= Language standard to compile for. ... The list of valid standards depends on the input language of your source file. ... Syntax armclang -std=<arg>, --std=<arg> -std=",
      "FirstSentences" : "-std= Language standard to compile for. The list of valid standards depends on the input language of your source file. To view a list of supported standards, add -std= to a compile line and run ..."
    } ],
    "totalNumberOfChildResults" : 17,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm C/C++ Compiler Developer and Reference Guide ",
      "document_number" : "101458",
      "document_version" : "2200",
      "content_type" : "Reference Guide",
      "systopparent" : "5077003",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "8fLnUb44ksM1ñyS2",
      "urihash" : "8fLnUb44ksM1ñyS2",
      "sysuri" : "https://developer.arm.com/documentation/101458/2200/en/pdf/arm-cpp-compiler-reference_101458_22.0_00_en.pdf",
      "systransactionid" : 861207,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1646352000000,
      "topparentid" : 5077003,
      "numberofpages" : 122,
      "sysconcepts" : "compiling ; optimizations ; Arm Compiler ; vectorization ; architecture ; environment modules-based ; features ; loop ; utility tools ; arm ; documentation ; source files ; auto-vectorization ; targets ; Arm Limited ; dependencies",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
      "attachmentparentid" : 5077003,
      "parentitem" : "622222f9e6f58973271ebc22",
      "concepts" : "compiling ; optimizations ; Arm Compiler ; vectorization ; architecture ; environment modules-based ; features ; loop ; utility tools ; arm ; documentation ; source files ; auto-vectorization ; targets ; Arm Limited ; dependencies",
      "documenttype" : "pdf",
      "isattachment" : "5077003",
      "sysindexeddate" : 1648715014000,
      "permanentid" : "fbc97d437da60234c057a0043cdd73f45c51e16f17780342078f3c43738f",
      "syslanguage" : [ "English" ],
      "itemid" : "622222fbe6f58973271ebca8",
      "transactionid" : 861207,
      "title" : "Arm C/C++ Compiler Developer and Reference Guide ",
      "subject" : "Provides information to help you use the Arm C/C++ Compiler component of\n            Arm Compiler for Linux. Arm C/C++ Compiler is an auto-vectorizing, Linux-space C and C++\n            compiler, tailored for Server and High Performance Computing (HPC) workloads.\n            Arm C/C++ Compiler supports Standard C and C++ source code and is tuned for Armv8-A\n            based processors.",
      "date" : 1648715014000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101458:2200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715014007500808,
      "sysisattachment" : "5077003",
      "navigationhierarchiescontenttype" : "Reference Guide",
      "sysattachmentparentid" : 5077003,
      "size" : 1172641,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/622222fbe6f58973271ebca8",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715004323,
      "syssubject" : "Provides information to help you use the Arm C/C++ Compiler component of\n            Arm Compiler for Linux. Arm C/C++ Compiler is an auto-vectorizing, Linux-space C and C++\n            compiler, tailored for Server and High Performance Computing (HPC) workloads.\n            Arm C/C++ Compiler supports Standard C and C++ source code and is tuned for Armv8-A\n            based processors.",
      "syssize" : 1172641,
      "sysdate" : 1648715014000,
      "topparent" : "5077003",
      "author" : "Arm Ltd.",
      "label_version" : "22.0",
      "systopparentid" : 5077003,
      "content_description" : "Provides information to help you use the Arm C/C++ Compiler component of Arm Compiler for Linux. Arm C/C++ Compiler is an auto-vectorizing, Linux-space C and C++ compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm C/C++ Compiler supports Standard C and C++ source code and is tuned for Arm v8-A based processors.",
      "wordcount" : 2567,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715014000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/622222fbe6f58973271ebca8",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715014007500808,
      "uri" : "https://developer.arm.com/documentation/101458/2200/en/pdf/arm-cpp-compiler-reference_101458_22.0_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm C/C++ Compiler Developer and Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/101458/2200/en/pdf/arm-cpp-compiler-reference_101458_22.0_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101458/2200/en/pdf/arm-cpp-compiler-reference_101458_22.0_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/622222fbe6f58973271ebca8",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101458/2200/en/pdf/arm-cpp-compiler-reference_101458_22.0_00_en.pdf",
    "Excerpt" : "01 ... Date ... 2 November ... 2018 ... 8 March 2019 ... 7 June 2019 ... 30 August 2019 ... 29 November ... 23 April 2020 ... 25 June 2020 ... 4 September ... 16 October 2020 ... 30 March 2021",
    "FirstSentences" : "Arm® C/C++ Compiler Version 22.0 Developer and Reference Guide Non-Conﬁdential Copyright © 2018–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101458_22.0_00_en Arm® C/C++ ..."
  }, {
    "title" : "How do I tell what RTOS or RTX version my project uses?",
    "uri" : "https://developer.arm.com/documentation/ka004947/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004947/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004947/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004947/1-0/en",
    "excerpt" : "However it has the caveat of possibly containing files that were previously used in the project, ... The project uses the RTOS(1) API implemented by RTX if you find only: condition=\\\" ... KBA",
    "firstSentences" : "Article ID: KA004947 Applies To: Keil MDK Confidentiality: Customer Non-confidential Summary I have a project that uses a Real Time Operating System, but I don't know which variant it uses. Is ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I tell what RTOS or RTX version my project uses? ",
      "document_number" : "ka004947",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4915538",
      "sysurihash" : "Nñvpkðð6ðK2hrmHz",
      "urihash" : "Nñvpkðð6ðK2hrmHz",
      "sysuri" : "https://developer.arm.com/documentation/ka004947/1-0/en",
      "systransactionid" : 863678,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1640792432000,
      "topparentid" : 4915538,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1640792523000,
      "sysconcepts" : "RTOS ; Environment Window ; cmsis ; RTX5 implementation ; RTOS2 ; API ; configuration ; caveat ; developed using ; System variant ; parentheses",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "RTOS ; Environment Window ; cmsis ; RTX5 implementation ; RTOS2 ; API ; configuration ; caveat ; developed using ; System variant ; parentheses",
      "documenttype" : "html",
      "sysindexeddate" : 1649080665000,
      "permanentid" : "f966bae61a40fe735e206c4da65abb0c0c3c4614e8e9f32929a06b20cb89",
      "syslanguage" : [ "English" ],
      "itemid" : "61cc81cbb691546d37bd2c93",
      "transactionid" : 863678,
      "title" : "How do I tell what RTOS or RTX version my project uses? ",
      "products" : [ "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1649080665000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004947:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080665517181272,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2433,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004947/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080600100,
      "syssize" : 2433,
      "sysdate" : 1649080665000,
      "haslayout" : "1",
      "topparent" : "4915538",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4915538,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 156,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080665000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004947/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004947/1-0/?lang=en",
      "modified" : 1640792523000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080665517181272,
      "uri" : "https://developer.arm.com/documentation/ka004947/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I tell what RTOS or RTX version my project uses?",
    "Uri" : "https://developer.arm.com/documentation/ka004947/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004947/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004947/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004947/1-0/en",
    "Excerpt" : "However it has the caveat of possibly containing files that were previously used in the project, ... The project uses the RTOS(1) API implemented by RTX if you find only: condition=\\\" ... KBA",
    "FirstSentences" : "Article ID: KA004947 Applies To: Keil MDK Confidentiality: Customer Non-confidential Summary I have a project that uses a Real Time Operating System, but I don't know which variant it uses. Is ..."
  }, {
    "title" : "Migration of personal keyboard shortcuts during Keil MDK installation",
    "uri" : "https://developer.arm.com/documentation/ka004969/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004969/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004969/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004969/1-0/en",
    "excerpt" : "Article ID: KA004969 Applies To: Keil MDK Confidentiality: Customer Non-confidential ... How can this be managed? ... Migration of personal keyboard shortcuts during Keil MDK installation KBA",
    "firstSentences" : "Article ID: KA004969 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK 5 Question I am installing Keil MDK on a new PC, but I want to ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Migration of personal keyboard shortcuts during Keil MDK installation ",
      "document_number" : "ka004969",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5049957",
      "sysurihash" : "hRPHlA6WBGUOMjdQ",
      "urihash" : "hRPHlA6WBGUOMjdQ",
      "sysuri" : "https://developer.arm.com/documentation/ka004969/1-0/en",
      "systransactionid" : 863678,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1644413828000,
      "topparentid" : 5049957,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1644413944000,
      "sysconcepts" : "installation ; Keil ; UV4 ; keyboard shortcuts ; identical folder ; MAC ; V5",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "installation ; Keil ; UV4 ; keyboard shortcuts ; identical folder ; MAC ; V5",
      "documenttype" : "html",
      "sysindexeddate" : 1649080656000,
      "permanentid" : "373dd9b77428991d51456094ff92cd2392ef30faaff490e21838319e2f76",
      "syslanguage" : [ "English" ],
      "itemid" : "6203c3f8965f7d118e3f6270",
      "transactionid" : 863678,
      "title" : "Migration of personal keyboard shortcuts during Keil MDK installation ",
      "products" : [ "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1649080656000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004969:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080656533699466,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 571,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004969/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080569315,
      "syssize" : 571,
      "sysdate" : 1649080656000,
      "haslayout" : "1",
      "topparent" : "5049957",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5049957,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 60,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080656000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004969/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004969/1-0/?lang=en",
      "modified" : 1644413944000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080656533699466,
      "uri" : "https://developer.arm.com/documentation/ka004969/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Migration of personal keyboard shortcuts during Keil MDK installation",
    "Uri" : "https://developer.arm.com/documentation/ka004969/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004969/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004969/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004969/1-0/en",
    "Excerpt" : "Article ID: KA004969 Applies To: Keil MDK Confidentiality: Customer Non-confidential ... How can this be managed? ... Migration of personal keyboard shortcuts during Keil MDK installation KBA",
    "FirstSentences" : "Article ID: KA004969 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK 5 Question I am installing Keil MDK on a new PC, but I want to ..."
  }, {
    "title" : "What will happen if you try to access an address that spans two SAU regions in Cortex-M33 and Cortex-M55?",
    "uri" : "https://developer.arm.com/documentation/ka004925/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004925/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004925/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004925/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What will happen if you try to access an address that spans two SAU regions in Cortex-M33 and Cortex-M55? ",
      "document_number" : "ka004925",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4948990",
      "sysurihash" : "uNJsDanEpgxbXt7k",
      "urihash" : "uNJsDanEpgxbXt7k",
      "sysuri" : "https://developer.arm.com/documentation/ka004925/1-0/en",
      "systransactionid" : 861205,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1638444969000,
      "topparentid" : 4948990,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1638445043000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648714884000,
      "permanentid" : "468b5a471f2b738a1f10239dc6f2c56b432d8e2ed06f70bf285d03b70fe9",
      "syslanguage" : [ "English" ],
      "itemid" : "61a8aff3f45f0b1fbf3a9e75",
      "transactionid" : 861205,
      "title" : "What will happen if you try to access an address that spans two SAU regions in Cortex-M33 and Cortex-M55? ",
      "products" : [ "AT623", "AT624", "AT624-GRP", "AT625", "AT625-GRP", "AT633", "AT633-PRU", "AT633-TRM", "AT634", "AT634-PRU", "AT634-TRM", "AT635", "AT636", "AT636-PRU", "AT636-TRM", "AT638", "Cortex-M33", "Cortex-M55", "MP098", "TM976", "ZB522", "ZB524", "ZB525", "ZB527", "ZB528", "ZB530", "ZB534", "ZB535", "ZB536", "ZB540", "ZB541", "ZB542" ],
      "date" : 1648714884000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004925:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714884383995352,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004925/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714876391,
      "syssize" : 63,
      "sysdate" : 1648714884000,
      "haslayout" : "1",
      "topparent" : "4948990",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4948990,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M55" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714884000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004925/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004925/1-0/?lang=en",
      "modified" : 1638445043000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714884383995352,
      "uri" : "https://developer.arm.com/documentation/ka004925/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What will happen if you try to access an address that spans two SAU regions in Cortex-M33 and Cortex-M55?",
    "Uri" : "https://developer.arm.com/documentation/ka004925/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004925/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004925/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004925/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "LICENSE: What is the Host ID?",
    "uri" : "https://developer.arm.com/documentation/ka003032/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003032/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003032/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003032/1-0/en",
    "excerpt" : "The number to the right of the SERVERNAME is the Physical address. ... Remove the hyphens, '-', before entering it. ... More details here. ... LICENSE: What is the Host ID? ... KBA",
    "firstSentences" : "Article ID: KA003032 Applies To: Keil MDK, Keil Tools Licensing Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 4.60 and later Keil \\ ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "LICENSE: What is the Host ID? ",
      "document_number" : "ka003032",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522810",
      "sysurihash" : "r9bbUjl2qs8lñVrm",
      "urihash" : "r9bbUjl2qs8lñVrm",
      "sysuri" : "https://developer.arm.com/documentation/ka003032/1-0/en",
      "systransactionid" : 880561,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1651603107000,
      "topparentid" : 4522810,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1651603143000,
      "sysconcepts" : "host ID ; Physical address ; server ; digit hex ; lmutil lmhostid ; Ethernet adapter ; command prompt ; FlexNet binaries ; Windows Client ; unzipped archive ; type of information",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3" ],
      "concepts" : "host ID ; Physical address ; server ; digit hex ; lmutil lmhostid ; Ethernet adapter ; command prompt ; FlexNet binaries ; Windows Client ; unzipped archive ; type of information",
      "documenttype" : "html",
      "sysindexeddate" : 1651603175000,
      "permanentid" : "e2b287dd8d9702c63afe140d0015e107c149a8e3559b3d693ed775452120",
      "syslanguage" : [ "English" ],
      "itemid" : "627176c7148af93a314a20f2",
      "transactionid" : 880561,
      "title" : "LICENSE: What is the Host ID? ",
      "products" : [ "A166", "A251", "A51", "CA166", "CA251", "CA51", "DK251", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "PK166", "PK51", "RL-ARM" ],
      "date" : 1651603175000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003032:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1651603175187741391,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2432,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003032/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1651603149462,
      "syssize" : 2432,
      "sysdate" : 1651603175000,
      "haslayout" : "1",
      "topparent" : "4522810",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522810,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 168,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1651603175000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003032/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003032/1-0/?lang=en",
      "modified" : 1651603143000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1651603175187741391,
      "uri" : "https://developer.arm.com/documentation/ka003032/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "LICENSE: What is the Host ID?",
    "Uri" : "https://developer.arm.com/documentation/ka003032/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003032/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003032/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003032/1-0/en",
    "Excerpt" : "The number to the right of the SERVERNAME is the Physical address. ... Remove the hyphens, '-', before entering it. ... More details here. ... LICENSE: What is the Host ID? ... KBA",
    "FirstSentences" : "Article ID: KA003032 Applies To: Keil MDK, Keil Tools Licensing Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 4.60 and later Keil \\ ..."
  }, {
    "title" : "SWPACK: MDK: Using Atmel/Microchip Packs",
    "uri" : "https://developer.arm.com/documentation/ka003207/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003207/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003207/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003207/1-0/en",
    "excerpt" : "Article ID: KA003207 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this ... Microchip will release new packs in the future, but in the interim, you can use the ...",
    "firstSentences" : "Article ID: KA003207 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to MDK v5.00-5.31 (See Note) Microchip \\/ Atmel devices Introduction Since ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "SWPACK: MDK: Using Atmel/Microchip Packs ",
      "document_number" : "ka003207",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523876",
      "sysurihash" : "10Sd7dZsiA5A5myq",
      "urihash" : "10Sd7dZsiA5A5myq",
      "sysuri" : "https://developer.arm.com/documentation/ka003207/1-0/en",
      "systransactionid" : 880560,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1651602917000,
      "topparentid" : 4523876,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1651602987000,
      "sysconcepts" : "drivers ; atmel ; start ; Use Microchip ; USART ; MPLAB ; RTOS Beta ; search bar ; Download AtmelStudio ; adjustments",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "drivers ; atmel ; start ; Use Microchip ; USART ; MPLAB ; RTOS Beta ; search bar ; Download AtmelStudio ; adjustments",
      "documenttype" : "html",
      "sysindexeddate" : 1651603016000,
      "permanentid" : "9188f27a614d824d27026db800624ba7458f794dc37bed9a9414f80e3d77",
      "syslanguage" : [ "English" ],
      "itemid" : "6271762b148af93a314a20e4",
      "transactionid" : 880560,
      "title" : "SWPACK: MDK: Using Atmel/Microchip Packs ",
      "products" : [ "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1651603016000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003207:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1651603016062959300,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3239,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003207/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1651602995961,
      "syssize" : 3239,
      "sysdate" : 1651603016000,
      "haslayout" : "1",
      "topparent" : "4523876",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523876,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 247,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1651603016000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003207/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003207/1-0/?lang=en",
      "modified" : 1651602987000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1651603016062959300,
      "uri" : "https://developer.arm.com/documentation/ka003207/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "SWPACK: MDK: Using Atmel/Microchip Packs",
    "Uri" : "https://developer.arm.com/documentation/ka003207/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003207/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003207/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003207/1-0/en",
    "Excerpt" : "Article ID: KA003207 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this ... Microchip will release new packs in the future, but in the interim, you can use the ...",
    "FirstSentences" : "Article ID: KA003207 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to MDK v5.00-5.31 (See Note) Microchip \\/ Atmel devices Introduction Since ..."
  }, {
    "title" : "Install",
    "uri" : "https://developer.arm.com/documentation/102621/0100/en/Install",
    "printableUri" : "https://developer.arm.com/documentation/102621/0100/en/Install",
    "clickUri" : "https://developer.arm.com/documentation/102621/0100/Install?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102621/0100/en/Install",
    "excerpt" : "To agree, type 'yes' at the prompt. ... Note: Arm recommends that you rebuild your MPI implementation (Open MPI, MVAPICH, ... Install LibraryCC++FortranHPCLinuxCode generationOptimization",
    "firstSentences" : "Install Arm Compiler for Linux Follow these instructions to install the Arm Compiler for Linux package: Before you begin Procedure (Optional) Enable command line completion Before you begin If any ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Install Arm Compiler for Linux",
      "uri" : "https://developer.arm.com/documentation/102621/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102621/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102621/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102621/0100/en",
      "excerpt" : "Introduction This tutorial describes how to download, install, setup your environment, and get started with ... The Arm Compiler for Linux package includes the Arm C\\/C++ Compiler, Arm Fortran ...",
      "firstSentences" : "Introduction This tutorial describes how to download, install, setup your environment, and get started with Arm Compiler for Linux. The Arm Compiler for Linux package includes the Arm C\\/C++ ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Install Arm Compiler for Linux ",
        "document_number" : "102621",
        "document_version" : "0100",
        "content_type" : "Tutorial",
        "systopparent" : "4857895",
        "sysurihash" : "e1xRtñ3f4ðq9uRñK",
        "urihash" : "e1xRtñ3f4ðq9uRñK",
        "sysuri" : "https://developer.arm.com/documentation/102621/0100/en",
        "systransactionid" : 896102,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653955200000,
        "topparentid" : 4857895,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653990675000,
        "sysconcepts" : "Arm Compiler ; Linux ; cross-compiler ; environment ; setup",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "concepts" : "Arm Compiler ; Linux ; cross-compiler ; environment ; setup",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1653990712000,
        "permanentid" : "e19f4994a3e7e88f56bba2b66d0ec3dc403c17b7b6a99434a84b94b3ce57",
        "syslanguage" : [ "English" ],
        "itemid" : "6295e513b334256d9ea8ae88",
        "transactionid" : 896102,
        "title" : "Install Arm Compiler for Linux ",
        "products" : [ "Arm Compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1653990712000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "102621:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653990712547462173,
        "navigationhierarchiescontenttype" : "Tutorial",
        "size" : 491,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102621/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653990700166,
        "syssize" : 491,
        "sysdate" : 1653990712000,
        "haslayout" : "1",
        "topparent" : "4857895",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857895,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This tutorial describes how to download, install, set up your environment, and get started with Arm Compiler for Linux.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653990712000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102621/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102621/0100/?lang=en",
        "modified" : 1653990675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653990712547462173,
        "uri" : "https://developer.arm.com/documentation/102621/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Install Arm Compiler for Linux",
      "Uri" : "https://developer.arm.com/documentation/102621/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102621/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102621/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102621/0100/en",
      "Excerpt" : "Introduction This tutorial describes how to download, install, setup your environment, and get started with ... The Arm Compiler for Linux package includes the Arm C\\/C++ Compiler, Arm Fortran ...",
      "FirstSentences" : "Introduction This tutorial describes how to download, install, setup your environment, and get started with Arm Compiler for Linux. The Arm Compiler for Linux package includes the Arm C\\/C++ ..."
    },
    "childResults" : [ {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102621/0100/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102621/0100/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102621/0100/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102621/0100/en/Next-steps",
      "excerpt" : "Next steps To find out more information about the Arm Compiler for Linux tools, and to find documentation and other resources, see the component web pages: Arm C\\/C+ ... generationOptimization",
      "firstSentences" : "Next steps To find out more information about the Arm Compiler for Linux tools, and to find documentation and other resources, see the component web pages: Arm C\\/C++ Compiler Arm Fortran Compiler ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Install Arm Compiler for Linux",
        "uri" : "https://developer.arm.com/documentation/102621/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102621/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102621/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102621/0100/en",
        "excerpt" : "Introduction This tutorial describes how to download, install, setup your environment, and get started with ... The Arm Compiler for Linux package includes the Arm C\\/C++ Compiler, Arm Fortran ...",
        "firstSentences" : "Introduction This tutorial describes how to download, install, setup your environment, and get started with Arm Compiler for Linux. The Arm Compiler for Linux package includes the Arm C\\/C++ ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Install Arm Compiler for Linux ",
          "document_number" : "102621",
          "document_version" : "0100",
          "content_type" : "Tutorial",
          "systopparent" : "4857895",
          "sysurihash" : "e1xRtñ3f4ðq9uRñK",
          "urihash" : "e1xRtñ3f4ðq9uRñK",
          "sysuri" : "https://developer.arm.com/documentation/102621/0100/en",
          "systransactionid" : 896102,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653955200000,
          "topparentid" : 4857895,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653990675000,
          "sysconcepts" : "Arm Compiler ; Linux ; cross-compiler ; environment ; setup",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "Arm Compiler ; Linux ; cross-compiler ; environment ; setup",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1653990712000,
          "permanentid" : "e19f4994a3e7e88f56bba2b66d0ec3dc403c17b7b6a99434a84b94b3ce57",
          "syslanguage" : [ "English" ],
          "itemid" : "6295e513b334256d9ea8ae88",
          "transactionid" : 896102,
          "title" : "Install Arm Compiler for Linux ",
          "products" : [ "Arm Compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
          "date" : 1653990712000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
          "document_id" : "102621:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Linux Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Linux Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653990712547462173,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 491,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102621/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653990700166,
          "syssize" : 491,
          "sysdate" : 1653990712000,
          "haslayout" : "1",
          "topparent" : "4857895",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4857895,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This tutorial describes how to download, install, set up your environment, and get started with Arm Compiler for Linux.",
          "wordcount" : 47,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653990712000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102621/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102621/0100/?lang=en",
          "modified" : 1653990675000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653990712547462173,
          "uri" : "https://developer.arm.com/documentation/102621/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Install Arm Compiler for Linux",
        "Uri" : "https://developer.arm.com/documentation/102621/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102621/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102621/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102621/0100/en",
        "Excerpt" : "Introduction This tutorial describes how to download, install, setup your environment, and get started with ... The Arm Compiler for Linux package includes the Arm C\\/C++ Compiler, Arm Fortran ...",
        "FirstSentences" : "Introduction This tutorial describes how to download, install, setup your environment, and get started with Arm Compiler for Linux. The Arm Compiler for Linux package includes the Arm C\\/C++ ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102621",
        "document_version" : "0100",
        "content_type" : "Tutorial",
        "systopparent" : "4857895",
        "sysurihash" : "PAMFCjfZ04VuDE8q",
        "urihash" : "PAMFCjfZ04VuDE8q",
        "sysuri" : "https://developer.arm.com/documentation/102621/0100/en/Next-steps",
        "systransactionid" : 896102,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653955200000,
        "topparentid" : 4857895,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653990675000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 4857895,
        "parentitem" : "6295e513b334256d9ea8ae88",
        "documenttype" : "html",
        "isattachment" : "4857895",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1653990712000,
        "permanentid" : "ebff9336b60a75bef7b1ab8f05953880b00156b492f0a10f2021c3f962c2",
        "syslanguage" : [ "English" ],
        "itemid" : "6295e513b334256d9ea8ae90",
        "transactionid" : 896102,
        "title" : "Next steps ",
        "products" : [ "Arm Compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1653990712000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "102621:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653990712563251473,
        "sysisattachment" : "4857895",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4857895,
        "size" : 533,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102621/0100/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653990700166,
        "syssize" : 533,
        "sysdate" : 1653990712000,
        "haslayout" : "1",
        "topparent" : "4857895",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857895,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This tutorial describes how to download, install, set up your environment, and get started with Arm Compiler for Linux.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653990712000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102621/0100/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102621/0100/Next-steps?lang=en",
        "modified" : 1653990675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653990712563251473,
        "uri" : "https://developer.arm.com/documentation/102621/0100/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102621/0100/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102621/0100/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102621/0100/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102621/0100/en/Next-steps",
      "Excerpt" : "Next steps To find out more information about the Arm Compiler for Linux tools, and to find documentation and other resources, see the component web pages: Arm C\\/C+ ... generationOptimization",
      "FirstSentences" : "Next steps To find out more information about the Arm Compiler for Linux tools, and to find documentation and other resources, see the component web pages: Arm C\\/C++ Compiler Arm Fortran Compiler ..."
    }, {
      "title" : "Install Arm Compiler for Linux",
      "uri" : "https://developer.arm.com/documentation/102621/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102621/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102621/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102621/0100/en",
      "excerpt" : "Introduction This tutorial describes how to download, install, setup your environment, and get started with ... The Arm Compiler for Linux package includes the Arm C\\/C++ Compiler, Arm Fortran ...",
      "firstSentences" : "Introduction This tutorial describes how to download, install, setup your environment, and get started with Arm Compiler for Linux. The Arm Compiler for Linux package includes the Arm C\\/C++ ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Install Arm Compiler for Linux ",
        "document_number" : "102621",
        "document_version" : "0100",
        "content_type" : "Tutorial",
        "systopparent" : "4857895",
        "sysurihash" : "e1xRtñ3f4ðq9uRñK",
        "urihash" : "e1xRtñ3f4ðq9uRñK",
        "sysuri" : "https://developer.arm.com/documentation/102621/0100/en",
        "systransactionid" : 896102,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1653955200000,
        "topparentid" : 4857895,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653990675000,
        "sysconcepts" : "Arm Compiler ; Linux ; cross-compiler ; environment ; setup",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "concepts" : "Arm Compiler ; Linux ; cross-compiler ; environment ; setup",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1653990712000,
        "permanentid" : "e19f4994a3e7e88f56bba2b66d0ec3dc403c17b7b6a99434a84b94b3ce57",
        "syslanguage" : [ "English" ],
        "itemid" : "6295e513b334256d9ea8ae88",
        "transactionid" : 896102,
        "title" : "Install Arm Compiler for Linux ",
        "products" : [ "Arm Compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1653990712000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "102621:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653990712547462173,
        "navigationhierarchiescontenttype" : "Tutorial",
        "size" : 491,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102621/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653990700166,
        "syssize" : 491,
        "sysdate" : 1653990712000,
        "haslayout" : "1",
        "topparent" : "4857895",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857895,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This tutorial describes how to download, install, set up your environment, and get started with Arm Compiler for Linux.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653990712000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102621/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102621/0100/?lang=en",
        "modified" : 1653990675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653990712547462173,
        "uri" : "https://developer.arm.com/documentation/102621/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Install Arm Compiler for Linux",
      "Uri" : "https://developer.arm.com/documentation/102621/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102621/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102621/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102621/0100/en",
      "Excerpt" : "Introduction This tutorial describes how to download, install, setup your environment, and get started with ... The Arm Compiler for Linux package includes the Arm C\\/C++ Compiler, Arm Fortran ...",
      "FirstSentences" : "Introduction This tutorial describes how to download, install, setup your environment, and get started with Arm Compiler for Linux. The Arm Compiler for Linux package includes the Arm C\\/C++ ..."
    }, {
      "title" : "Licensing information",
      "uri" : "https://developer.arm.com/documentation/102621/0100/en/Licensing-information",
      "printableUri" : "https://developer.arm.com/documentation/102621/0100/en/Licensing-information",
      "clickUri" : "https://developer.arm.com/documentation/102621/0100/Licensing-information?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102621/0100/en/Licensing-information",
      "excerpt" : "Licensing information Use of Arm Compiler for Linux is subject to the terms and conditions of the applicable End User License ... You do not require a license to use Arm Compiler for Linux.",
      "firstSentences" : "Licensing information Use of Arm Compiler for Linux is subject to the terms and conditions of the applicable End User License Agreement (\\u201CEULA\\u201D). You do not require a license to use Arm ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Install Arm Compiler for Linux",
        "uri" : "https://developer.arm.com/documentation/102621/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102621/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102621/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102621/0100/en",
        "excerpt" : "Introduction This tutorial describes how to download, install, setup your environment, and get started with ... The Arm Compiler for Linux package includes the Arm C\\/C++ Compiler, Arm Fortran ...",
        "firstSentences" : "Introduction This tutorial describes how to download, install, setup your environment, and get started with Arm Compiler for Linux. The Arm Compiler for Linux package includes the Arm C\\/C++ ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Install Arm Compiler for Linux ",
          "document_number" : "102621",
          "document_version" : "0100",
          "content_type" : "Tutorial",
          "systopparent" : "4857895",
          "sysurihash" : "e1xRtñ3f4ðq9uRñK",
          "urihash" : "e1xRtñ3f4ðq9uRñK",
          "sysuri" : "https://developer.arm.com/documentation/102621/0100/en",
          "systransactionid" : 896102,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1653955200000,
          "topparentid" : 4857895,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1653990675000,
          "sysconcepts" : "Arm Compiler ; Linux ; cross-compiler ; environment ; setup",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "Arm Compiler ; Linux ; cross-compiler ; environment ; setup",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1653990712000,
          "permanentid" : "e19f4994a3e7e88f56bba2b66d0ec3dc403c17b7b6a99434a84b94b3ce57",
          "syslanguage" : [ "English" ],
          "itemid" : "6295e513b334256d9ea8ae88",
          "transactionid" : 896102,
          "title" : "Install Arm Compiler for Linux ",
          "products" : [ "Arm Compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
          "date" : 1653990712000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
          "document_id" : "102621:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Linux Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Linux Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653990712547462173,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 491,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102621/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653990700166,
          "syssize" : 491,
          "sysdate" : 1653990712000,
          "haslayout" : "1",
          "topparent" : "4857895",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4857895,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This tutorial describes how to download, install, set up your environment, and get started with Arm Compiler for Linux.",
          "wordcount" : 47,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653990712000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102621/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102621/0100/?lang=en",
          "modified" : 1653990675000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1653990712547462173,
          "uri" : "https://developer.arm.com/documentation/102621/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Install Arm Compiler for Linux",
        "Uri" : "https://developer.arm.com/documentation/102621/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102621/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102621/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102621/0100/en",
        "Excerpt" : "Introduction This tutorial describes how to download, install, setup your environment, and get started with ... The Arm Compiler for Linux package includes the Arm C\\/C++ Compiler, Arm Fortran ...",
        "FirstSentences" : "Introduction This tutorial describes how to download, install, setup your environment, and get started with Arm Compiler for Linux. The Arm Compiler for Linux package includes the Arm C\\/C++ ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Licensing information ",
        "document_number" : "102621",
        "document_version" : "0100",
        "content_type" : "Tutorial",
        "systopparent" : "4857895",
        "sysurihash" : "eQ04Uðt5DqOoBfbK",
        "urihash" : "eQ04Uðt5DqOoBfbK",
        "sysuri" : "https://developer.arm.com/documentation/102621/0100/en/Licensing-information",
        "systransactionid" : 896102,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1653955200000,
        "topparentid" : 4857895,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653990675000,
        "sysconcepts" : "Arm Compiler ; Linux ; End User ; information Use ; u201D ; u201CEULA ; Agreement",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 4857895,
        "parentitem" : "6295e513b334256d9ea8ae88",
        "concepts" : "Arm Compiler ; Linux ; End User ; information Use ; u201D ; u201CEULA ; Agreement",
        "documenttype" : "html",
        "isattachment" : "4857895",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1653990712000,
        "permanentid" : "8f59f78918675f37756c74a68ae67347495b22d46c52244b3ec9198c0aa5",
        "syslanguage" : [ "English" ],
        "itemid" : "6295e513b334256d9ea8ae8a",
        "transactionid" : 896102,
        "title" : "Licensing information ",
        "products" : [ "Arm Compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
        "date" : 1653990712000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
        "document_id" : "102621:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653990712534999048,
        "sysisattachment" : "4857895",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4857895,
        "size" : 291,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102621/0100/Licensing-information?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653990700166,
        "syssize" : 291,
        "sysdate" : 1653990712000,
        "haslayout" : "1",
        "topparent" : "4857895",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857895,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This tutorial describes how to download, install, set up your environment, and get started with Arm Compiler for Linux.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653990712000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102621/0100/Licensing-information?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102621/0100/Licensing-information?lang=en",
        "modified" : 1653990675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653990712534999048,
        "uri" : "https://developer.arm.com/documentation/102621/0100/en/Licensing-information",
        "syscollection" : "default"
      },
      "Title" : "Licensing information",
      "Uri" : "https://developer.arm.com/documentation/102621/0100/en/Licensing-information",
      "PrintableUri" : "https://developer.arm.com/documentation/102621/0100/en/Licensing-information",
      "ClickUri" : "https://developer.arm.com/documentation/102621/0100/Licensing-information?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102621/0100/en/Licensing-information",
      "Excerpt" : "Licensing information Use of Arm Compiler for Linux is subject to the terms and conditions of the applicable End User License ... You do not require a license to use Arm Compiler for Linux.",
      "FirstSentences" : "Licensing information Use of Arm Compiler for Linux is subject to the terms and conditions of the applicable End User License Agreement (\\u201CEULA\\u201D). You do not require a license to use Arm ..."
    } ],
    "totalNumberOfChildResults" : 8,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Install ",
      "document_number" : "102621",
      "document_version" : "0100",
      "content_type" : "Tutorial",
      "systopparent" : "4857895",
      "sysurihash" : "aQñ3WW0ByCAnaRJD",
      "urihash" : "aQñ3WW0ByCAnaRJD",
      "sysuri" : "https://developer.arm.com/documentation/102621/0100/en/Install",
      "systransactionid" : 896102,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1653955200000,
      "topparentid" : 4857895,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1653990675000,
      "sysconcepts" : "Arm Compiler ; package ; commands ; System Administrators ; Tab ; functionality ; ffp-contract ; bash-autocomplete ; installation ; auto-complete ; run-time libraries ; module format ; Fortran interface ; bash-completion ; autocomplete",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2705", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2705", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
      "attachmentparentid" : 4857895,
      "parentitem" : "6295e513b334256d9ea8ae88",
      "concepts" : "Arm Compiler ; package ; commands ; System Administrators ; Tab ; functionality ; ffp-contract ; bash-autocomplete ; installation ; auto-complete ; run-time libraries ; module format ; Fortran interface ; bash-completion ; autocomplete",
      "documenttype" : "html",
      "isattachment" : "4857895",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1653990712000,
      "permanentid" : "42a67f583dfac6c544b98e8d2b1355e48c1be6fd318a0d77941dae904d03",
      "syslanguage" : [ "English" ],
      "itemid" : "6295e513b334256d9ea8ae8c",
      "transactionid" : 896102,
      "title" : "Install ",
      "products" : [ "Arm Compiler for Linux", "Arm Performance Libraries", "Arm Allinea Studio" ],
      "date" : 1653990712000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "HPC Software",
      "navigationhierarchiestopics" : [ "AArch64", "High Performance Computing (HPC)", "Hyperscale", "Linux", "Performance" ],
      "document_id" : "102621:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Linux Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Linux Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653990712572223020,
      "sysisattachment" : "4857895",
      "navigationhierarchiescontenttype" : "Tutorial",
      "sysattachmentparentid" : 4857895,
      "size" : 4580,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102621/0100/Install?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653990700166,
      "syssize" : 4580,
      "sysdate" : 1653990712000,
      "haslayout" : "1",
      "topparent" : "4857895",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4857895,
      "navigationhierarchiescategories" : [ "HPC" ],
      "content_description" : "This tutorial describes how to download, install, set up your environment, and get started with Arm Compiler for Linux.",
      "wordcount" : 255,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries", "Linux Userspace Software Tools|Arm Performance Libraries", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Performance Libraries" ],
      "document_revision" : "03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653990712000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102621/0100/Install?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102621/0100/Install?lang=en",
      "modified" : 1653990675000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653990712572223020,
      "uri" : "https://developer.arm.com/documentation/102621/0100/en/Install",
      "syscollection" : "default"
    },
    "Title" : "Install",
    "Uri" : "https://developer.arm.com/documentation/102621/0100/en/Install",
    "PrintableUri" : "https://developer.arm.com/documentation/102621/0100/en/Install",
    "ClickUri" : "https://developer.arm.com/documentation/102621/0100/Install?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102621/0100/en/Install",
    "Excerpt" : "To agree, type 'yes' at the prompt. ... Note: Arm recommends that you rebuild your MPI implementation (Open MPI, MVAPICH, ... Install LibraryCC++FortranHPCLinuxCode generationOptimization",
    "FirstSentences" : "Install Arm Compiler for Linux Follow these instructions to install the Arm Compiler for Linux package: Before you begin Procedure (Optional) Enable command line completion Before you begin If any ..."
  }, {
    "title" : "How do I know my DSU Cluster is 'Direct Connect'",
    "uri" : "https://developer.arm.com/documentation/ka004953/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004953/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004953/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004953/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I know my DSU Cluster is 'Direct Connect' ",
      "document_number" : "ka004953",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5231836",
      "sysurihash" : "ayAgjoHCKZ0ñdiNñ",
      "urihash" : "ayAgjoHCKZ0ñdiNñ",
      "sysuri" : "https://developer.arm.com/documentation/ka004953/1-0/en",
      "systransactionid" : 867973,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1649715584000,
      "topparentid" : 5231836,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1649715687000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649715761000,
      "permanentid" : "bd17a5da6d26d36b718ad75110830623c3abf4edb546eea75c06f38b89f3",
      "syslanguage" : [ "English" ],
      "itemid" : "6254a9e764e3265f7c90b228",
      "transactionid" : 867973,
      "title" : "How do I know my DSU Cluster is 'Direct Connect' ",
      "products" : [ "AD002", "AD007", "AD008", "AD020", "AD040", "DynamIQ Shared Unit", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "KLMKT-QS-00044", "MP050", "MP050-SAC", "MP050-SAC-S+M", "MP051", "MP076", "MP090", "MP091", "MP135", "MSI-0342A", "MSI-0342B", "MSI-0343A", "Neoverse N1", "Neoverse V1", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "V2M-N1SDP-0342A", "V2M-N1SDP-0343A", "ZB692", "ZB693", "ZB695", "ZB696" ],
      "date" : 1649715761000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004953:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649715761312641549,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004953/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649715716833,
      "syssize" : 63,
      "sysdate" : 1649715761000,
      "haslayout" : "1",
      "topparent" : "5231836",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5231836,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1", "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1", "IP Products|Processors|Neoverse|Neoverse V1" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649715761000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004953/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004953/1-0/?lang=en",
      "modified" : 1649715687000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649715761312641549,
      "uri" : "https://developer.arm.com/documentation/ka004953/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I know my DSU Cluster is 'Direct Connect'",
    "Uri" : "https://developer.arm.com/documentation/ka004953/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004953/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004953/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004953/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Can AXI masters be connected to a CCI through a NIC snoop the ACE master caches?",
    "uri" : "https://developer.arm.com/documentation/ka001339/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001339/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001339/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001339/1-0/en",
    "excerpt" : "Note: It is permissible, but not expected, for non-cacheable transaction to be hardware coherent. ... Can AXI masters be connected to a CCI through a NIC snoop the ACE master caches? ... KBA",
    "firstSentences" : "Article ID: KA001339 Applies To: CoreLink CCI-400, CoreLink CCI-500, CoreLink CCI-550, CoreLink NIC-400 Confidentiality: Customer Non-confidential Answer Yes. ACE-Lite supports three main ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Can AXI masters be connected to a CCI through a NIC snoop the ACE master caches? ",
      "document_number" : "ka001339",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3705044",
      "sysurihash" : "VOiz16QaJFqLgwTO",
      "urihash" : "VOiz16QaJFqLgwTO",
      "sysuri" : "https://developer.arm.com/documentation/ka001339/1-0/en",
      "systransactionid" : 907020,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1655911779000,
      "topparentid" : 3705044,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1655911864000,
      "sysconcepts" : "hardware coherency ; cache maintenance ; masters ; ACE-Lite ; barriers ; AXI ; AxDOMAIN signals ; transactions ; System domain ; conversion",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
      "concepts" : "hardware coherency ; cache maintenance ; masters ; ACE-Lite ; barriers ; AXI ; AxDOMAIN signals ; transactions ; System domain ; conversion",
      "documenttype" : "html",
      "sysindexeddate" : 1655911899000,
      "permanentid" : "8f9acdd868cb551daaf02f7a1d1452e0b39b0bf6a8c9dd684d0a593f406e",
      "syslanguage" : [ "English" ],
      "itemid" : "62b335b831ea212bb66241b6",
      "transactionid" : 907020,
      "title" : "Can AXI masters be connected to a CCI through a NIC snoop the ACE master caches? ",
      "products" : [ "CoreLink CCI-400", "CoreLink CCI-500", "CoreLink CCI-550", "CoreLink NIC-400", "PL401", "PL401-GRP", "PL406", "PL410", "PL410-PRU", "PL410-TRM", "PL420", "PL420-GRP", "PL422", "PL422-GRP", "PL423", "PL423-GRP", "PM200", "ZA986", "ZA987", "ZB005", "ZB006", "ZB269", "ZB273", "ZB301", "ZB302", "ZB331", "ZB332", "ZB333", "ZB334", "ZB443", "ZB669", "ZB691", "ZB748" ],
      "date" : 1655911899000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001339:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655911899755954140,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2885,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001339/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655911881750,
      "syssize" : 2885,
      "sysdate" : 1655911899000,
      "haslayout" : "1",
      "topparent" : "3705044",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3705044,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 161,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "document_revision" : "11",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655911899000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001339/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001339/1-0/?lang=en",
      "modified" : 1655911864000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655911899755954140,
      "uri" : "https://developer.arm.com/documentation/ka001339/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can AXI masters be connected to a CCI through a NIC snoop the ACE master caches?",
    "Uri" : "https://developer.arm.com/documentation/ka001339/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001339/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001339/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001339/1-0/en",
    "Excerpt" : "Note: It is permissible, but not expected, for non-cacheable transaction to be hardware coherent. ... Can AXI masters be connected to a CCI through a NIC snoop the ACE master caches? ... KBA",
    "FirstSentences" : "Article ID: KA001339 Applies To: CoreLink CCI-400, CoreLink CCI-500, CoreLink CCI-550, CoreLink NIC-400 Confidentiality: Customer Non-confidential Answer Yes. ACE-Lite supports three main ..."
  }, {
    "title" : "What is Luminance Variance in Mali-C52 and how to use it?",
    "uri" : "https://developer.arm.com/documentation/ka004903/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004903/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004903/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004903/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What is Luminance Variance in Mali-C52 and how to use it? ",
      "document_number" : "ka004903",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4839229",
      "sysurihash" : "ñð8aIN5QcyPnc0ZI",
      "urihash" : "ñð8aIN5QcyPnc0ZI",
      "sysuri" : "https://developer.arm.com/documentation/ka004903/1-0/en",
      "systransactionid" : 861203,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1637052176000,
      "topparentid" : 4839229,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1637052242000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2606", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2606" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648714773000,
      "permanentid" : "275e74a21e3e4de7ac32c8146cdc2d7b0ee0c486def91f73273fd21ef877",
      "syslanguage" : [ "English" ],
      "itemid" : "61936f52f45f0b1fbf3a7fdf",
      "transactionid" : 861203,
      "title" : "What is Luminance Variance in Mali-C52 and how to use it? ",
      "products" : [ "IV009", "IV009-GRP" ],
      "date" : 1648714773000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004903:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714773488182531,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004903/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714772575,
      "syssize" : 63,
      "sysdate" : 1648714773000,
      "haslayout" : "1",
      "topparent" : "4839229",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4839229,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali Camera|Mali-C52", "Graphics and Multimedia Processors|Mali Camera|Mali-C52", "Mali Image Signal Processors|Mali-C52" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali Camera", "IP Products|Graphics and Multimedia Processors|Mali Camera|Mali-C52" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714773000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004903/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004903/1-0/?lang=en",
      "modified" : 1637052242000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714773488182531,
      "uri" : "https://developer.arm.com/documentation/ka004903/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is Luminance Variance in Mali-C52 and how to use it?",
    "Uri" : "https://developer.arm.com/documentation/ka004903/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004903/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004903/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004903/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Mali-G71 performance counter reference",
    "uri" : "https://developer.arm.com/documentation/102641/0100/en/pdf/mali-g71_performance_counters_reference_guide_102641_0100_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102641/0100/en/pdf/mali-g71_performance_counters_reference_guide_102641_0100_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/620e33fb9ae8726b321114c1",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0100/en/pdf/mali-g71_performance_counters_reference_guide_102641_0100_en.pdf",
    "excerpt" : "Document ID: 102641_0100_en ... English version of the Agreement shall prevail. ... All rights reserved. ... Other brands and names mentioned in this document may be the trademarks of their ...",
    "firstSentences" : "Mali-G71 Performance Counters 1.0 Reference Guide Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102641_0100_en Mali-G71 Performance Counters Reference ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Mali-G71 performance counter reference",
      "uri" : "https://developer.arm.com/documentation/102641/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102641/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102641/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0100/en",
      "excerpt" : "Figure 2. ... GPU usage This set of performance counters provides an overview of the overall load on the ... This counter will increment any clock cycle where a workload is loaded into a queue ...",
      "firstSentences" : "Mali-G71 performance counter reference This guide explains the Mali performance counters found in the Arm Streamline profiling template for the Mali-G71 GPU, which is part of the Bifrost ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Mali-G71 performance counter reference ",
        "document_number" : "102641",
        "document_version" : "0100",
        "content_type" : "Performance Counters Guide",
        "systopparent" : "5052368",
        "sysurihash" : "o3KTxVM8jkAGxñLt",
        "urihash" : "o3KTxVM8jkAGxñLt",
        "sysuri" : "https://developer.arm.com/documentation/102641/0100/en",
        "systransactionid" : 920753,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645056000000,
        "topparentid" : 5052368,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1645097978000,
        "sysconcepts" : "shader cores ; counter increments ; GPU ; MaliGPUCyclesGPUActive ; MaliCoreLoadStoreCyclesPartialReadCycles ; workloads ; counters ; expressions ; rendering ; template ; G71 ; data paths ; fragment queue ; functional units ; optimization opportunities ; parallelism",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc" ],
        "concepts" : "shader cores ; counter increments ; GPU ; MaliGPUCyclesGPUActive ; MaliCoreLoadStoreCyclesPartialReadCycles ; workloads ; counters ; expressions ; rendering ; template ; G71 ; data paths ; fragment queue ; functional units ; optimization opportunities ; parallelism",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658156219000,
        "permanentid" : "492b30d56803b5c9f2d0ac9e19d8ea3c6576e95c0e7b4ff12293c12a9d0c",
        "syslanguage" : [ "English" ],
        "itemid" : "620e33fa9ae8726b3211149a",
        "transactionid" : 920753,
        "title" : "Mali-G71 performance counter reference ",
        "products" : [ "Mali-G71 GPU" ],
        "date" : 1658156219000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102641:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658156219582944311,
        "navigationhierarchiescontenttype" : "Performance Counters Guide",
        "size" : 61547,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102641/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658156199061,
        "syssize" : 61547,
        "sysdate" : 1658156219000,
        "haslayout" : "1",
        "topparent" : "5052368",
        "label_version" : "0100",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5052368,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
        "wordcount" : 1219,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658156219000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102641/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102641/0100/?lang=en",
        "modified" : 1645694833000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1658156219582944311,
        "uri" : "https://developer.arm.com/documentation/102641/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Mali-G71 performance counter reference",
      "Uri" : "https://developer.arm.com/documentation/102641/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102641/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102641/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0100/en",
      "Excerpt" : "Figure 2. ... GPU usage This set of performance counters provides an overview of the overall load on the ... This counter will increment any clock cycle where a workload is loaded into a queue ...",
      "FirstSentences" : "Mali-G71 performance counter reference This guide explains the Mali performance counters found in the Arm Streamline profiling template for the Mali-G71 GPU, which is part of the Bifrost ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Mali-G71 performance counter reference ",
      "document_number" : "102641",
      "document_version" : "0100",
      "content_type" : "Performance Counters Guide",
      "systopparent" : "5052368",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "DTPñvegpS6yga4be",
      "urihash" : "DTPñvegpS6yga4be",
      "sysuri" : "https://developer.arm.com/documentation/102641/0100/en/pdf/mali-g71_performance_counters_reference_guide_102641_0100_en.pdf",
      "keywords" : "Mali-G71 GPU",
      "systransactionid" : 863669,
      "is_confidential" : 0,
      "validityscore" : 0.5,
      "published" : 1645056000000,
      "topparentid" : 5052368,
      "numberofpages" : 42,
      "sysconcepts" : "optimizations ; GPU ; workloads ; non-fragment ; shader cores ; counters ; utilization ; memory system ; counter increments ; data paths ; CPU ; Job Manager ; functional units ; performance counters ; optimization opportunities ; party patents",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc" ],
      "attachmentparentid" : 5052368,
      "parentitem" : "620e33fa9ae8726b3211149a",
      "concepts" : "optimizations ; GPU ; workloads ; non-fragment ; shader cores ; counters ; utilization ; memory system ; counter increments ; data paths ; CPU ; Job Manager ; functional units ; performance counters ; optimization opportunities ; party patents",
      "documenttype" : "pdf",
      "isattachment" : "5052368",
      "sysindexeddate" : 1649080246000,
      "permanentid" : "00181a1e1eaf3eebf14655685fbc9cf6711b84a461fa13bf9320a8650b4d",
      "syslanguage" : [ "English" ],
      "itemid" : "620e33fb9ae8726b321114c1",
      "transactionid" : 863669,
      "title" : "Mali-G71 performance counter reference ",
      "subject" : "This guide explains the performance counters found in the Arm Streamline tool’s profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
      "date" : 1649080246000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102641:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "audience" : [ "Graphics Developers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080246230963465,
      "sysisattachment" : "5052368",
      "navigationhierarchiescontenttype" : "Performance Counters Guide",
      "sysattachmentparentid" : 5052368,
      "size" : 388548,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/620e33fb9ae8726b321114c1",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080121107,
      "syssubject" : "This guide explains the performance counters found in the Arm Streamline tool’s profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
      "syssize" : 388548,
      "sysdate" : 1649080246000,
      "topparent" : "5052368",
      "author" : "Arm Ltd.",
      "label_version" : "0100",
      "systopparentid" : 5052368,
      "content_description" : "This guide explains the performance counters found in the Arm Streamline tools profiling template for the Mali-G71 GPU. This GPU is part of the Mali Bifrost architecture family.",
      "wordcount" : 1466,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080246000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/620e33fb9ae8726b321114c1",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080246230963465,
      "uri" : "https://developer.arm.com/documentation/102641/0100/en/pdf/mali-g71_performance_counters_reference_guide_102641_0100_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Mali-G71 performance counter reference",
    "Uri" : "https://developer.arm.com/documentation/102641/0100/en/pdf/mali-g71_performance_counters_reference_guide_102641_0100_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102641/0100/en/pdf/mali-g71_performance_counters_reference_guide_102641_0100_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/620e33fb9ae8726b321114c1",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102641/0100/en/pdf/mali-g71_performance_counters_reference_guide_102641_0100_en.pdf",
    "Excerpt" : "Document ID: 102641_0100_en ... English version of the Agreement shall prevail. ... All rights reserved. ... Other brands and names mentioned in this document may be the trademarks of their ...",
    "FirstSentences" : "Mali-G71 Performance Counters 1.0 Reference Guide Non-Conﬁdential Copyright © 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102641_0100_en Mali-G71 Performance Counters Reference ..."
  }, {
    "title" : "Triangle and polygon usage",
    "uri" : "https://developer.arm.com/documentation/102695/0100/en/Triangle-and-polygon-usage",
    "printableUri" : "https://developer.arm.com/documentation/102695/0100/en/Triangle-and-polygon-usage",
    "clickUri" : "https://developer.arm.com/documentation/102695/0100/Triangle-and-polygon-usage?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102695/0100/en/Triangle-and-polygon-usage",
    "excerpt" : "You can also delete these areas, however, delete areas carefully in case you need to ... In the following image, the triangles in the area in the green square are too small to be visible on ...",
    "firstSentences" : "Triangle and polygon usage We recommend that you use the fewest number of triangles possible to get the quality required to create your object. The number of triangles should be one of the first ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Geometry best practices for Unreal Engine",
      "uri" : "https://developer.arm.com/documentation/102695/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102695/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102695/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102695/0100/en",
      "excerpt" : "Overview In this guide, you will learn about how to make geometry optimizations using the Epic Unreal Engine game engine. ... Geometry is one of the main components when you create a 3D game.",
      "firstSentences" : "Overview In this guide, you will learn about how to make geometry optimizations using the Epic Unreal Engine game engine. Geometry is one of the main components when you create a 3D game. To ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Geometry best practices for Unreal Engine ",
        "document_number" : "102695",
        "document_version" : "0100",
        "content_type" : "Best Practices Guide",
        "systopparent" : "4784101",
        "sysurihash" : "XT8SpnRphylyW5Vl",
        "urihash" : "XT8SpnRphylyW5Vl",
        "sysuri" : "https://developer.arm.com/documentation/102695/0100/en",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1633606806000,
        "topparentid" : 4784101,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1633614678000,
        "sysconcepts" : "geometry ; games ; assets ; engine ; mobile ; polygons ; triangles ; points ; using quads ; usage Level ; straight ; environment ; practices",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|603fb52765770d0aa4db7339|615ecd45f92c6012fcff4bd9", "615ecd45f92c6012fcff4bd9" ],
        "concepts" : "geometry ; games ; assets ; engine ; mobile ; polygons ; triangles ; points ; using quads ; usage Level ; straight ; environment ; practices",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718683000,
        "permanentid" : "895e650b2c53c8ff036dda3c4d1bf5204fb80c73f9003010265c01e4ac45",
        "syslanguage" : [ "English" ],
        "itemid" : "615efb56e4f35d2484679d85",
        "transactionid" : 861282,
        "title" : "Geometry best practices for Unreal Engine ",
        "products" : [ "Unreal Engine" ],
        "date" : 1648718683000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Unreal engine" ],
        "document_id" : "102695:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718683546634277,
        "navigationhierarchiescontenttype" : "Best Practices Guide",
        "size" : 1478,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102695/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718671295,
        "syssize" : 1478,
        "sysdate" : 1648718683000,
        "haslayout" : "1",
        "topparent" : "4784101",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4784101,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This tutorial shows how to make geometry optimizations using the Epic Unreal Engine game engine.",
        "wordcount" : 134,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Third-party software|Unreal engine", "Unreal engine" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Third-party software", "Tools and Software|Third-party software|Unreal engine" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718683000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102695/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102695/0100/?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718683546634277,
        "uri" : "https://developer.arm.com/documentation/102695/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Geometry best practices for Unreal Engine",
      "Uri" : "https://developer.arm.com/documentation/102695/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102695/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102695/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102695/0100/en",
      "Excerpt" : "Overview In this guide, you will learn about how to make geometry optimizations using the Epic Unreal Engine game engine. ... Geometry is one of the main components when you create a 3D game.",
      "FirstSentences" : "Overview In this guide, you will learn about how to make geometry optimizations using the Epic Unreal Engine game engine. Geometry is one of the main components when you create a 3D game. To ..."
    },
    "childResults" : [ {
      "title" : "Related information",
      "uri" : "https://developer.arm.com/documentation/102695/0100/en/Related-information",
      "printableUri" : "https://developer.arm.com/documentation/102695/0100/en/Related-information",
      "clickUri" : "https://developer.arm.com/documentation/102695/0100/Related-information?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102695/0100/en/Related-information",
      "excerpt" : "Related information The following resources are related to this guide: Unreal Engine documentation Use Streamline to Optimize Applications for Mali GPUs Related information Unreal Engine",
      "firstSentences" : "Related information The following resources are related to this guide: Unreal Engine documentation Use Streamline to Optimize Applications for Mali GPUs Related information Unreal Engine",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Geometry best practices for Unreal Engine",
        "uri" : "https://developer.arm.com/documentation/102695/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102695/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102695/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102695/0100/en",
        "excerpt" : "Overview In this guide, you will learn about how to make geometry optimizations using the Epic Unreal Engine game engine. ... Geometry is one of the main components when you create a 3D game.",
        "firstSentences" : "Overview In this guide, you will learn about how to make geometry optimizations using the Epic Unreal Engine game engine. Geometry is one of the main components when you create a 3D game. To ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Geometry best practices for Unreal Engine ",
          "document_number" : "102695",
          "document_version" : "0100",
          "content_type" : "Best Practices Guide",
          "systopparent" : "4784101",
          "sysurihash" : "XT8SpnRphylyW5Vl",
          "urihash" : "XT8SpnRphylyW5Vl",
          "sysuri" : "https://developer.arm.com/documentation/102695/0100/en",
          "systransactionid" : 861282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1633606806000,
          "topparentid" : 4784101,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1633614678000,
          "sysconcepts" : "geometry ; games ; assets ; engine ; mobile ; polygons ; triangles ; points ; using quads ; usage Level ; straight ; environment ; practices",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|603fb52765770d0aa4db7339|615ecd45f92c6012fcff4bd9", "615ecd45f92c6012fcff4bd9" ],
          "concepts" : "geometry ; games ; assets ; engine ; mobile ; polygons ; triangles ; points ; using quads ; usage Level ; straight ; environment ; practices",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718683000,
          "permanentid" : "895e650b2c53c8ff036dda3c4d1bf5204fb80c73f9003010265c01e4ac45",
          "syslanguage" : [ "English" ],
          "itemid" : "615efb56e4f35d2484679d85",
          "transactionid" : 861282,
          "title" : "Geometry best practices for Unreal Engine ",
          "products" : [ "Unreal Engine" ],
          "date" : 1648718683000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Unreal engine" ],
          "document_id" : "102695:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718683546634277,
          "navigationhierarchiescontenttype" : "Best Practices Guide",
          "size" : 1478,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102695/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718671295,
          "syssize" : 1478,
          "sysdate" : 1648718683000,
          "haslayout" : "1",
          "topparent" : "4784101",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4784101,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This tutorial shows how to make geometry optimizations using the Epic Unreal Engine game engine.",
          "wordcount" : 134,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Third-party software|Unreal engine", "Unreal engine" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Third-party software", "Tools and Software|Third-party software|Unreal engine" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718683000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102695/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102695/0100/?lang=en",
          "modified" : 1638964579000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718683546634277,
          "uri" : "https://developer.arm.com/documentation/102695/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Geometry best practices for Unreal Engine",
        "Uri" : "https://developer.arm.com/documentation/102695/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102695/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102695/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102695/0100/en",
        "Excerpt" : "Overview In this guide, you will learn about how to make geometry optimizations using the Epic Unreal Engine game engine. ... Geometry is one of the main components when you create a 3D game.",
        "FirstSentences" : "Overview In this guide, you will learn about how to make geometry optimizations using the Epic Unreal Engine game engine. Geometry is one of the main components when you create a 3D game. To ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Related information ",
        "document_number" : "102695",
        "document_version" : "0100",
        "content_type" : "Best Practices Guide",
        "systopparent" : "4784101",
        "sysurihash" : "MzcAsF5DAHwlQa9m",
        "urihash" : "MzcAsF5DAHwlQa9m",
        "sysuri" : "https://developer.arm.com/documentation/102695/0100/en/Related-information",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1633606806000,
        "topparentid" : 4784101,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1633614678000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|603fb52765770d0aa4db7339|615ecd45f92c6012fcff4bd9", "615ecd45f92c6012fcff4bd9" ],
        "attachmentparentid" : 4784101,
        "parentitem" : "615efb56e4f35d2484679d85",
        "documenttype" : "html",
        "isattachment" : "4784101",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718699000,
        "permanentid" : "003eb36bf6957b98dcffcac8ee8dc65df200c3386130206c3636a41c2d3e",
        "syslanguage" : [ "English" ],
        "itemid" : "615efb56e4f35d2484679d8a",
        "transactionid" : 861282,
        "title" : "Related information ",
        "products" : [ "Unreal Engine" ],
        "date" : 1648718699000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Unreal engine" ],
        "document_id" : "102695:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718699787269490,
        "sysisattachment" : "4784101",
        "navigationhierarchiescontenttype" : "Best Practices Guide",
        "sysattachmentparentid" : 4784101,
        "size" : 186,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102695/0100/Related-information?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718671295,
        "syssize" : 186,
        "sysdate" : 1648718699000,
        "haslayout" : "1",
        "topparent" : "4784101",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4784101,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This tutorial shows how to make geometry optimizations using the Epic Unreal Engine game engine.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Third-party software|Unreal engine", "Unreal engine" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Third-party software", "Tools and Software|Third-party software|Unreal engine" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718699000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102695/0100/Related-information?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102695/0100/Related-information?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718699787269490,
        "uri" : "https://developer.arm.com/documentation/102695/0100/en/Related-information",
        "syscollection" : "default"
      },
      "Title" : "Related information",
      "Uri" : "https://developer.arm.com/documentation/102695/0100/en/Related-information",
      "PrintableUri" : "https://developer.arm.com/documentation/102695/0100/en/Related-information",
      "ClickUri" : "https://developer.arm.com/documentation/102695/0100/Related-information?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102695/0100/en/Related-information",
      "Excerpt" : "Related information The following resources are related to this guide: Unreal Engine documentation Use Streamline to Optimize Applications for Mali GPUs Related information Unreal Engine",
      "FirstSentences" : "Related information The following resources are related to this guide: Unreal Engine documentation Use Streamline to Optimize Applications for Mali GPUs Related information Unreal Engine"
    }, {
      "title" : "Level of Detail",
      "uri" : "https://developer.arm.com/documentation/102695/0100/en/Level-of-Detail",
      "printableUri" : "https://developer.arm.com/documentation/102695/0100/en/Level-of-Detail",
      "clickUri" : "https://developer.arm.com/documentation/102695/0100/Level-of-Detail?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102695/0100/en/Level-of-Detail",
      "excerpt" : "Test the LOD as they will be seen at the correct distance from camera. ... A LOD generation software such as Simplygon and InstaLOD Level of Detail Unreal Engine",
      "firstSentences" : "Level of Detail As an object moves further from camera, we can see less detail in that object. For example, it is difficult to see the difference between an object that consists of 200 triangles ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Geometry best practices for Unreal Engine",
        "uri" : "https://developer.arm.com/documentation/102695/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102695/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102695/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102695/0100/en",
        "excerpt" : "Overview In this guide, you will learn about how to make geometry optimizations using the Epic Unreal Engine game engine. ... Geometry is one of the main components when you create a 3D game.",
        "firstSentences" : "Overview In this guide, you will learn about how to make geometry optimizations using the Epic Unreal Engine game engine. Geometry is one of the main components when you create a 3D game. To ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Geometry best practices for Unreal Engine ",
          "document_number" : "102695",
          "document_version" : "0100",
          "content_type" : "Best Practices Guide",
          "systopparent" : "4784101",
          "sysurihash" : "XT8SpnRphylyW5Vl",
          "urihash" : "XT8SpnRphylyW5Vl",
          "sysuri" : "https://developer.arm.com/documentation/102695/0100/en",
          "systransactionid" : 861282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1633606806000,
          "topparentid" : 4784101,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1633614678000,
          "sysconcepts" : "geometry ; games ; assets ; engine ; mobile ; polygons ; triangles ; points ; using quads ; usage Level ; straight ; environment ; practices",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|603fb52765770d0aa4db7339|615ecd45f92c6012fcff4bd9", "615ecd45f92c6012fcff4bd9" ],
          "concepts" : "geometry ; games ; assets ; engine ; mobile ; polygons ; triangles ; points ; using quads ; usage Level ; straight ; environment ; practices",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718683000,
          "permanentid" : "895e650b2c53c8ff036dda3c4d1bf5204fb80c73f9003010265c01e4ac45",
          "syslanguage" : [ "English" ],
          "itemid" : "615efb56e4f35d2484679d85",
          "transactionid" : 861282,
          "title" : "Geometry best practices for Unreal Engine ",
          "products" : [ "Unreal Engine" ],
          "date" : 1648718683000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Unreal engine" ],
          "document_id" : "102695:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718683546634277,
          "navigationhierarchiescontenttype" : "Best Practices Guide",
          "size" : 1478,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102695/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718671295,
          "syssize" : 1478,
          "sysdate" : 1648718683000,
          "haslayout" : "1",
          "topparent" : "4784101",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4784101,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This tutorial shows how to make geometry optimizations using the Epic Unreal Engine game engine.",
          "wordcount" : 134,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Third-party software|Unreal engine", "Unreal engine" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Third-party software", "Tools and Software|Third-party software|Unreal engine" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718683000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102695/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102695/0100/?lang=en",
          "modified" : 1638964579000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718683546634277,
          "uri" : "https://developer.arm.com/documentation/102695/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Geometry best practices for Unreal Engine",
        "Uri" : "https://developer.arm.com/documentation/102695/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102695/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102695/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102695/0100/en",
        "Excerpt" : "Overview In this guide, you will learn about how to make geometry optimizations using the Epic Unreal Engine game engine. ... Geometry is one of the main components when you create a 3D game.",
        "FirstSentences" : "Overview In this guide, you will learn about how to make geometry optimizations using the Epic Unreal Engine game engine. Geometry is one of the main components when you create a 3D game. To ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Level of Detail ",
        "document_number" : "102695",
        "document_version" : "0100",
        "content_type" : "Best Practices Guide",
        "systopparent" : "4784101",
        "sysurihash" : "LBeGLzlSACQAscle",
        "urihash" : "LBeGLzlSACQAscle",
        "sysuri" : "https://developer.arm.com/documentation/102695/0100/en/Level-of-Detail",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1633606806000,
        "topparentid" : 4784101,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1633614678000,
        "sysconcepts" : "LOD ; triangles ; meshes ; Level of Detail ; distance ; camera ; complexity ; polygon reduction ; CPU workload ; ProOptimizer",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|603fb52765770d0aa4db7339|615ecd45f92c6012fcff4bd9", "615ecd45f92c6012fcff4bd9" ],
        "attachmentparentid" : 4784101,
        "parentitem" : "615efb56e4f35d2484679d85",
        "concepts" : "LOD ; triangles ; meshes ; Level of Detail ; distance ; camera ; complexity ; polygon reduction ; CPU workload ; ProOptimizer",
        "documenttype" : "html",
        "isattachment" : "4784101",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718698000,
        "permanentid" : "12d55cc3083e829bc80c0319834e79441288134bdbbd60ada7586352a5e4",
        "syslanguage" : [ "English" ],
        "itemid" : "615efb56e4f35d2484679d88",
        "transactionid" : 861282,
        "title" : "Level of Detail ",
        "products" : [ "Unreal Engine" ],
        "date" : 1648718698000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Unreal engine" ],
        "document_id" : "102695:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718698952163230,
        "sysisattachment" : "4784101",
        "navigationhierarchiescontenttype" : "Best Practices Guide",
        "sysattachmentparentid" : 4784101,
        "size" : 3685,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102695/0100/Level-of-Detail?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718671295,
        "syssize" : 3685,
        "sysdate" : 1648718698000,
        "haslayout" : "1",
        "topparent" : "4784101",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4784101,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This tutorial shows how to make geometry optimizations using the Epic Unreal Engine game engine.",
        "wordcount" : 234,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Third-party software|Unreal engine", "Unreal engine" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Third-party software", "Tools and Software|Third-party software|Unreal engine" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718698000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102695/0100/Level-of-Detail?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102695/0100/Level-of-Detail?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718698952163230,
        "uri" : "https://developer.arm.com/documentation/102695/0100/en/Level-of-Detail",
        "syscollection" : "default"
      },
      "Title" : "Level of Detail",
      "Uri" : "https://developer.arm.com/documentation/102695/0100/en/Level-of-Detail",
      "PrintableUri" : "https://developer.arm.com/documentation/102695/0100/en/Level-of-Detail",
      "ClickUri" : "https://developer.arm.com/documentation/102695/0100/Level-of-Detail?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102695/0100/en/Level-of-Detail",
      "Excerpt" : "Test the LOD as they will be seen at the correct distance from camera. ... A LOD generation software such as Simplygon and InstaLOD Level of Detail Unreal Engine",
      "FirstSentences" : "Level of Detail As an object moves further from camera, we can see less detail in that object. For example, it is difficult to see the difference between an object that consists of 200 triangles ..."
    }, {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102695/0100/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102695/0100/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102695/0100/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102695/0100/en/Next-steps",
      "excerpt" : "Next steps This guide has introduced you to using geometry in the Unreal Engine game engine. ... You learned about triangles and polygon usage, using LOD, and other best practices for ...",
      "firstSentences" : "Next steps This guide has introduced you to using geometry in the Unreal Engine game engine. You learned about triangles and polygon usage, using LOD, and other best practices for geography. After ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Geometry best practices for Unreal Engine",
        "uri" : "https://developer.arm.com/documentation/102695/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102695/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102695/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102695/0100/en",
        "excerpt" : "Overview In this guide, you will learn about how to make geometry optimizations using the Epic Unreal Engine game engine. ... Geometry is one of the main components when you create a 3D game.",
        "firstSentences" : "Overview In this guide, you will learn about how to make geometry optimizations using the Epic Unreal Engine game engine. Geometry is one of the main components when you create a 3D game. To ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Geometry best practices for Unreal Engine ",
          "document_number" : "102695",
          "document_version" : "0100",
          "content_type" : "Best Practices Guide",
          "systopparent" : "4784101",
          "sysurihash" : "XT8SpnRphylyW5Vl",
          "urihash" : "XT8SpnRphylyW5Vl",
          "sysuri" : "https://developer.arm.com/documentation/102695/0100/en",
          "systransactionid" : 861282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1633606806000,
          "topparentid" : 4784101,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1633614678000,
          "sysconcepts" : "geometry ; games ; assets ; engine ; mobile ; polygons ; triangles ; points ; using quads ; usage Level ; straight ; environment ; practices",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|603fb52765770d0aa4db7339|615ecd45f92c6012fcff4bd9", "615ecd45f92c6012fcff4bd9" ],
          "concepts" : "geometry ; games ; assets ; engine ; mobile ; polygons ; triangles ; points ; using quads ; usage Level ; straight ; environment ; practices",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718683000,
          "permanentid" : "895e650b2c53c8ff036dda3c4d1bf5204fb80c73f9003010265c01e4ac45",
          "syslanguage" : [ "English" ],
          "itemid" : "615efb56e4f35d2484679d85",
          "transactionid" : 861282,
          "title" : "Geometry best practices for Unreal Engine ",
          "products" : [ "Unreal Engine" ],
          "date" : 1648718683000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Unreal engine" ],
          "document_id" : "102695:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718683546634277,
          "navigationhierarchiescontenttype" : "Best Practices Guide",
          "size" : 1478,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102695/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718671295,
          "syssize" : 1478,
          "sysdate" : 1648718683000,
          "haslayout" : "1",
          "topparent" : "4784101",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4784101,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This tutorial shows how to make geometry optimizations using the Epic Unreal Engine game engine.",
          "wordcount" : 134,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Third-party software|Unreal engine", "Unreal engine" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Third-party software", "Tools and Software|Third-party software|Unreal engine" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718683000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102695/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102695/0100/?lang=en",
          "modified" : 1638964579000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718683546634277,
          "uri" : "https://developer.arm.com/documentation/102695/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Geometry best practices for Unreal Engine",
        "Uri" : "https://developer.arm.com/documentation/102695/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102695/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102695/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102695/0100/en",
        "Excerpt" : "Overview In this guide, you will learn about how to make geometry optimizations using the Epic Unreal Engine game engine. ... Geometry is one of the main components when you create a 3D game.",
        "FirstSentences" : "Overview In this guide, you will learn about how to make geometry optimizations using the Epic Unreal Engine game engine. Geometry is one of the main components when you create a 3D game. To ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102695",
        "document_version" : "0100",
        "content_type" : "Best Practices Guide",
        "systopparent" : "4784101",
        "sysurihash" : "0UiCxSOk3H0KH7ct",
        "urihash" : "0UiCxSOk3H0KH7ct",
        "sysuri" : "https://developer.arm.com/documentation/102695/0100/en/Next-steps",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1633606806000,
        "topparentid" : 4784101,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1633614678000,
        "sysconcepts" : "Unreal Engine ; practices ; mobile devices ; using LOD ; polygon usage ; apps ; geography ; triangles",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|603fb52765770d0aa4db7339|615ecd45f92c6012fcff4bd9", "615ecd45f92c6012fcff4bd9" ],
        "attachmentparentid" : 4784101,
        "parentitem" : "615efb56e4f35d2484679d85",
        "concepts" : "Unreal Engine ; practices ; mobile devices ; using LOD ; polygon usage ; apps ; geography ; triangles",
        "documenttype" : "html",
        "isattachment" : "4784101",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718698000,
        "permanentid" : "f06cd936cd406c061878f29df9f3d9e3d743fd6761e5914497fc42f7e15a",
        "syslanguage" : [ "English" ],
        "itemid" : "615efb56e4f35d2484679d8b",
        "transactionid" : 861282,
        "title" : "Next steps ",
        "products" : [ "Unreal Engine" ],
        "date" : 1648718698000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Unreal engine" ],
        "document_id" : "102695:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718698670712066,
        "sysisattachment" : "4784101",
        "navigationhierarchiescontenttype" : "Best Practices Guide",
        "sysattachmentparentid" : 4784101,
        "size" : 357,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102695/0100/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718671295,
        "syssize" : 357,
        "sysdate" : 1648718698000,
        "haslayout" : "1",
        "topparent" : "4784101",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4784101,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This tutorial shows how to make geometry optimizations using the Epic Unreal Engine game engine.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Third-party software|Unreal engine", "Unreal engine" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Third-party software", "Tools and Software|Third-party software|Unreal engine" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718698000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102695/0100/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102695/0100/Next-steps?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718698670712066,
        "uri" : "https://developer.arm.com/documentation/102695/0100/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102695/0100/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102695/0100/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102695/0100/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102695/0100/en/Next-steps",
      "Excerpt" : "Next steps This guide has introduced you to using geometry in the Unreal Engine game engine. ... You learned about triangles and polygon usage, using LOD, and other best practices for ...",
      "FirstSentences" : "Next steps This guide has introduced you to using geometry in the Unreal Engine game engine. You learned about triangles and polygon usage, using LOD, and other best practices for geography. After ..."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Triangle and polygon usage ",
      "document_number" : "102695",
      "document_version" : "0100",
      "content_type" : "Best Practices Guide",
      "systopparent" : "4784101",
      "sysurihash" : "Y2BNst21AwyWHsoA",
      "urihash" : "Y2BNst21AwyWHsoA",
      "sysuri" : "https://developer.arm.com/documentation/102695/0100/en/Triangle-and-polygon-usage",
      "systransactionid" : 861283,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1633606806000,
      "topparentid" : 4784101,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1633614678000,
      "sysconcepts" : "triangles ; mobile platforms ; game ; GPU ; polygons ; phone screens ; meshes ; camera ; complexity ; statistics ; screenshot ; geometry ; silhouette",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|603fb52765770d0aa4db7339|615ecd45f92c6012fcff4bd9", "615ecd45f92c6012fcff4bd9" ],
      "attachmentparentid" : 4784101,
      "parentitem" : "615efb56e4f35d2484679d85",
      "concepts" : "triangles ; mobile platforms ; game ; GPU ; polygons ; phone screens ; meshes ; camera ; complexity ; statistics ; screenshot ; geometry ; silhouette",
      "documenttype" : "html",
      "isattachment" : "4784101",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718703000,
      "permanentid" : "d261c305c4dad2c6b14512bb2ff863832783c65d267e0fee557409851866",
      "syslanguage" : [ "English" ],
      "itemid" : "615efb56e4f35d2484679d87",
      "transactionid" : 861283,
      "title" : "Triangle and polygon usage ",
      "products" : [ "Unreal Engine" ],
      "date" : 1648718703000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Unreal engine" ],
      "document_id" : "102695:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Graphics Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718703762470244,
      "sysisattachment" : "4784101",
      "navigationhierarchiescontenttype" : "Best Practices Guide",
      "sysattachmentparentid" : 4784101,
      "size" : 6518,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102695/0100/Triangle-and-polygon-usage?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718671295,
      "syssize" : 6518,
      "sysdate" : 1648718703000,
      "haslayout" : "1",
      "topparent" : "4784101",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4784101,
      "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
      "content_description" : "This tutorial shows how to make geometry optimizations using the Epic Unreal Engine game engine.",
      "wordcount" : 333,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Third-party software|Unreal engine", "Unreal engine" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Third-party software", "Tools and Software|Third-party software|Unreal engine" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718703000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102695/0100/Triangle-and-polygon-usage?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102695/0100/Triangle-and-polygon-usage?lang=en",
      "modified" : 1638964579000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718703762470244,
      "uri" : "https://developer.arm.com/documentation/102695/0100/en/Triangle-and-polygon-usage",
      "syscollection" : "default"
    },
    "Title" : "Triangle and polygon usage",
    "Uri" : "https://developer.arm.com/documentation/102695/0100/en/Triangle-and-polygon-usage",
    "PrintableUri" : "https://developer.arm.com/documentation/102695/0100/en/Triangle-and-polygon-usage",
    "ClickUri" : "https://developer.arm.com/documentation/102695/0100/Triangle-and-polygon-usage?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102695/0100/en/Triangle-and-polygon-usage",
    "Excerpt" : "You can also delete these areas, however, delete areas carefully in case you need to ... In the following image, the triangles in the area in the green square are too small to be visible on ...",
    "FirstSentences" : "Triangle and polygon usage We recommend that you use the fewest number of triangles possible to get the quality required to create your object. The number of triangles should be one of the first ..."
  }, {
    "title" : "How do I configure the custom transformation of the GDC tool?",
    "uri" : "https://developer.arm.com/documentation/ka001781/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001781/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001781/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001781/1-0/en",
    "excerpt" : "On Line 1, enable full tile pixel matching for input tile calculation. ... In Figure 4, the numbers 161 and 47 determine the center point of the selected region. ... Click Apply. ... KBA",
    "firstSentences" : "Article ID: KA001781 Applies To: Mali-C10 Confidentiality: Customer Non-confidential Answer The Geometric Distortion Correction (GDC) custom transformation is used for a source image that cannot ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I configure the custom transformation of the GDC tool? ",
      "document_number" : "ka001781",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949176",
      "sysurihash" : "MOjTiBOetFXWQcfX",
      "urihash" : "MOjTiBOetFXWQcfX",
      "sysuri" : "https://developer.arm.com/documentation/ka001781/1-0/en",
      "systransactionid" : 864203,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1647913367000,
      "topparentid" : 4949176,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647913407000,
      "sysconcepts" : "output image ; transformation ; polygon ; distortions ; shapes ; configuration file ; horizontal direction ; float types ; positive int ; equidistant ; product bundle ; Interface Manual ; Related Information ; longer running ; transition",
      "navigationhierarchies" : [ "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5fbba1548e527a03a85ed260" ],
      "concepts" : "output image ; transformation ; polygon ; distortions ; shapes ; configuration file ; horizontal direction ; float types ; positive int ; equidistant ; product bundle ; Interface Manual ; Related Information ; longer running ; transition",
      "documenttype" : "html",
      "sysindexeddate" : 1649145911000,
      "permanentid" : "951eb99a6828fba6a1d00df9c945d26d338a0668c09d219d94a3ed47c52c",
      "syslanguage" : [ "English" ],
      "itemid" : "623929bf8804d00769e9e49c",
      "transactionid" : 864203,
      "title" : "How do I configure the custom transformation of the GDC tool? ",
      "products" : [ "IV010" ],
      "date" : 1649145911000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001781:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145911869263667,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4637,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001781/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145699644,
      "syssize" : 4637,
      "sysdate" : 1649145911000,
      "haslayout" : "1",
      "topparent" : "4949176",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949176,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 265,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Graphics and Multimedia Processors|Mali Camera|Mali-C10" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali Camera" ],
      "document_revision" : "9",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145911000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001781/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001781/1-0/?lang=en",
      "modified" : 1647913407000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145911869263667,
      "uri" : "https://developer.arm.com/documentation/ka001781/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I configure the custom transformation of the GDC tool?",
    "Uri" : "https://developer.arm.com/documentation/ka001781/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001781/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001781/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001781/1-0/en",
    "Excerpt" : "On Line 1, enable full tile pixel matching for input tile calculation. ... In Figure 4, the numbers 161 and 47 determine the center point of the selected region. ... Click Apply. ... KBA",
    "FirstSentences" : "Article ID: KA001781 Applies To: Mali-C10 Confidentiality: Customer Non-confidential Answer The Geometric Distortion Correction (GDC) custom transformation is used for a source image that cannot ..."
  }, {
    "title" : "Speculative Processor Vulnerability Frequently Asked Questions",
    "uri" : "https://developer.arm.com/documentation/102587/0101/en/pdf/speculative_processor_vulnerability_frequently_asked_questions_102587_0101_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102587/0101/en/pdf/speculative_processor_vulnerability_frequently_asked_questions_102587_0101_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6287b49b41e28926d04306e8",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102587/0101/en/pdf/speculative_processor_vulnerability_frequently_asked_questions_102587_0101_en.pdf",
    "excerpt" : "0100 ... All rights reserved. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... Arm may make changes to this document at any time and without notice.",
    "firstSentences" : "Speculative Processor Vulnerability Revision: r1p1 Frequently Asked Questions Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102587_0101_en",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Speculative Processor Vulnerability Frequently Asked Questions",
      "uri" : "https://developer.arm.com/documentation/102587/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/102587/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/102587/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102587/0101/en",
      "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Speculative Processor Vulnerability Frequently Asked Questions Revision: r1p1 Release information Issue Date Confidentiality Change 0100 24 February 2021 Non-Confidential Initial release 0101 8 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Speculative Processor Vulnerability Frequently Asked Questions ",
        "document_number" : "102587",
        "document_version" : "0101",
        "content_type" : "Frequently Asked Questions",
        "systopparent" : "5090695",
        "sysurihash" : "1Zj4QbhCEoeeas2Q",
        "urihash" : "1Zj4QbhCEoeeas2Q",
        "sysuri" : "https://developer.arm.com/documentation/102587/0101/en",
        "systransactionid" : 903392,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1646697600000,
        "topparentid" : 5090695,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1653060762000,
        "sysconcepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "620e62a7a86fc5098c33c1a2|61f7f2439a76f3442c034f02" ],
        "concepts" : "documentation ; arm ; express ; patents ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1655303781000,
        "permanentid" : "5b9c0da064f75b66b51058df7ff52ee52536a18e02c11c5a2342893e666b",
        "syslanguage" : [ "English" ],
        "itemid" : "6287b49a41e28926d04306db",
        "transactionid" : 903392,
        "title" : "Speculative Processor Vulnerability Frequently Asked Questions ",
        "products" : [ "Speculative Processor Vulnerability" ],
        "date" : 1655303781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102587:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
        "audience" : [ "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655303781050378886,
        "navigationhierarchiescontenttype" : "Frequently Asked Questions",
        "size" : 4456,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102587/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655303769148,
        "syssize" : 4456,
        "sysdate" : 1655303781000,
        "haslayout" : "1",
        "topparent" : "5090695",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5090695,
        "content_description" : "The following information provides answers to some frequently asked questions about Speculative Processor Vulnerability.",
        "wordcount" : 303,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Arm Security Center|Speculative Processor Vulnerability" ],
        "navigationhierarchiesproducts" : [ "Arm Security Center", "Arm Security Center|Speculative Processor Vulnerability" ],
        "document_revision" : "0102",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655303781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102587/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102587/0101/?lang=en",
        "modified" : 1653060762000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1655303781050378886,
        "uri" : "https://developer.arm.com/documentation/102587/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Speculative Processor Vulnerability Frequently Asked Questions",
      "Uri" : "https://developer.arm.com/documentation/102587/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102587/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/102587/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102587/0101/en",
      "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Speculative Processor Vulnerability Frequently Asked Questions Revision: r1p1 Release information Issue Date Confidentiality Change 0100 24 February 2021 Non-Confidential Initial release 0101 8 ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Speculative Processor Vulnerability Frequently Asked Questions ",
      "document_number" : "102587",
      "document_version" : "0101",
      "content_type" : "Frequently Asked Questions",
      "systopparent" : "5090695",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "PYfiB2DsQw1U0ALn",
      "urihash" : "PYfiB2DsQw1U0ALn",
      "sysuri" : "https://developer.arm.com/documentation/102587/0101/en/pdf/speculative_processor_vulnerability_frequently_asked_questions_102587_0101_en.pdf",
      "keywords" : "0a21598, Speculative Processor",
      "systransactionid" : 891087,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1646697600000,
      "topparentid" : 5090695,
      "numberofpages" : 22,
      "sysconcepts" : "vulnerability ; Spectre variants ; accesses ; mechanisms ; mitigations ; arm ; architecture partners ; software mitigations ; security ; cache ; code sequences ; third party ; applications ; variants ; kernel ; operating systems",
      "navigationhierarchies" : [ "620e62a7a86fc5098c33c1a2|61f7f2439a76f3442c034f02" ],
      "attachmentparentid" : 5090695,
      "parentitem" : "6287b49a41e28926d04306db",
      "concepts" : "vulnerability ; Spectre variants ; accesses ; mechanisms ; mitigations ; arm ; architecture partners ; software mitigations ; security ; cache ; code sequences ; third party ; applications ; variants ; kernel ; operating systems",
      "documenttype" : "pdf",
      "isattachment" : "5090695",
      "sysindexeddate" : 1653060869000,
      "permanentid" : "4947b1f7f7f6ff1d72fb5e19fb299abf9a8479ee47ae61d4f542d5cba039",
      "syslanguage" : [ "English" ],
      "itemid" : "6287b49b41e28926d04306e8",
      "transactionid" : 891087,
      "title" : "Speculative Processor Vulnerability Frequently Asked Questions ",
      "subject" : "The following information provides answers to some frequently asked questions about Speculative Processor Vulnerability.",
      "date" : 1653060869000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102587:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers" ],
      "audience" : [ "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653060869291819176,
      "sysisattachment" : "5090695",
      "navigationhierarchiescontenttype" : "Frequently Asked Questions",
      "sysattachmentparentid" : 5090695,
      "size" : 197193,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6287b49b41e28926d04306e8",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653060782647,
      "syssubject" : "The following information provides answers to some frequently asked questions about Speculative Processor Vulnerability.",
      "syssize" : 197193,
      "sysdate" : 1653060869000,
      "topparent" : "5090695",
      "author" : "Arm Ltd.",
      "label_version" : "1.1",
      "systopparentid" : 5090695,
      "content_description" : "The following information provides answers to some frequently asked questions about Speculative Processor Vulnerability.",
      "wordcount" : 1189,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Arm Security Center|Speculative Processor Vulnerability" ],
      "navigationhierarchiesproducts" : [ "Arm Security Center", "Arm Security Center|Speculative Processor Vulnerability" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653060869000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6287b49b41e28926d04306e8",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653060869291819176,
      "uri" : "https://developer.arm.com/documentation/102587/0101/en/pdf/speculative_processor_vulnerability_frequently_asked_questions_102587_0101_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Speculative Processor Vulnerability Frequently Asked Questions",
    "Uri" : "https://developer.arm.com/documentation/102587/0101/en/pdf/speculative_processor_vulnerability_frequently_asked_questions_102587_0101_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102587/0101/en/pdf/speculative_processor_vulnerability_frequently_asked_questions_102587_0101_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6287b49b41e28926d04306e8",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102587/0101/en/pdf/speculative_processor_vulnerability_frequently_asked_questions_102587_0101_en.pdf",
    "Excerpt" : "0100 ... All rights reserved. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... Arm may make changes to this document at any time and without notice.",
    "FirstSentences" : "Speculative Processor Vulnerability Revision: r1p1 Frequently Asked Questions Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102587_0101_en"
  }, {
    "title" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice",
    "uri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en/pdf/Arm_Cortex_R82_Processor_MP130_Software_Developer_Errata_Notice_v8_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en/pdf/Arm_Cortex_R82_Processor_MP130_Software_Developer_Errata_Notice_v8_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ab45d031ea212bb66234b3",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN1956900/0800/en/pdf/Arm_Cortex_R82_Processor_MP130_Software_Developer_Errata_Notice_v8_0.pdf",
    "excerpt" : "To provide feedback on the document, fill the following survey: https://developer.arm. ... Inclusive language commitment ... Date of issue: 22-Apr-2022 ... Contents ... Introduction ... Scope",
    "firstSentences" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice Date of issue: 22-Apr-2022 Non-Confidential Copyright © 2022 Arm® Limited (or its affiliates). All rights reserved. This document ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice",
      "uri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en",
      "printableUri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en",
      "clickUri" : "https://developer.arm.com/documentation/SDEN1956900/0800/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN1956900/0800/en",
      "excerpt" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. Arm Cortex-R82 Processor MP130 Software Developer Errata ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice ",
        "document_number" : "SDEN1956900",
        "document_version" : "0800",
        "content_type" : "Software Developer Errata Notice",
        "systopparent" : "5282255",
        "sysurihash" : "jUypOvjWwXyx9HVe",
        "urihash" : "jUypOvjWwXyx9HVe",
        "sysuri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en",
        "systransactionid" : 943465,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1650585600000,
        "topparentid" : 5282255,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655391696000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660642397000,
        "permanentid" : "d133467902c428ea5664b74210cb8158155483e0c312dbc7f5cdad770a85",
        "syslanguage" : [ "English" ],
        "itemid" : "62ab45d031ea212bb66234b1",
        "transactionid" : 943465,
        "title" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice ",
        "products" : [ "Cortex-R82" ],
        "date" : 1660642397000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "SDEN1956900:0800:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1660642397238716299,
        "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
        "size" : 260,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/SDEN1956900/0800/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660642288413,
        "syssize" : 260,
        "sysdate" : 1660642397000,
        "haslayout" : "1",
        "topparent" : "5282255",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5282255,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660642397000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/SDEN1956900/0800/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/SDEN1956900/0800/?lang=en",
        "modified" : 1655391696000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1660642397238716299,
        "uri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en",
      "PrintableUri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en",
      "ClickUri" : "https://developer.arm.com/documentation/SDEN1956900/0800/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN1956900/0800/en",
      "Excerpt" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice This document is only available in a PDF version. Click Download to view. Arm Cortex-R82 Processor MP130 Software Developer Errata ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice ",
      "document_number" : "SDEN1956900",
      "document_version" : "0800",
      "content_type" : "Software Developer Errata Notice",
      "systopparent" : "5282255",
      "sysurihash" : "ifPvieAñWTF7KWDx",
      "urihash" : "ifPvieAñWTF7KWDx",
      "sysuri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en/pdf/Arm_Cortex_R82_Processor_MP130_Software_Developer_Errata_Notice_v8_0.pdf",
      "systransactionid" : 903741,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1650585600000,
      "topparentid" : 5282255,
      "numberofpages" : 94,
      "sysconcepts" : "workarounds ; R82 processor ; erratum ; registers ; implications ; instructions ; cores ; power transitions ; arm ; store-release ; data cache ; power modes ; sample silicon ; PROTECTION configuration ; EL1 ; fault injections",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
      "attachmentparentid" : 5282255,
      "parentitem" : "62ab45d031ea212bb66234b1",
      "concepts" : "workarounds ; R82 processor ; erratum ; registers ; implications ; instructions ; cores ; power transitions ; arm ; store-release ; data cache ; power modes ; sample silicon ; PROTECTION configuration ; EL1 ; fault injections",
      "documenttype" : "pdf",
      "isattachment" : "5282255",
      "sysindexeddate" : 1655391732000,
      "permanentid" : "979e658b576a9a87f72899def33d9fb711ea7ae53dac1446002fde34558c",
      "syslanguage" : [ "English" ],
      "itemid" : "62ab45d031ea212bb66234b3",
      "transactionid" : 903741,
      "title" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice ",
      "date" : 1655391732000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "SDEN1956900:0800:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655391732597195455,
      "sysisattachment" : "5282255",
      "navigationhierarchiescontenttype" : "Software Developer Errata Notice",
      "sysattachmentparentid" : 5282255,
      "size" : 618389,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ab45d031ea212bb66234b3",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655391731380,
      "syssize" : 618389,
      "sysdate" : 1655391732000,
      "topparent" : "5282255",
      "label_version" : "8.0",
      "systopparentid" : 5282255,
      "content_description" : "This document describes errata categorized by level of severity. Each description includes: The current status of the erratum; where the implementation deviates from the specification and the conditions required for erroneous behavior to occur; the implications of the erratum with respect to typical applications; and the application and limitations of a workaround where possible.",
      "wordcount" : 1683,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655391732000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ab45d031ea212bb66234b3",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655391732597195455,
      "uri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en/pdf/Arm_Cortex_R82_Processor_MP130_Software_Developer_Errata_Notice_v8_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en/pdf/Arm_Cortex_R82_Processor_MP130_Software_Developer_Errata_Notice_v8_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/SDEN1956900/0800/en/pdf/Arm_Cortex_R82_Processor_MP130_Software_Developer_Errata_Notice_v8_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ab45d031ea212bb66234b3",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/SDEN1956900/0800/en/pdf/Arm_Cortex_R82_Processor_MP130_Software_Developer_Errata_Notice_v8_0.pdf",
    "Excerpt" : "To provide feedback on the document, fill the following survey: https://developer.arm. ... Inclusive language commitment ... Date of issue: 22-Apr-2022 ... Contents ... Introduction ... Scope",
    "FirstSentences" : "Arm Cortex-R82 Processor MP130 Software Developer Errata Notice Date of issue: 22-Apr-2022 Non-Confidential Copyright © 2022 Arm® Limited (or its affiliates). All rights reserved. This document ..."
  }, {
    "title" : "Obtaining IP address of DSTREAM connected via USB",
    "uri" : "https://developer.arm.com/documentation/ka004838/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004838/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004838/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004838/1-0/en",
    "excerpt" : "Article ID: KA004838 Applies To: DSTREAM family Confidentiality: Customer Non-confidential Summary There ... This article explains how you can obtain a DSTREAM-ST\\/PT\\/HT\\/XT IP address when ...",
    "firstSentences" : "Article ID: KA004838 Applies To: DSTREAM family Confidentiality: Customer Non-confidential Summary There are occasions when you might need to know the IP address of a DSTREAM-ST\\/PT\\/HT\\/XT unit; ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Obtaining IP address of DSTREAM connected via USB ",
      "document_number" : "ka004838",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5282252",
      "sysurihash" : "IhgXuwQñxhZðsdcE",
      "urihash" : "IhgXuwQñxhZðsdcE",
      "sysuri" : "https://developer.arm.com/documentation/ka004838/1-0/en",
      "systransactionid" : 903732,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1655388156000,
      "topparentid" : 5282252,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1655388232000,
      "sysconcepts" : "IP address ; USB ; DSTREAM-ST ; networking interface ; Ethernet adapter ; command ; window ; ipconfig ; Subnet Mask ; Link-local IPv6 ; Connection-specific ; instructions ; communications",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26df", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5fbba11bcd74e712c4497246|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec719ee24a5e02d07b26e7", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26eb", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26ed", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec719ee24a5e02d07b26e6|5eec71bde24a5e02d07b26e9" ],
      "concepts" : "IP address ; USB ; DSTREAM-ST ; networking interface ; Ethernet adapter ; command ; window ; ipconfig ; Subnet Mask ; Link-local IPv6 ; Connection-specific ; instructions ; communications",
      "documenttype" : "html",
      "sysindexeddate" : 1655388258000,
      "permanentid" : "d16ee4b04039c6e73e4300844dd73aef2e0a55ab1de7b2dbe0a952e3ddf9",
      "syslanguage" : [ "English" ],
      "itemid" : "62ab384831ea212bb66234ab",
      "transactionid" : 903732,
      "title" : "Obtaining IP address of DSTREAM connected via USB ",
      "products" : [ "BOX-DS-01", "BUNDS-KT-00000", "BUNDS-KT-00002", "BUNDS-KT-30010", "BUNDS-KT-30011", "BUNDS-KT-3LE00", "BUNDS-KT-3PE00", "BUNDS-KT-3PE20", "BUNDS-KT-3R5D0", "BUNDS-KT-40010", "BUNDS-KT-40011", "BUNDS-KT-4LE00", "BUNDS-KT-4PE00", "BUNDS-KT-4PE20", "BUNDS-KT-DSHSS", "DSHSSTP-KT-0352A", "DSTREAM", "DSTREAM-HT", "DSTREAM-PT", "DSTREAM-ST", "DSTRM-KT-0181A", "DSTRM-KT-0181ABP", "DSTRM-KT-HSSTA", "DSTRMPT-KT-0197A", "DSTRMST-KT-0197A", "DSTRMST-KT-0197ABP", "FIT-DS-01", "HBI-0350B", "HCI-0086A", "HCI-0086A-S", "HCI-0087A", "HCI-0087A-S", "HCI-0088A", "HCI-0088A-S", "HCI-0089A", "HCI-0089A-S", "HCI-0090A", "HCI-0090A-S", "HCI-0091A", "HCI-0091A-S", "HCI-0096A", "HCI-0110A-S", "HCI-0111A-S", "HCI-0113A-S", "HDR-148805-01-MICD", "KLMKT-FL-00009", "KLMKT-FL-00011", "KLMKT-FL-00012", "KLMKT-QS-00016", "MSI-0104A", "MSI-0104D", "MSI-0104G", "MSI-0104H", "MSI-0105A", "MSI-0105C", "MSI-0105D", "MSI-0105E", "MSI-0197A", "MSI-0198A", "MSI-0198B", "MSI-0199A", "MSI-0352B", "MSI-0355A", "MSI-0355D", "MSI-0357A", "MSI-0358A", "OM-DS-01", "PSU-0007A", "SL-DS-01" ],
      "date" : 1655388258000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004838:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655388258728188303,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2669,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004838/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655388244399,
      "syssize" : 2669,
      "sysdate" : 1655388258000,
      "haslayout" : "1",
      "topparent" : "5282252",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5282252,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 211,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Debug Tools|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-PT" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Hardware Probes", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|DSTREAM family", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-PT", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-ST", "Tools and Software|Embedded|Debug Probes|DSTREAM family|DSTREAM-HT" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655388258000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004838/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004838/1-0/?lang=en",
      "modified" : 1655388232000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655388258728188303,
      "uri" : "https://developer.arm.com/documentation/ka004838/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Obtaining IP address of DSTREAM connected via USB",
    "Uri" : "https://developer.arm.com/documentation/ka004838/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004838/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004838/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004838/1-0/en",
    "Excerpt" : "Article ID: KA004838 Applies To: DSTREAM family Confidentiality: Customer Non-confidential Summary There ... This article explains how you can obtain a DSTREAM-ST\\/PT\\/HT\\/XT IP address when ...",
    "FirstSentences" : "Article ID: KA004838 Applies To: DSTREAM family Confidentiality: Customer Non-confidential Summary There are occasions when you might need to know the IP address of a DSTREAM-ST\\/PT\\/HT\\/XT unit; ..."
  }, {
    "title" : "Arm Fortran Compiler Developer and Reference Guide",
    "uri" : "https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62470b33f7d10f7540e0c58f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
    "excerpt" : "Date ... 20 June 2018 ... 17 July 2018 ... 2 November ... 2018 ... 8 March 2019 ... 7 June 2019 ... 30 August 2019 ... 29 November ... 2019 ... 23 April 2020 ... 25 June 2020 ... 4 September",
    "firstSentences" : "Arm® Fortran Compiler Version 22.0.1 Developer and Reference Guide Non-Conﬁdential Copyright © 2018–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101380_22.0.1_00_en Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Fortran Compiler Developer and Reference Guide",
      "uri" : "https://developer.arm.com/documentation/101380/2201/en",
      "printableUri" : "https://developer.arm.com/documentation/101380/2201/en",
      "clickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Fortran Compiler Developer and Reference Guide ",
        "document_number" : "101380",
        "document_version" : "2201",
        "content_type" : "Reference Guide",
        "systopparent" : "5206791",
        "sysurihash" : "X6J2olRmhNtnwezn",
        "urihash" : "X6J2olRmhNtnwezn",
        "sysuri" : "https://developer.arm.com/documentation/101380/2201/en",
        "systransactionid" : 893944,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648771200000,
        "topparentid" : 5206791,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648823088000,
        "sysconcepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "concepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1653490229000,
        "permanentid" : "9d4ad7ee82ca7418dc2c6e16f87cdd53da032dcc55c74c242d9b40f9c10e",
        "syslanguage" : [ "English" ],
        "itemid" : "62470b30f7d10f7540e0c4f8",
        "transactionid" : 893944,
        "title" : "Arm Fortran Compiler Developer and Reference Guide ",
        "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
        "date" : 1653490229000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
        "document_id" : "101380:2201:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653490229241025908,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 5689,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653490147086,
        "syssize" : 5689,
        "sysdate" : 1653490229000,
        "haslayout" : "1",
        "topparent" : "5206791",
        "label_version" : "22.0.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5206791,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
        "wordcount" : 333,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653490229000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101380/2201/?lang=en",
        "modified" : 1648823088000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1653490229241025908,
        "uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Fortran Compiler Developer and Reference Guide",
      "Uri" : "https://developer.arm.com/documentation/101380/2201/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en",
      "ClickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ..."
    },
    "childResults" : [ {
      "title" : "Using the compiler",
      "uri" : "https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
      "printableUri" : "https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
      "clickUri" : "https://developer.arm.com/documentation/101380/2201/Compile-and-link/Using-the-compiler?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
      "excerpt" : "If you want to link to another custom library, you can specify the library to ... For more information, see -l. Common compiler options This section describes some ... The default is -O0.",
      "firstSentences" : "Using the compiler Describes how to generate executable binaries, compile and link object files, and enable optimization options, with Arm\\u00AE Fortran Compiler. Compile and link To generate an ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Fortran Compiler Developer and Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "printableUri" : "https://developer.arm.com/documentation/101380/2201/en",
        "clickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Fortran Compiler Developer and Reference Guide ",
          "document_number" : "101380",
          "document_version" : "2201",
          "content_type" : "Reference Guide",
          "systopparent" : "5206791",
          "sysurihash" : "X6J2olRmhNtnwezn",
          "urihash" : "X6J2olRmhNtnwezn",
          "sysuri" : "https://developer.arm.com/documentation/101380/2201/en",
          "systransactionid" : 893944,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648771200000,
          "topparentid" : 5206791,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648823088000,
          "sysconcepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1653490229000,
          "permanentid" : "9d4ad7ee82ca7418dc2c6e16f87cdd53da032dcc55c74c242d9b40f9c10e",
          "syslanguage" : [ "English" ],
          "itemid" : "62470b30f7d10f7540e0c4f8",
          "transactionid" : 893944,
          "title" : "Arm Fortran Compiler Developer and Reference Guide ",
          "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
          "date" : 1653490229000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
          "document_id" : "101380:2201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653490229241025908,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 5689,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653490147086,
          "syssize" : 5689,
          "sysdate" : 1653490229000,
          "haslayout" : "1",
          "topparent" : "5206791",
          "label_version" : "22.0.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5206791,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
          "wordcount" : 333,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653490229000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101380/2201/?lang=en",
          "modified" : 1648823088000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653490229241025908,
          "uri" : "https://developer.arm.com/documentation/101380/2201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Fortran Compiler Developer and Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Using the compiler ",
        "document_number" : "101380",
        "document_version" : "2201",
        "content_type" : "Reference Guide",
        "systopparent" : "5206791",
        "sysurihash" : "SdbMyBV2ðXECJ4fð",
        "urihash" : "SdbMyBV2ðXECJ4fð",
        "sysuri" : "https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
        "systransactionid" : 862521,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648771200000,
        "topparentid" : 5206791,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648823088000,
        "sysconcepts" : "source files ; Arm Fortran ; executable binaries ; optimizations ; armflang ; f90 ; command ; filename ; bash terminal ; integer interface ; mathematical functions",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5206791,
        "parentitem" : "62470b30f7d10f7540e0c4f8",
        "concepts" : "source files ; Arm Fortran ; executable binaries ; optimizations ; armflang ; f90 ; command ; filename ; bash terminal ; integer interface ; mathematical functions",
        "documenttype" : "html",
        "isattachment" : "5206791",
        "sysindexeddate" : 1648823143000,
        "permanentid" : "cb01cdf67a78a3eca638cc667af0d63296e0b3cc198efaa1118d0501d82d",
        "syslanguage" : [ "English" ],
        "itemid" : "62470b31f7d10f7540e0c503",
        "transactionid" : 862521,
        "title" : "Using the compiler ",
        "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
        "date" : 1648823142000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
        "document_id" : "101380:2201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648823142862700952,
        "sysisattachment" : "5206791",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 5206791,
        "size" : 9282,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101380/2201/Compile-and-link/Using-the-compiler?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648823121552,
        "syssize" : 9282,
        "sysdate" : 1648823142000,
        "haslayout" : "1",
        "topparent" : "5206791",
        "label_version" : "22.0.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5206791,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
        "wordcount" : 362,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648823143000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/Compile-and-link/Using-the-compiler?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101380/2201/Compile-and-link/Using-the-compiler?lang=en",
        "modified" : 1648823088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648823142862700952,
        "uri" : "https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
        "syscollection" : "default"
      },
      "Title" : "Using the compiler",
      "Uri" : "https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
      "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
      "ClickUri" : "https://developer.arm.com/documentation/101380/2201/Compile-and-link/Using-the-compiler?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/Compile-and-link/Using-the-compiler",
      "Excerpt" : "If you want to link to another custom library, you can specify the library to ... For more information, see -l. Common compiler options This section describes some ... The default is -O0.",
      "FirstSentences" : "Using the compiler Describes how to generate executable binaries, compile and link object files, and enable optimization options, with Arm\\u00AE Fortran Compiler. Compile and link To generate an ..."
    }, {
      "title" : "Compiler options",
      "uri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
      "printableUri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
      "clickUri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
      "excerpt" : "Compiler options This chapter describes the options supported by armflang. ... armflang provides many command-line options, including most Flang command-line options in addition to a number of ...",
      "firstSentences" : "Compiler options This chapter describes the options supported by armflang. armflang provides many command-line options, including most Flang command-line options in addition to a number of Arm- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Fortran Compiler Developer and Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "printableUri" : "https://developer.arm.com/documentation/101380/2201/en",
        "clickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Fortran Compiler Developer and Reference Guide ",
          "document_number" : "101380",
          "document_version" : "2201",
          "content_type" : "Reference Guide",
          "systopparent" : "5206791",
          "sysurihash" : "X6J2olRmhNtnwezn",
          "urihash" : "X6J2olRmhNtnwezn",
          "sysuri" : "https://developer.arm.com/documentation/101380/2201/en",
          "systransactionid" : 893944,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648771200000,
          "topparentid" : 5206791,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648823088000,
          "sysconcepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1653490229000,
          "permanentid" : "9d4ad7ee82ca7418dc2c6e16f87cdd53da032dcc55c74c242d9b40f9c10e",
          "syslanguage" : [ "English" ],
          "itemid" : "62470b30f7d10f7540e0c4f8",
          "transactionid" : 893944,
          "title" : "Arm Fortran Compiler Developer and Reference Guide ",
          "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
          "date" : 1653490229000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
          "document_id" : "101380:2201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653490229241025908,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 5689,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653490147086,
          "syssize" : 5689,
          "sysdate" : 1653490229000,
          "haslayout" : "1",
          "topparent" : "5206791",
          "label_version" : "22.0.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5206791,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
          "wordcount" : 333,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653490229000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101380/2201/?lang=en",
          "modified" : 1648823088000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653490229241025908,
          "uri" : "https://developer.arm.com/documentation/101380/2201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Fortran Compiler Developer and Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Compiler options ",
        "document_number" : "101380",
        "document_version" : "2201",
        "content_type" : "Reference Guide",
        "systopparent" : "5206791",
        "sysurihash" : "WF048tE9F98FHñld",
        "urihash" : "WF048tE9F98FHñld",
        "sysuri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
        "systransactionid" : 862521,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648771200000,
        "topparentid" : 5206791,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648823088000,
        "sysconcepts" : "command-line options ; armflang ; Flang community GitHub ; run ; Fortran Compiler ; ffp-contract ; tab ; command ; Arm Allinea Studio ; installation instructions ; language front-end",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5206791,
        "parentitem" : "62470b30f7d10f7540e0c4f8",
        "concepts" : "command-line options ; armflang ; Flang community GitHub ; run ; Fortran Compiler ; ffp-contract ; tab ; command ; Arm Allinea Studio ; installation instructions ; language front-end",
        "documenttype" : "html",
        "isattachment" : "5206791",
        "sysindexeddate" : 1648823143000,
        "permanentid" : "c4d13a1818a97e83f9bfbd2eed6410d953090ee134f1665b10c9adade6e8",
        "syslanguage" : [ "English" ],
        "itemid" : "62470b31f7d10f7540e0c51c",
        "transactionid" : 862521,
        "title" : "Compiler options ",
        "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
        "date" : 1648823142000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
        "document_id" : "101380:2201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648823142793317857,
        "sysisattachment" : "5206791",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 5206791,
        "size" : 1284,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648823121552,
        "syssize" : 1284,
        "sysdate" : 1648823142000,
        "haslayout" : "1",
        "topparent" : "5206791",
        "label_version" : "22.0.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5206791,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
        "wordcount" : 101,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648823143000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101380/2201/Compiler-options?lang=en",
        "modified" : 1648823088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648823142793317857,
        "uri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
        "syscollection" : "default"
      },
      "Title" : "Compiler options",
      "Uri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
      "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
      "ClickUri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/Compiler-options",
      "Excerpt" : "Compiler options This chapter describes the options supported by armflang. ... armflang provides many command-line options, including most Flang command-line options in addition to a number of ...",
      "FirstSentences" : "Compiler options This chapter describes the options supported by armflang. armflang provides many command-line options, including most Flang command-line options in addition to a number of Arm- ..."
    }, {
      "title" : "-###",
      "uri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
      "printableUri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
      "clickUri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options/----?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
      "excerpt" : "-### Print (but do not run) the commands to run for this compilation. ... Syntax armflang -### -###",
      "firstSentences" : "-### Print (but do not run) the commands to run for this compilation. Syntax armflang -### -###",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Fortran Compiler Developer and Reference Guide",
        "uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "printableUri" : "https://developer.arm.com/documentation/101380/2201/en",
        "clickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Fortran Compiler Developer and Reference Guide ",
          "document_number" : "101380",
          "document_version" : "2201",
          "content_type" : "Reference Guide",
          "systopparent" : "5206791",
          "sysurihash" : "X6J2olRmhNtnwezn",
          "urihash" : "X6J2olRmhNtnwezn",
          "sysuri" : "https://developer.arm.com/documentation/101380/2201/en",
          "systransactionid" : 893944,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648771200000,
          "topparentid" : 5206791,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648823088000,
          "sysconcepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
          "concepts" : "documentation ; Non-Confidential ; export laws ; third party ; languages ; industry ; feedback ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1653490229000,
          "permanentid" : "9d4ad7ee82ca7418dc2c6e16f87cdd53da032dcc55c74c242d9b40f9c10e",
          "syslanguage" : [ "English" ],
          "itemid" : "62470b30f7d10f7540e0c4f8",
          "transactionid" : 893944,
          "title" : "Arm Fortran Compiler Developer and Reference Guide ",
          "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
          "date" : 1653490229000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
          "document_id" : "101380:2201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653490229241025908,
          "navigationhierarchiescontenttype" : "Reference Guide",
          "size" : 5689,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653490147086,
          "syssize" : 5689,
          "sysdate" : 1653490229000,
          "haslayout" : "1",
          "topparent" : "5206791",
          "label_version" : "22.0.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5206791,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
          "wordcount" : 333,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653490229000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101380/2201/?lang=en",
          "modified" : 1648823088000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653490229241025908,
          "uri" : "https://developer.arm.com/documentation/101380/2201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Fortran Compiler Developer and Reference Guide",
        "Uri" : "https://developer.arm.com/documentation/101380/2201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101380/2201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Fortran Compiler Developer and Reference Guide Version 22.0.1 Release information Issue Date Confidentiality Change 1830-00 20 June 2018 Non-Confidential Document release for Arm Fortran ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "-### ",
        "document_number" : "101380",
        "document_version" : "2201",
        "content_type" : "Reference Guide",
        "systopparent" : "5206791",
        "sysurihash" : "8YjTkoDkPQtqqHhI",
        "urihash" : "8YjTkoDkPQtqqHhI",
        "sysuri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
        "systransactionid" : 862520,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1648771200000,
        "topparentid" : 5206791,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1648823088000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
        "attachmentparentid" : 5206791,
        "parentitem" : "62470b30f7d10f7540e0c4f8",
        "documenttype" : "html",
        "isattachment" : "5206791",
        "sysindexeddate" : 1648823142000,
        "permanentid" : "5685d515bf558b91bd27c6bcb40b2b4930c94f79927add8c76f8dddec5bf",
        "syslanguage" : [ "English" ],
        "itemid" : "62470b31f7d10f7540e0c51e",
        "transactionid" : 862520,
        "title" : "-### ",
        "products" : [ "Arm Fortran Compiler", "Arm Compiler for Linux", "Arm Allinea Studio" ],
        "date" : 1648823142000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "High Performance Computing (HPC)", "Hyperscale", "Linux", "AArch64" ],
        "document_id" : "101380:2201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648823142724827197,
        "sysisattachment" : "5206791",
        "navigationhierarchiescontenttype" : "Reference Guide",
        "sysattachmentparentid" : 5206791,
        "size" : 96,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options/----?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648823121552,
        "syssize" : 96,
        "sysdate" : 1648823142000,
        "haslayout" : "1",
        "topparent" : "5206791",
        "label_version" : "22.0.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5206791,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
        "wordcount" : 13,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648823142000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options/----?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101380/2201/Compiler-options/----?lang=en",
        "modified" : 1648823088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648823142724827197,
        "uri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
        "syscollection" : "default"
      },
      "Title" : "-###",
      "Uri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
      "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
      "ClickUri" : "https://developer.arm.com/documentation/101380/2201/Compiler-options/----?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/Compiler-options/----",
      "Excerpt" : "-### Print (but do not run) the commands to run for this compilation. ... Syntax armflang -### -###",
      "FirstSentences" : "-### Print (but do not run) the commands to run for this compilation. Syntax armflang -### -###"
    } ],
    "totalNumberOfChildResults" : 55,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Fortran Compiler Developer and Reference Guide ",
      "document_number" : "101380",
      "document_version" : "2201",
      "content_type" : "Reference Guide",
      "systopparent" : "5206791",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "tPlvrYDAl2jUebw6",
      "urihash" : "tPlvrYDAl2jUebw6",
      "sysuri" : "https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
      "systransactionid" : 862521,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1648771200000,
      "topparentid" : 5206791,
      "numberofpages" : 137,
      "sysconcepts" : "vectorization ; arrays ; commands ; Arm Compiler ; optimization levels ; optimization remarks ; compilations ; data types ; languages ; documentation ; installation ; mathematical functions ; implementations ; optimizations ; Arm Fortran Compiler ; subroutine",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2704", "5fbba124cd74e712c4497249|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2704", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2702", "60dd9994237e4e09d0d3cd31|5fbba129cd74e712c449724a|5eec7220e24a5e02d07b2702", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700" ],
      "attachmentparentid" : 5206791,
      "parentitem" : "62470b30f7d10f7540e0c4f8",
      "concepts" : "vectorization ; arrays ; commands ; Arm Compiler ; optimization levels ; optimization remarks ; compilations ; data types ; languages ; documentation ; installation ; mathematical functions ; implementations ; optimizations ; Arm Fortran Compiler ; subroutine",
      "documenttype" : "pdf",
      "isattachment" : "5206791",
      "sysindexeddate" : 1648823143000,
      "permanentid" : "bef46b21ef274b8e4fabcf2fee38d76c0b4f5c561de9b6c90d5c611ce597",
      "syslanguage" : [ "English" ],
      "itemid" : "62470b33f7d10f7540e0c58f",
      "transactionid" : 862521,
      "title" : "Arm Fortran Compiler Developer and Reference Guide ",
      "subject" : "Provides information to help you use the Arm Fortran Compiler component of\n            Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space\n            Fortran compiler, tailored for Server and High Performance Computing (HPC)\n            workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and\n            is tuned for Armv8-A based processors.",
      "date" : 1648823143000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101380:2201:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648823143624926982,
      "sysisattachment" : "5206791",
      "navigationhierarchiescontenttype" : "Reference Guide",
      "sysattachmentparentid" : 5206791,
      "size" : 1241215,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62470b33f7d10f7540e0c58f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648823125456,
      "syssubject" : "Provides information to help you use the Arm Fortran Compiler component of\n            Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space\n            Fortran compiler, tailored for Server and High Performance Computing (HPC)\n            workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and\n            is tuned for Armv8-A based processors.",
      "syssize" : 1241215,
      "sysdate" : 1648823143000,
      "topparent" : "5206791",
      "author" : "Arm Ltd.",
      "label_version" : "22.0.1",
      "systopparentid" : 5206791,
      "content_description" : "Provides information to help you use the Arm Fortran Compiler component of Arm Compiler for Linux. Arm Fortran Compiler is an auto-vectorizing, Linux user-space Fortran compiler, tailored for Server and High Performance Computing (HPC) workloads. Arm Fortran Compiler supports popular Fortran and OpenMP standards and is tuned for Arm v8-A based processors.",
      "wordcount" : 2625,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler", "Compilers|High Performance Computing Compilers|Arm Fortran Compiler", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Fortran Compiler", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Linux Userspace Software Tools|High Performance Computing Compilers|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Compiler for Linux", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Fortran Compiler" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648823143000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62470b33f7d10f7540e0c58f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648823143624926982,
      "uri" : "https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Fortran Compiler Developer and Reference Guide",
    "Uri" : "https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62470b33f7d10f7540e0c58f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101380/2201/en/pdf/arm-fortran-compiler-reference_101380_22.0.1_00_en.pdf",
    "Excerpt" : "Date ... 20 June 2018 ... 17 July 2018 ... 2 November ... 2018 ... 8 March 2019 ... 7 June 2019 ... 30 August 2019 ... 29 November ... 2019 ... 23 April 2020 ... 25 June 2020 ... 4 September",
    "FirstSentences" : "Arm® Fortran Compiler Version 22.0.1 Developer and Reference Guide Non-Conﬁdential Copyright © 2018–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101380_22.0.1_00_en Arm® ..."
  }, {
    "title" : "How to issue coherent transactions from the ACE-Lite QTW/DVM interface of the MMU-600 TCU?",
    "uri" : "https://developer.arm.com/documentation/ka004732/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004732/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004732/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004732/1-0/en",
    "excerpt" : "These are coherent transaction types. ... This is indicated by the AxDOMAIN signal. ... How to issue coherent transactions from the ACE-Lite QTW/DVM interface of the MMU-600 TCU? ... KBA",
    "firstSentences" : "Article ID: KA004732 Applies To: CoreLink MMU-600 Confidentiality: Customer Non-confidential Summary The ACE-Lite QTW\\/DVM interface of the MMU-600 TCU can issue coherent transactions to access ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How to issue coherent transactions from the ACE-Lite QTW/DVM interface of the MMU-600 TCU? ",
      "document_number" : "ka004732",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5262659",
      "sysurihash" : "mxgVflQWm0qðMHUT",
      "urihash" : "mxgVflQWm0qðMHUT",
      "sysuri" : "https://developer.arm.com/documentation/ka004732/1-0/en",
      "systransactionid" : 889139,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1652815604000,
      "topparentid" : 5262659,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1652815642000,
      "sysconcepts" : "transactions ; coherency ; TCU ; cohacc ; sup ; non-coherent ; MMU ; determines ; System Shareable ; Protocol Specification ; Technical Reference Manual",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
      "concepts" : "transactions ; coherency ; TCU ; cohacc ; sup ; non-coherent ; MMU ; determines ; System Shareable ; Protocol Specification ; Technical Reference Manual",
      "documenttype" : "html",
      "sysindexeddate" : 1652815652000,
      "permanentid" : "cb75a21f94d345fa50e8279a7ee4af4dde6c97afece8f80b0e16adff2e9d",
      "syslanguage" : [ "English" ],
      "itemid" : "6283f71af7d9d84d9a3aa30f",
      "transactionid" : 889139,
      "title" : "How to issue coherent transactions from the ACE-Lite QTW/DVM interface of the MMU-600 TCU? ",
      "products" : [ "CM000-KD-10200", "CM000-KD-10201", "CM000-KD-10300", "CM000-KD-10301", "CMDSM-KD-01800", "CMDSM-KD-01801", "CoreLink MMU-600", "PL473", "PL475", "PL475-PRU", "PL475-TRM", "PM204", "ZB454", "ZB455", "ZB673" ],
      "date" : 1652815652000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004732:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652815652072888432,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1992,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004732/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652815648703,
      "syssize" : 1992,
      "sysdate" : 1652815652000,
      "haslayout" : "1",
      "topparent" : "5262659",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5262659,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 131,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652815652000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004732/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004732/1-0/?lang=en",
      "modified" : 1652815642000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652815652072888432,
      "uri" : "https://developer.arm.com/documentation/ka004732/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to issue coherent transactions from the ACE-Lite QTW/DVM interface of the MMU-600 TCU?",
    "Uri" : "https://developer.arm.com/documentation/ka004732/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004732/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004732/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004732/1-0/en",
    "Excerpt" : "These are coherent transaction types. ... This is indicated by the AxDOMAIN signal. ... How to issue coherent transactions from the ACE-Lite QTW/DVM interface of the MMU-600 TCU? ... KBA",
    "FirstSentences" : "Article ID: KA004732 Applies To: CoreLink MMU-600 Confidentiality: Customer Non-confidential Summary The ACE-Lite QTW\\/DVM interface of the MMU-600 TCU can issue coherent transactions to access ..."
  }, {
    "title" : "Fast Models Model Trace Interface Reference Manual",
    "uri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ea86dc7c7cfd469f63e526",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
    "excerpt" : "6.3 ModelTraceInterface.h File Reference . . . . . . . . . . . . . . . . . . . . . . . . ... 6.12 PluginInterface.h File Reference . . . . . . . . . . . . . . . . . . . . . . . . ... 22 ... 24",
    "firstSentences" : "ARM® Copyright (c) ARM Limited 2009-2013. All rights reserved. Model Trace Interface Reference Manual 1.1 Generated by Doxygen 1.3.9.1 Contents 1 2 3 4 5 6 Introduction to the Model Trace Interface",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Fast Models Model Trace Interface Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en",
      "excerpt" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for ... This document was generated using Doxygen and is only available in a PDF version.",
      "firstSentences" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins. This document was ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Fast Models Model Trace Interface Reference Manual ",
        "document_number" : "dui0819",
        "document_version" : "a",
        "content_type" : "Reference Guide",
        "systopparent" : "3684782",
        "sysurihash" : "HAU9MñZlJIccLfzS",
        "urihash" : "HAU9MñZlJIccLfzS",
        "sysuri" : "https://developer.arm.com/documentation/dui0819/a/en",
        "systransactionid" : 932421,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655683200000,
        "topparentid" : 3684782,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659537116000,
        "sysconcepts" : "using Doxygen",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "concepts" : "using Doxygen",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659537173000,
        "permanentid" : "c4ad8b1ff3fa50a837c1ba830582549d4c4c09a6b54bd904ca2a91f8b7c9",
        "syslanguage" : [ "English" ],
        "itemid" : "62ea86dc7c7cfd469f63e524",
        "transactionid" : 932421,
        "title" : "Fast Models Model Trace Interface Reference Manual ",
        "products" : [ "Fast Models" ],
        "date" : 1659537173000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "dui0819:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659537173437943395,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 353,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659537166534,
        "syssize" : 353,
        "sysdate" : 1659537173000,
        "haslayout" : "1",
        "topparent" : "3684782",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684782,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659537173000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0819/a/?lang=en",
        "modified" : 1659537116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659537173437943395,
        "uri" : "https://developer.arm.com/documentation/dui0819/a/en",
        "syscollection" : "default"
      },
      "Title" : "Fast Models Model Trace Interface Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en",
      "Excerpt" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for ... This document was generated using Doxygen and is only available in a PDF version.",
      "FirstSentences" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins. This document was ..."
    },
    "childResults" : [ {
      "title" : "Fast Models Model Trace Interface Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en",
      "excerpt" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for ... This document was generated using Doxygen and is only available in a PDF version.",
      "firstSentences" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins. This document was ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Fast Models Model Trace Interface Reference Manual ",
        "document_number" : "dui0819",
        "document_version" : "a",
        "content_type" : "Reference Guide",
        "systopparent" : "3684782",
        "sysurihash" : "HAU9MñZlJIccLfzS",
        "urihash" : "HAU9MñZlJIccLfzS",
        "sysuri" : "https://developer.arm.com/documentation/dui0819/a/en",
        "systransactionid" : 932421,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655683200000,
        "topparentid" : 3684782,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659537116000,
        "sysconcepts" : "using Doxygen",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
        "concepts" : "using Doxygen",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659537173000,
        "permanentid" : "c4ad8b1ff3fa50a837c1ba830582549d4c4c09a6b54bd904ca2a91f8b7c9",
        "syslanguage" : [ "English" ],
        "itemid" : "62ea86dc7c7cfd469f63e524",
        "transactionid" : 932421,
        "title" : "Fast Models Model Trace Interface Reference Manual ",
        "products" : [ "Fast Models" ],
        "date" : 1659537173000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "SoC Design and Simulation",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Application Processors", "Application software", "Arm Architecture System Registers", "Arm Assembly Language", "Custom instructions", "Debugging", "Development platforms", "In-car networking", "Microcontrollers", "Optimization", "Performance", "Profiling", "Real-time Processors", "Server-class, Cloud", "SmartNIC", "Total Compute", "Validation", "Virtualization", "Data Processing Unit (DPU)", "5G", "Edge computing", "Simultaneous multithreading", "Intrinsics", "Software development", "Automotive", "Vehicles", "Software-defined", "Autonomous driving system", "Autonomous vehicles", "Digital cockpit", "Vehicle motion and dynamics", "Boot firmware", "Sustainability", "Firmware", "Artificial intelligence", "Low-code", "Heterogeneous compute", "Industrial", "Automation", "Programming languages", "IoT", "CI/CD", "DevOps", "Cloud", "Real Time Operating Systems (RTOS)", "Open Source Software", "Linux", "Low-power", "64-bit", "Smart sensors", "Arm Total Solutions for IoT", "Arm Virtual Hardware", "Armv8", "Armv9", "big.LITTLE", "Computer architecture", "Software and services" ],
        "document_id" : "dui0819:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659537173437943395,
        "navigationhierarchiescontenttype" : "Reference Guide",
        "size" : 353,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659537166534,
        "syssize" : 353,
        "sysdate" : 1659537173000,
        "haslayout" : "1",
        "topparent" : "3684782",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684782,
        "navigationhierarchiescategories" : [ "Automotive", "IoT", "Cloud to edge, Networking", "Tools and Software products" ],
        "content_description" : "This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659537173000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0819/a/?lang=en",
        "modified" : 1659537116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659537173437943395,
        "uri" : "https://developer.arm.com/documentation/dui0819/a/en",
        "syscollection" : "default"
      },
      "Title" : "Fast Models Model Trace Interface Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0819/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0819/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en",
      "Excerpt" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for ... This document was generated using Doxygen and is only available in a PDF version.",
      "FirstSentences" : "Fast Models Model Trace Interface Reference Manual This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins. This document was ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Fast Models Model Trace Interface Reference Manual ",
      "document_number" : "dui0819",
      "document_version" : "a",
      "content_type" : "Reference Guide",
      "systopparent" : "3684782",
      "sysurihash" : "3rNagELN9dqcuVj8",
      "urihash" : "3rNagELN9dqcuVj8",
      "sysuri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
      "systransactionid" : 932421,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655683200000,
      "topparentid" : 3684782,
      "numberofpages" : 61,
      "sysconcepts" : "interfaces ; plugin ; pointer ; trace sources ; simulation ; header files ; documentation ; callbacks ; pure virtual ; EventClass ; ObtainInterface ; instantiation ; EventRecord ; unregister ; CAInterface ; ObtainInterface method",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736", "5eec7281e24a5e02d07b2734|5eec72d4e24a5e02d07b2736" ],
      "attachmentparentid" : 3684782,
      "parentitem" : "62ea86dc7c7cfd469f63e524",
      "concepts" : "interfaces ; plugin ; pointer ; trace sources ; simulation ; header files ; documentation ; callbacks ; pure virtual ; EventClass ; ObtainInterface ; instantiation ; EventRecord ; unregister ; CAInterface ; ObtainInterface method",
      "documenttype" : "pdf",
      "isattachment" : "3684782",
      "sysindexeddate" : 1659537175000,
      "permanentid" : "d1a42fe2ccebdf76f7917b7845daf7a019c7010277c85af3f7160c7a7295",
      "syslanguage" : [ "English" ],
      "itemid" : "62ea86dc7c7cfd469f63e526",
      "transactionid" : 932421,
      "title" : "Fast Models Model Trace Interface Reference Manual ",
      "date" : 1659537175000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0819:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "audience" : [ "Architects", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Application Developers", "Embedded Software Developers", "Kernel Developers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1659537175460373278,
      "sysisattachment" : "3684782",
      "navigationhierarchiescontenttype" : "Reference Guide",
      "sysattachmentparentid" : 3684782,
      "size" : 1154344,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ea86dc7c7cfd469f63e526",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1659537168765,
      "syssize" : 1154344,
      "sysdate" : 1659537175000,
      "topparent" : "3684782",
      "label_version" : "1.1",
      "systopparentid" : 3684782,
      "content_description" : "This document contains API reference documentation for the Model Trace Interface, which is used to create Fast Models plug-ins.",
      "wordcount" : 868,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Simulation Models|Fast Models", "Simulation Models|Fast Models" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Simulation Models", "Tools and Software|Simulation Models|Fast Models" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1659537175000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ea86dc7c7cfd469f63e526",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1659537175460373278,
      "uri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Fast Models Model Trace Interface Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ea86dc7c7cfd469f63e526",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0819/a/en/pdf/DUIO819A_fast_models_mti_rm.pdf",
    "Excerpt" : "6.3 ModelTraceInterface.h File Reference . . . . . . . . . . . . . . . . . . . . . . . . ... 6.12 PluginInterface.h File Reference . . . . . . . . . . . . . . . . . . . . . . . . ... 22 ... 24",
    "FirstSentences" : "ARM® Copyright (c) ARM Limited 2009-2013. All rights reserved. Model Trace Interface Reference Manual 1.1 Generated by Doxygen 1.3.9.1 Contents 1 2 3 4 5 6 Introduction to the Model Trace Interface"
  }, {
    "title" : "Arm Streamline Target Setup Guide for Android",
    "uri" : "https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/621e0533e6f58973271ea3f9",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
    "excerpt" : "Copyright © 2021–2022 Arm Limited (or its aﬃliates). ... Document ID: 101813_0800_00_en ... Issue: 00 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
    "firstSentences" : "Arm® Streamline Version 8.0 Target Setup Guide for Android Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101813_0800_00_en Arm® Streamline ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Streamline Target Setup Guide for Android",
      "uri" : "https://developer.arm.com/documentation/101813/0800/en",
      "printableUri" : "https://developer.arm.com/documentation/101813/0800/en",
      "clickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
      "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Streamline Target Setup Guide for Android ",
        "document_number" : "101813",
        "document_version" : "0800",
        "content_type" : "Target Setup Guide",
        "systopparent" : "5064245",
        "sysurihash" : "pqfOrRvðhQuHFIUD",
        "urihash" : "pqfOrRvðhQuHFIUD",
        "sysuri" : "https://developer.arm.com/documentation/101813/0800/en",
        "systransactionid" : 920751,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645142400000,
        "topparentid" : 5064245,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646134578000,
        "sysconcepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "concepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1658155955000,
        "permanentid" : "943c1d2270a9159743d4501b3cf97dfd4f6d9aa870e1b3f86affe454a15f",
        "syslanguage" : [ "English" ],
        "itemid" : "621e0532e6f58973271ea3db",
        "transactionid" : 920751,
        "title" : "Arm Streamline Target Setup Guide for Android ",
        "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
        "date" : 1658155955000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
        "document_id" : "101813:0800:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658155955318744585,
        "navigationhierarchiescontenttype" : "Target Setup Guide",
        "size" : 4584,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658155927389,
        "syssize" : 4584,
        "sysdate" : 1658155955000,
        "haslayout" : "1",
        "topparent" : "5064245",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5064245,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
        "wordcount" : 312,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0800-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658155955000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101813/0800/?lang=en",
        "modified" : 1653297057000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1658155955318744585,
        "uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Streamline Target Setup Guide for Android",
      "Uri" : "https://developer.arm.com/documentation/101813/0800/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en",
      "ClickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
      "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ..."
    },
    "childResults" : [ {
      "title" : "Generate a headless capture",
      "uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
      "printableUri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
      "clickUri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Generate-a-headless-capture?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
      "excerpt" : "The path on the host to the gatord binary to install on the device. ... Next steps Analyze the data. ... Related information Capture a Streamline profile Generate a headless capture Software ...",
      "firstSentences" : "Generate a headless capture When integrating performance analysis into continuous integration, capturing data without having the host tool connected or a user manually controlling the GUI is often ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Streamline Target Setup Guide for Android",
        "uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "printableUri" : "https://developer.arm.com/documentation/101813/0800/en",
        "clickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Streamline Target Setup Guide for Android ",
          "document_number" : "101813",
          "document_version" : "0800",
          "content_type" : "Target Setup Guide",
          "systopparent" : "5064245",
          "sysurihash" : "pqfOrRvðhQuHFIUD",
          "urihash" : "pqfOrRvðhQuHFIUD",
          "sysuri" : "https://developer.arm.com/documentation/101813/0800/en",
          "systransactionid" : 920751,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645142400000,
          "topparentid" : 5064245,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646134578000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1658155955000,
          "permanentid" : "943c1d2270a9159743d4501b3cf97dfd4f6d9aa870e1b3f86affe454a15f",
          "syslanguage" : [ "English" ],
          "itemid" : "621e0532e6f58973271ea3db",
          "transactionid" : 920751,
          "title" : "Arm Streamline Target Setup Guide for Android ",
          "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
          "date" : 1658155955000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
          "document_id" : "101813:0800:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658155955318744585,
          "navigationhierarchiescontenttype" : "Target Setup Guide",
          "size" : 4584,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658155927389,
          "syssize" : 4584,
          "sysdate" : 1658155955000,
          "haslayout" : "1",
          "topparent" : "5064245",
          "label_version" : "8.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5064245,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "0800-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658155955000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101813/0800/?lang=en",
          "modified" : 1653297057000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658155955318744585,
          "uri" : "https://developer.arm.com/documentation/101813/0800/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Streamline Target Setup Guide for Android",
        "Uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en",
        "ClickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Generate a headless capture ",
        "document_number" : "101813",
        "document_version" : "0800",
        "content_type" : "Target Setup Guide",
        "systopparent" : "5064245",
        "sysurihash" : "eky6xJqjr5lhiW4A",
        "urihash" : "eky6xJqjr5lhiW4A",
        "sysuri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
        "systransactionid" : 893898,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645142400000,
        "topparentid" : 5064245,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646134578000,
        "sysconcepts" : "script ; tool connected ; gator ; headless ; target ; gatord ; Python ; GUI ; integrating ; configuration ; longer running ; stops automatically ; test scenario ; environment variable ; Prerequisites ; command-line",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "attachmentparentid" : 5064245,
        "parentitem" : "621e0532e6f58973271ea3db",
        "concepts" : "script ; tool connected ; gator ; headless ; target ; gatord ; Python ; GUI ; integrating ; configuration ; longer running ; stops automatically ; test scenario ; environment variable ; Prerequisites ; command-line",
        "documenttype" : "html",
        "isattachment" : "5064245",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653480883000,
        "permanentid" : "af92b9a00ccba1c584e88a9ac868a427273e2e3cbd27f5d5c9383876fdd6",
        "syslanguage" : [ "English" ],
        "itemid" : "621e0533e6f58973271ea3ea",
        "transactionid" : 893898,
        "title" : "Generate a headless capture ",
        "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
        "date" : 1653480883000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
        "document_id" : "101813:0800:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653480883531390411,
        "sysisattachment" : "5064245",
        "navigationhierarchiescontenttype" : "Target Setup Guide",
        "sysattachmentparentid" : 5064245,
        "size" : 2561,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Generate-a-headless-capture?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653480708526,
        "syssize" : 2561,
        "sysdate" : 1653480883000,
        "haslayout" : "1",
        "topparent" : "5064245",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5064245,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0800-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653480883000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Generate-a-headless-capture?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101813/0800/Application-profiling-on-an-Android-device/Generate-a-headless-capture?lang=en",
        "modified" : 1653297057000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653480883531390411,
        "uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
        "syscollection" : "default"
      },
      "Title" : "Generate a headless capture",
      "Uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
      "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
      "ClickUri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Generate-a-headless-capture?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Generate-a-headless-capture",
      "Excerpt" : "The path on the host to the gatord binary to install on the device. ... Next steps Analyze the data. ... Related information Capture a Streamline profile Generate a headless capture Software ...",
      "FirstSentences" : "Generate a headless capture When integrating performance analysis into continuous integration, capturing data without having the host tool connected or a user manually controlling the GUI is often ..."
    }, {
      "title" : "Application profiling on an Android device",
      "uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
      "printableUri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
      "clickUri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
      "excerpt" : "Application profiling on an Android device Profile your application while it is running on a non-rooted ... Profile your application Capture a profile of a debuggable application running on an ...",
      "firstSentences" : "Application profiling on an Android device Profile your application while it is running on a non-rooted Android device. Profile your application Capture a profile of a debuggable application ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Streamline Target Setup Guide for Android",
        "uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "printableUri" : "https://developer.arm.com/documentation/101813/0800/en",
        "clickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Streamline Target Setup Guide for Android ",
          "document_number" : "101813",
          "document_version" : "0800",
          "content_type" : "Target Setup Guide",
          "systopparent" : "5064245",
          "sysurihash" : "pqfOrRvðhQuHFIUD",
          "urihash" : "pqfOrRvðhQuHFIUD",
          "sysuri" : "https://developer.arm.com/documentation/101813/0800/en",
          "systransactionid" : 920751,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645142400000,
          "topparentid" : 5064245,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646134578000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1658155955000,
          "permanentid" : "943c1d2270a9159743d4501b3cf97dfd4f6d9aa870e1b3f86affe454a15f",
          "syslanguage" : [ "English" ],
          "itemid" : "621e0532e6f58973271ea3db",
          "transactionid" : 920751,
          "title" : "Arm Streamline Target Setup Guide for Android ",
          "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
          "date" : 1658155955000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
          "document_id" : "101813:0800:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658155955318744585,
          "navigationhierarchiescontenttype" : "Target Setup Guide",
          "size" : 4584,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658155927389,
          "syssize" : 4584,
          "sysdate" : 1658155955000,
          "haslayout" : "1",
          "topparent" : "5064245",
          "label_version" : "8.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5064245,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "0800-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658155955000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101813/0800/?lang=en",
          "modified" : 1653297057000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658155955318744585,
          "uri" : "https://developer.arm.com/documentation/101813/0800/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Streamline Target Setup Guide for Android",
        "Uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en",
        "ClickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Application profiling on an Android device ",
        "document_number" : "101813",
        "document_version" : "0800",
        "content_type" : "Target Setup Guide",
        "systopparent" : "5064245",
        "sysurihash" : "AsQWR4ZyU4IZco02",
        "urihash" : "AsQWR4ZyU4IZco02",
        "sysuri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
        "systransactionid" : 893897,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645142400000,
        "topparentid" : 5064245,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646134578000,
        "sysconcepts" : "tool connected ; Android device ; integration ; capturing ; headless ; py script ; user manually ; performance analysis",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "attachmentparentid" : 5064245,
        "parentitem" : "621e0532e6f58973271ea3db",
        "concepts" : "tool connected ; Android device ; integration ; capturing ; headless ; py script ; user manually ; performance analysis",
        "documenttype" : "html",
        "isattachment" : "5064245",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653480873000,
        "permanentid" : "d05e10bd03ab3d7223a01630492df9fd3d9b6e5f5b9f7033150c7daefa0f",
        "syslanguage" : [ "English" ],
        "itemid" : "621e0533e6f58973271ea3e5",
        "transactionid" : 893897,
        "title" : "Application profiling on an Android device ",
        "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
        "date" : 1653480873000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
        "document_id" : "101813:0800:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653480873960808325,
        "sysisattachment" : "5064245",
        "navigationhierarchiescontenttype" : "Target Setup Guide",
        "sysattachmentparentid" : 5064245,
        "size" : 707,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653480708526,
        "syssize" : 707,
        "sysdate" : 1653480873000,
        "haslayout" : "1",
        "topparent" : "5064245",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5064245,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0800-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653480873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101813/0800/Application-profiling-on-an-Android-device?lang=en",
        "modified" : 1653297057000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653480873960808325,
        "uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
        "syscollection" : "default"
      },
      "Title" : "Application profiling on an Android device",
      "Uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
      "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
      "ClickUri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device",
      "Excerpt" : "Application profiling on an Android device Profile your application while it is running on a non-rooted ... Profile your application Capture a profile of a debuggable application running on an ...",
      "FirstSentences" : "Application profiling on an Android device Profile your application while it is running on a non-rooted Android device. Profile your application Capture a profile of a debuggable application ..."
    }, {
      "title" : "Profile your application",
      "uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
      "printableUri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
      "clickUri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Profile-your-application?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
      "excerpt" : "Profile your application Capture a profile of a debuggable application running on an unrooted Android target ... Connect Streamline to Android devices Use the Start view to connect to Android ...",
      "firstSentences" : "Profile your application Capture a profile of a debuggable application running on an unrooted Android target with a Mali\\u2122 GPU. Connect Streamline to Android devices Use the Start view to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Streamline Target Setup Guide for Android",
        "uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "printableUri" : "https://developer.arm.com/documentation/101813/0800/en",
        "clickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Streamline Target Setup Guide for Android ",
          "document_number" : "101813",
          "document_version" : "0800",
          "content_type" : "Target Setup Guide",
          "systopparent" : "5064245",
          "sysurihash" : "pqfOrRvðhQuHFIUD",
          "urihash" : "pqfOrRvðhQuHFIUD",
          "sysuri" : "https://developer.arm.com/documentation/101813/0800/en",
          "systransactionid" : 920751,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645142400000,
          "topparentid" : 5064245,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646134578000,
          "sysconcepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
          "concepts" : "documentation ; arm ; patents ; u00AE ; implementations ; Confidentiality ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1658155955000,
          "permanentid" : "943c1d2270a9159743d4501b3cf97dfd4f6d9aa870e1b3f86affe454a15f",
          "syslanguage" : [ "English" ],
          "itemid" : "621e0532e6f58973271ea3db",
          "transactionid" : 920751,
          "title" : "Arm Streamline Target Setup Guide for Android ",
          "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
          "date" : 1658155955000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Profilers",
          "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
          "document_id" : "101813:0800:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658155955318744585,
          "navigationhierarchiescontenttype" : "Target Setup Guide",
          "size" : 4584,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658155927389,
          "syssize" : 4584,
          "sysdate" : 1658155955000,
          "haslayout" : "1",
          "topparent" : "5064245",
          "label_version" : "8.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5064245,
          "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
          "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
          "document_revision" : "0800-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658155955000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101813/0800/?lang=en",
          "modified" : 1653297057000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658155955318744585,
          "uri" : "https://developer.arm.com/documentation/101813/0800/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Streamline Target Setup Guide for Android",
        "Uri" : "https://developer.arm.com/documentation/101813/0800/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en",
        "ClickUri" : "https://developer.arm.com/documentation/101813/0800/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Streamline Target Setup Guide for Android Revision: Version 8.0 Release information Issue Date Confidentiality Change 0708-00 20 August 2021 Non-Confidential New document for v7.8 0709- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Profile your application ",
        "document_number" : "101813",
        "document_version" : "0800",
        "content_type" : "Target Setup Guide",
        "systopparent" : "5064245",
        "sysurihash" : "idbA5QZ6Es3oRkOY",
        "urihash" : "idbA5QZ6Es3oRkOY",
        "sysuri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
        "systransactionid" : 893896,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645142400000,
        "topparentid" : 5064245,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646134578000,
        "sysconcepts" : "capture session ; counter template ; Android devices ; GPU ; target ; profile ; report ; CPU",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
        "attachmentparentid" : 5064245,
        "parentitem" : "621e0532e6f58973271ea3db",
        "concepts" : "capture session ; counter template ; Android devices ; GPU ; target ; profile ; report ; CPU",
        "documenttype" : "html",
        "isattachment" : "5064245",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653480869000,
        "permanentid" : "b2d341a8e10ad19b9a6ead1d10e30c5f7cd74c08765dbf86114f00cf46c7",
        "syslanguage" : [ "English" ],
        "itemid" : "621e0533e6f58973271ea3e6",
        "transactionid" : 893896,
        "title" : "Profile your application ",
        "products" : [ "Streamline for Android", "Streamline Performance Analyzer" ],
        "date" : 1653480869000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Profilers",
        "navigationhierarchiestopics" : [ "OpenGL ES", "Performance", "Profiling", "Vulkan", "OpenCL", "Application software", "Debugging", "Optimization" ],
        "document_id" : "101813:0800:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653480869129214512,
        "sysisattachment" : "5064245",
        "navigationhierarchiescontenttype" : "Target Setup Guide",
        "sysattachmentparentid" : 5064245,
        "size" : 803,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Profile-your-application?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653480708526,
        "syssize" : 803,
        "sysdate" : 1653480869000,
        "haslayout" : "1",
        "topparent" : "5064245",
        "label_version" : "8.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5064245,
        "navigationhierarchiescategories" : [ "Gaming, graphics and VR" ],
        "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
        "document_revision" : "0800-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653480869000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Profile-your-application?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101813/0800/Application-profiling-on-an-Android-device/Profile-your-application?lang=en",
        "modified" : 1653297057000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1653480869129214512,
        "uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
        "syscollection" : "default"
      },
      "Title" : "Profile your application",
      "Uri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
      "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
      "ClickUri" : "https://developer.arm.com/documentation/101813/0800/Application-profiling-on-an-Android-device/Profile-your-application?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/Application-profiling-on-an-Android-device/Profile-your-application",
      "Excerpt" : "Profile your application Capture a profile of a debuggable application running on an unrooted Android target ... Connect Streamline to Android devices Use the Start view to connect to Android ...",
      "FirstSentences" : "Profile your application Capture a profile of a debuggable application running on an unrooted Android target with a Mali\\u2122 GPU. Connect Streamline to Android devices Use the Start view to ..."
    } ],
    "totalNumberOfChildResults" : 4,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Streamline Target Setup Guide for Android ",
      "document_number" : "101813",
      "document_version" : "0800",
      "content_type" : "Target Setup Guide",
      "systopparent" : "5064245",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "aZ03GdgzyUclñ5Yq",
      "urihash" : "aZ03GdgzyUclñ5Yq",
      "sysuri" : "https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
      "systransactionid" : 893898,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1645142400000,
      "topparentid" : 5064245,
      "numberofpages" : 26,
      "sysconcepts" : "applications ; connection ; gatord ; counter template ; arm ; documentation ; system profiling ; call stack ; performance data ; commands ; environment variables ; leaf functions ; kernel configuration ; third party ; target device ; Troubleshooting Android",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7240e24a5e02d07b270c|62865f62f1c8400abc2e45c2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec7180e24a5e02d07b26da" ],
      "attachmentparentid" : 5064245,
      "parentitem" : "621e0532e6f58973271ea3db",
      "concepts" : "applications ; connection ; gatord ; counter template ; arm ; documentation ; system profiling ; call stack ; performance data ; commands ; environment variables ; leaf functions ; kernel configuration ; third party ; target device ; Troubleshooting Android",
      "documenttype" : "pdf",
      "isattachment" : "5064245",
      "sysindexeddate" : 1653480887000,
      "permanentid" : "7abc35e12ebb0bf9da5446dfb829ac643733791244fe8d3a210a5f8cace0",
      "syslanguage" : [ "English" ],
      "itemid" : "621e0533e6f58973271ea3f9",
      "transactionid" : 893898,
      "title" : "Arm Streamline Target Setup Guide for Android ",
      "subject" : "This document describes how to set up Arm Streamline to debug an Android target device.",
      "date" : 1653480887000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101813:0800:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Embedded Software Developers", "Graphics Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1653480887593353208,
      "sysisattachment" : "5064245",
      "navigationhierarchiescontenttype" : "Target Setup Guide",
      "sysattachmentparentid" : 5064245,
      "size" : 677575,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/621e0533e6f58973271ea3f9",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1653480710159,
      "syssubject" : "This document describes how to set up Arm Streamline to debug an Android target device.",
      "syssize" : 677575,
      "sysdate" : 1653480887000,
      "topparent" : "5064245",
      "author" : "Arm Ltd.",
      "label_version" : "8.0",
      "systopparentid" : 5064245,
      "content_description" : "This document describes how to set up Arm Streamline to debug an Android target device.",
      "wordcount" : 1173,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Streamline Performance Analyzer", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Arm Mobile Studio", "Tools and Software|Graphics and Gaming|Arm Mobile Studio|Streamline for Android" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1653480887000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/621e0533e6f58973271ea3f9",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1653480887593353208,
      "uri" : "https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Streamline Target Setup Guide for Android",
    "Uri" : "https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/621e0533e6f58973271ea3f9",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101813/0800/en/pdf/streamline_target_setup_android_101813_0800_00_en.pdf",
    "Excerpt" : "Copyright © 2021–2022 Arm Limited (or its aﬃliates). ... Document ID: 101813_0800_00_en ... Issue: 00 ... You shall be responsible for ensuring that any use, duplication or disclosure of this ...",
    "FirstSentences" : "Arm® Streamline Version 8.0 Target Setup Guide for Android Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101813_0800_00_en Arm® Streamline ..."
  }, {
    "title" : "Arm Cortex-M23 Safety Certificate",
    "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "excerpt" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. ... Click Download to view.",
    "firstSentences" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view. Arm Cortex-M23 Safety Certificate Cortex-M23",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Arm Cortex-M23 Safety Certificate",
      "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "printableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/61eeabaa2b845d1c28eb3b9c",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "excerpt" : "",
      "firstSentences" : null,
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 250,
      "percentScore" : 35.578403,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M23 Safety Certificate",
        "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "excerpt" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. ... Click Download to view.",
        "firstSentences" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view. Arm Cortex-M23 Safety Certificate Cortex-M23",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M23 Safety Certificate ",
          "document_number" : "FS-71-220-21-0797",
          "document_version" : "0100",
          "content_type" : "Functional Safety Certificate",
          "systopparent" : "4954625",
          "sysurihash" : "NqlSHC5bkOAeWZMB",
          "urihash" : "NqlSHC5bkOAeWZMB",
          "sysuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1642982460000,
          "topparentid" : 4954625,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1643031466000,
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649149699000,
          "permanentid" : "b32e68ff16768b778974a2eab5170e7beb9a28a4be88706923f660da320c",
          "syslanguage" : [ "English" ],
          "itemid" : "61eeabaa2b845d1c28eb3b9a",
          "transactionid" : 864277,
          "title" : "Arm Cortex-M23 Safety Certificate ",
          "products" : [ "Cortex-M23" ],
          "date" : 1649149699000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "FS-71-220-21-0797:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149699389547931,
          "navigationhierarchiescontenttype" : "Functional Safety Certificate",
          "size" : 152,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149441799,
          "syssize" : 152,
          "sysdate" : 1649149699000,
          "haslayout" : "1",
          "topparent" : "4954625",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4954625,
          "content_description" : "This safety certificate lists the parameters and standards to which Cortex-M23 has been tested.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149699000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/FS-71-220-21-0797/0100/?lang=en",
          "modified" : 1643031466000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149699389547931,
          "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M23 Safety Certificate",
        "Uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
        "Excerpt" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. ... Click Download to view.",
        "FirstSentences" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view. Arm Cortex-M23 Safety Certificate Cortex-M23"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-M23 Safety Certificate ",
        "document_number" : "FS-71-220-21-0797",
        "document_version" : "0100",
        "content_type" : "Functional Safety Certificate",
        "systopparent" : "4954625",
        "sysurihash" : "VxuDTiHJMFSk5pC7",
        "urihash" : "VxuDTiHJMFSk5pC7",
        "sysuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "validityscore" : 0.0,
        "published" : 1642982460000,
        "topparentid" : 4954625,
        "numberofpages" : 1,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 4954625,
        "parentitem" : "61eeabaa2b845d1c28eb3b9a",
        "documenttype" : "pdf",
        "isattachment" : "4954625",
        "sysindexeddate" : 1649149699000,
        "permanentid" : "64528b17c4645144ad1da8e896cc1c258237bed156c7d00e45a98fe48954",
        "itemid" : "61eeabaa2b845d1c28eb3b9c",
        "transactionid" : 864277,
        "title" : "Arm Cortex-M23 Safety Certificate ",
        "date" : 1649149699000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "FS-71-220-21-0797:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149699170002826,
        "sysisattachment" : "4954625",
        "navigationhierarchiescontenttype" : "Functional Safety Certificate",
        "sysattachmentparentid" : 4954625,
        "size" : 80366,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/61eeabaa2b845d1c28eb3b9c",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149442889,
        "syssize" : 80366,
        "sysdate" : 1649149699000,
        "topparent" : "4954625",
        "label_version" : "r1p0",
        "systopparentid" : 4954625,
        "content_description" : "This safety certificate lists the parameters and standards to which Cortex-M23 has been tested.",
        "wordcount" : 0,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149699000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/61eeabaa2b845d1c28eb3b9c",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "sysrowid" : 1649149699170002826,
        "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-M23 Safety Certificate",
      "Uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/61eeabaa2b845d1c28eb3b9c",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en/pdf/Arm-Cortex-M23-Safety-Certificate.pdf",
      "Excerpt" : "",
      "FirstSentences" : null
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-M23 Safety Certificate ",
      "document_number" : "FS-71-220-21-0797",
      "document_version" : "0100",
      "content_type" : "Functional Safety Certificate",
      "systopparent" : "4954625",
      "sysurihash" : "NqlSHC5bkOAeWZMB",
      "urihash" : "NqlSHC5bkOAeWZMB",
      "sysuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1642982460000,
      "topparentid" : 4954625,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1643031466000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649149699000,
      "permanentid" : "b32e68ff16768b778974a2eab5170e7beb9a28a4be88706923f660da320c",
      "syslanguage" : [ "English" ],
      "itemid" : "61eeabaa2b845d1c28eb3b9a",
      "transactionid" : 864277,
      "title" : "Arm Cortex-M23 Safety Certificate ",
      "products" : [ "Cortex-M23" ],
      "date" : 1649149699000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "FS-71-220-21-0797:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149699389547931,
      "navigationhierarchiescontenttype" : "Functional Safety Certificate",
      "size" : 152,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149441799,
      "syssize" : 152,
      "sysdate" : 1649149699000,
      "haslayout" : "1",
      "topparent" : "4954625",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4954625,
      "content_description" : "This safety certificate lists the parameters and standards to which Cortex-M23 has been tested.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149699000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/FS-71-220-21-0797/0100/?lang=en",
      "modified" : 1643031466000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149699389547931,
      "uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-M23 Safety Certificate",
    "Uri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/FS-71-220-21-0797/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/FS-71-220-21-0797/0100/en",
    "Excerpt" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. ... Click Download to view.",
    "FirstSentences" : "Arm Cortex-M23 Safety Certificate This document is only available in a PDF version. Click Download to view. Arm Cortex-M23 Safety Certificate Cortex-M23"
  }, {
    "title" : "How do I configure multiple instances of ISP ACT server?",
    "uri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005051/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005051/1-0/en",
    "excerpt" : "For detailed instructions, see the Arm Image Signal Processor Control Tool User Guide ... 3. Use the following command to launch the context register connection ACT server in thectx0 ... KBA",
    "firstSentences" : "Article ID: KA005051 Applies To: Mali-C71AE Confidentiality: Customer Non-confidential Summary The Arm Control Tool allows me to monitor and control various settings, by providing a fast and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I configure multiple instances of ISP ACT server? ",
      "document_number" : "ka005051",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5233942",
      "sysurihash" : "nOsjbAECbPNELTD9",
      "urihash" : "nOsjbAECbPNELTD9",
      "sysuri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
      "systransactionid" : 870537,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1650021407000,
      "topparentid" : 5233942,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1650021458000,
      "sysconcepts" : "ACT servers ; contexts ; isp ; Mali ; settings ; control ; C71AE ; release package ; platform toolchain ; act-server ; configuration ; calibration ; math formula ; http-port",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "5eec6e99e24a5e02d07b25ce|5eec6ef1e24a5e02d07b2603|5eec6ef1e24a5e02d07b2604", "6036864bd6f3ea0b00e84795|5eec6ef1e24a5e02d07b2604" ],
      "concepts" : "ACT servers ; contexts ; isp ; Mali ; settings ; control ; C71AE ; release package ; platform toolchain ; act-server ; configuration ; calibration ; math formula ; http-port",
      "documenttype" : "html",
      "sysindexeddate" : 1650021527000,
      "permanentid" : "1ac0abbf78ad6ce0dd77afa70e9efc51750fd61bc969d54fe1b4af3d8488",
      "syslanguage" : [ "English" ],
      "itemid" : "6259545264e3265f7c90b30b",
      "transactionid" : 870537,
      "title" : "How do I configure multiple instances of ISP ACT server? ",
      "products" : [ "IV006", "Mali-C71AE" ],
      "date" : 1650021527000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005051:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650021527567305777,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 6157,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005051/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650021496347,
      "syssize" : 6157,
      "sysdate" : 1650021527000,
      "haslayout" : "1",
      "topparent" : "5233942",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5233942,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 267,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali Camera|Mali-C71AE", "Graphics and Multimedia Processors|Mali Camera|Mali-C71AE", "Mali Image Signal Processors|Mali-C71AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali Camera", "IP Products|Graphics and Multimedia Processors|Mali Camera|Mali-C71AE" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650021527000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005051/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005051/1-0/?lang=en",
      "modified" : 1650021458000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650021527567305777,
      "uri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I configure multiple instances of ISP ACT server?",
    "Uri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005051/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005051/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005051/1-0/en",
    "Excerpt" : "For detailed instructions, see the Arm Image Signal Processor Control Tool User Guide ... 3. Use the following command to launch the context register connection ACT server in thectx0 ... KBA",
    "FirstSentences" : "Article ID: KA005051 Applies To: Mali-C71AE Confidentiality: Customer Non-confidential Summary The Arm Control Tool allows me to monitor and control various settings, by providing a fast and ..."
  }, {
    "title" : "Arm RAN Acceleration Library Release Note",
    "uri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/626a89147e121f01fd22e324",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "excerpt" : "Copyright © 2020, 2022 Arm Limited (or its affiliates). ... Confidentiality Status ... 107561 ... This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification.",
    "firstSentences" : "Arm RAN Acceleration Library Product revision: 22.04 Release Note Non-Confidential Copyright © 2020, 2022 Arm Limited (or its affiliates). All rights reserved. Document ID: 107561 Arm RAN ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 250,
    "percentScore" : 35.578403,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm RAN Acceleration Library Release Note",
      "uri" : "https://developer.arm.com/documentation/107561/22-04/en",
      "printableUri" : "https://developer.arm.com/documentation/107561/22-04/en",
      "clickUri" : "https://developer.arm.com/documentation/107561/22-04/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/107561/22-04/en",
      "excerpt" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. ... Click Download to view. ... Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking",
      "firstSentences" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. Click Download to view. Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm RAN Acceleration Library Release Note ",
        "document_number" : "107561",
        "document_version" : "22-04",
        "content_type" : "Release Note",
        "systopparent" : "5242327",
        "sysurihash" : "jk5U7uqEPe9b2NxA",
        "urihash" : "jk5U7uqEPe9b2NxA",
        "sysuri" : "https://developer.arm.com/documentation/107561/22-04/en",
        "systransactionid" : 919663,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1651104000000,
        "topparentid" : 5242327,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651149076000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf", "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf|5f78238af1097610b8102fe1" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1657898864000,
        "permanentid" : "48062da30d4faf330e0175508f312aca3d5aea7802217d4f225d2544636c",
        "syslanguage" : [ "English" ],
        "itemid" : "626a89147e121f01fd22e322",
        "transactionid" : 919663,
        "title" : "Arm RAN Acceleration Library Release Note ",
        "products" : [ "Arm RAN Acceleration Library" ],
        "date" : 1657898864000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "5G", "AArch64", "Networking" ],
        "document_id" : "107561:22-04:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657898864333593838,
        "navigationhierarchiescontenttype" : "Release Note",
        "size" : 180,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/107561/22-04/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657898858794,
        "syssize" : 180,
        "sysdate" : 1657898864000,
        "haslayout" : "1",
        "topparent" : "5242327",
        "label_version" : "22.04",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5242327,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "Arm RAN Acceleration Library contains a set of functions for accelerating telecommunications applications such as, but not limited to, 5G Radio Access Networks (RANs).",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657898864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/107561/22-04/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/107561/22-04/?lang=en",
        "modified" : 1651149076000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1657898864333593838,
        "uri" : "https://developer.arm.com/documentation/107561/22-04/en",
        "syscollection" : "default"
      },
      "Title" : "Arm RAN Acceleration Library Release Note",
      "Uri" : "https://developer.arm.com/documentation/107561/22-04/en",
      "PrintableUri" : "https://developer.arm.com/documentation/107561/22-04/en",
      "ClickUri" : "https://developer.arm.com/documentation/107561/22-04/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/107561/22-04/en",
      "Excerpt" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. ... Click Download to view. ... Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking",
      "FirstSentences" : "Arm RAN Acceleration Library Release Note This document is only available in a PDF version. Click Download to view. Arm RAN Acceleration Library Release Note 5GRANLibraryNetworking"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm RAN Acceleration Library Release Note ",
      "document_number" : "107561",
      "document_version" : "22-04",
      "content_type" : "Release Note",
      "systopparent" : "5242327",
      "sysauthor" : "Arm",
      "sysurihash" : "IOKTgFOgG0meVñUS",
      "urihash" : "IOKTgFOgG0meVñUS",
      "sysuri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
      "systransactionid" : 877822,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1651104000000,
      "topparentid" : 5242327,
      "numberofpages" : 12,
      "sysconcepts" : "Acceleration Library ; arm ; documentation ; implementations ; matrix-vector multiplication ; accumulator ; batch ; PMULL extension ; matches the behavior ; optimizations ; installation ; limitations ; deliverables ; developer ; release ; history",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf", "5eec70d4e24a5e02d07b26b4|5f781ac4f1097610b8102fdf|5f78238af1097610b8102fe1" ],
      "syscompany" : "Arm Limited",
      "attachmentparentid" : 5242327,
      "parentitem" : "626a89147e121f01fd22e322",
      "concepts" : "Acceleration Library ; arm ; documentation ; implementations ; matrix-vector multiplication ; accumulator ; batch ; PMULL extension ; matches the behavior ; optimizations ; installation ; limitations ; deliverables ; developer ; release ; history",
      "documenttype" : "pdf",
      "isattachment" : "5242327",
      "sysindexeddate" : 1651149131000,
      "permanentid" : "1fd88e4ced088b727ae4a1d898e2a35fd672f009f1c1c9bf807c37fdb1f6",
      "syslanguage" : [ "English" ],
      "itemid" : "626a89147e121f01fd22e324",
      "transactionid" : 877822,
      "title" : "Arm RAN Acceleration Library Release Note ",
      "subject" : "Release Notes",
      "date" : 1651149131000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "107561:22-04:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1651149131301741232,
      "sysisattachment" : "5242327",
      "navigationhierarchiescontenttype" : "Release Note",
      "company" : "Arm Limited",
      "sysattachmentparentid" : 5242327,
      "size" : 293574,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/626a89147e121f01fd22e324",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1651149086576,
      "syssubject" : "Release Notes",
      "syssize" : 293574,
      "sysdate" : 1651149131000,
      "topparent" : "5242327",
      "author" : "Arm",
      "label_version" : "22.04",
      "systopparentid" : 5242327,
      "content_description" : "Arm RAN Acceleration Library contains a set of functions for accelerating telecommunications applications such as, but not limited to, 5G Radio Access Networks (RANs).",
      "wordcount" : 618,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|5G Tools", "Tools and Software|5G Tools|Arm RAN Acceleration Library" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1651149131000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/626a89147e121f01fd22e324",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1651149131301741232,
      "uri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm RAN Acceleration Library Release Note",
    "Uri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/626a89147e121f01fd22e324",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/107561/22-04/en/pdf/arm_ran_acceleration_library_release_note_22_04_00_en.pdf",
    "Excerpt" : "Copyright © 2020, 2022 Arm Limited (or its affiliates). ... Confidentiality Status ... 107561 ... This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification.",
    "FirstSentences" : "Arm RAN Acceleration Library Product revision: 22.04 Release Note Non-Confidential Copyright © 2020, 2022 Arm Limited (or its affiliates). All rights reserved. Document ID: 107561 Arm RAN ..."
  }, {
    "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
    "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fb7d32fd77dd807b9a80c61",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... LES-PRE-20327 In this document, where the term ARM is used to refer to the company it ...",
    "firstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile Copyright © 2016 ARM Limited or its affiliates. All rights reserved. DDI0557A.b (ID060316) ii ARM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 210,
    "percentScore" : 32.608147,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
      "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en",
      "excerpt" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture Reference Manual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
        "document_number" : "ddi0557",
        "document_version" : "ab",
        "content_type" : "Architecture Document",
        "systopparent" : "4956720",
        "sysurihash" : "avQt2l4QWkOKFMññ",
        "urihash" : "avQt2l4QWkOKFMññ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595427374000,
        "topparentid" : 4956720,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605882670000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717491000,
        "permanentid" : "8d3cdbc56af61e5d5c93a87d1b74f7df0e4e8824fb985734ac6be12dbce5",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb7d32ed77dd807b9a80c5f",
        "transactionid" : 861257,
        "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
        "products" : [ "Armv8-A" ],
        "date" : 1648717491000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0557:ab:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717491613494752,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 255,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717468951,
        "syssize" : 255,
        "sysdate" : 1648717491000,
        "haslayout" : "1",
        "topparent" : "4956720",
        "label_version" : "A.b",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956720,
        "content_description" : "This supplement describes the changes that are introduced by ARM architecture v8.1, ARMv8.1.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a.b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717491000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0557/ab/?lang=en",
        "modified" : 1647270873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717491613494752,
        "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
      "Uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en",
      "Excerpt" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture Reference Manual ..."
    },
    "childResults" : [ {
      "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
      "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en",
      "excerpt" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture Reference Manual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 210,
      "percentScore" : 32.608147,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
        "document_number" : "ddi0557",
        "document_version" : "ab",
        "content_type" : "Architecture Document",
        "systopparent" : "4956720",
        "sysurihash" : "avQt2l4QWkOKFMññ",
        "urihash" : "avQt2l4QWkOKFMññ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595427374000,
        "topparentid" : 4956720,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605882670000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717491000,
        "permanentid" : "8d3cdbc56af61e5d5c93a87d1b74f7df0e4e8824fb985734ac6be12dbce5",
        "syslanguage" : [ "English" ],
        "itemid" : "5fb7d32ed77dd807b9a80c5f",
        "transactionid" : 861257,
        "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
        "products" : [ "Armv8-A" ],
        "date" : 1648717491000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0557:ab:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717491613494752,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 255,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717468951,
        "syssize" : 255,
        "sysdate" : 1648717491000,
        "haslayout" : "1",
        "topparent" : "4956720",
        "label_version" : "A.b",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4956720,
        "content_description" : "This supplement describes the changes that are introduced by ARM architecture v8.1, ARMv8.1.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a.b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717491000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0557/ab/?lang=en",
        "modified" : 1647270873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717491613494752,
        "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
      "Uri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0557/ab/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en",
      "Excerpt" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile This document is only available in a PDF version. Click Download to view. ARM Architecture Reference Manual ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
      "document_number" : "ddi0557",
      "document_version" : "ab",
      "content_type" : "Architecture Document",
      "systopparent" : "4956720",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "9ðZYJac4rb4jTkRñ",
      "urihash" : "9ðZYJac4rb4jTkRñ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
      "systransactionid" : 861257,
      "copyright" : "Copyright ©€2016 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595427374000,
      "topparentid" : 4956720,
      "numberofpages" : 954,
      "sysconcepts" : "instructions ; registers ; translations ; architecturally UNKNOWN ; exceptions ; EL2 ; doublewords ; implementations ; stack pointer ; architecturally-defined reset ; memory ; execution ; written using ; translation regimes ; memory locations ; instruction encoding",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 4956720,
      "parentitem" : "5fb7d32ed77dd807b9a80c5f",
      "concepts" : "instructions ; registers ; translations ; architecturally UNKNOWN ; exceptions ; EL2 ; doublewords ; implementations ; stack pointer ; architecturally-defined reset ; memory ; execution ; written using ; translation regimes ; memory locations ; instruction encoding",
      "documenttype" : "pdf",
      "isattachment" : "4956720",
      "sysindexeddate" : 1648717495000,
      "permanentid" : "5f7e9a514079b2f9bb72709a03bd271eb62f7490ad033202a08178b633aa",
      "syslanguage" : [ "English" ],
      "itemid" : "5fb7d32fd77dd807b9a80c61",
      "transactionid" : 861257,
      "title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile ",
      "date" : 1648717494000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0557:ab:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717494318282154,
      "sysisattachment" : "4956720",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4956720,
      "size" : 4954870,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fb7d32fd77dd807b9a80c61",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717471001,
      "syssize" : 4954870,
      "sysdate" : 1648717494000,
      "topparent" : "4956720",
      "author" : "ARM Limited",
      "label_version" : "A.b",
      "systopparentid" : 4956720,
      "content_description" : "This supplement describes the changes that are introduced by ARM architecture v8.1, ARMv8.1.",
      "wordcount" : 5339,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717495000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fb7d32fd77dd807b9a80c61",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717494318282154,
      "uri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile",
    "Uri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fb7d32fd77dd807b9a80c61",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0557/ab/en/pdf/DDI0557A_b_armv8_1_supplement.pdf",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... LES-PRE-20327 In this document, where the term ARM is used to refer to the company it ...",
    "FirstSentences" : "ARM Architecture Reference Manual Supplement ARMv8.1, for ARMv8-A architecture profile Copyright © 2016 ARM Limited or its affiliates. All rights reserved. DDI0557A.b (ID060316) ii ARM ..."
  }, {
    "title" : "ARM instruction set",
    "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "excerpt" : "ARM instruction set Security Extensions introduces one new ARM instruction, SMI, as defined in SMI. ... In addition, several other instructions are modified.",
    "firstSentences" : "ARM instruction set Security Extensions introduces one new ARM instruction, SMI, as defined in SMI. In addition, several other instructions are modified. Specifically, all instructions which ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 210,
    "percentScore" : 32.608147,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Architecture Reference Manual Security Extensions Supplement",
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
      "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ... ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
      "firstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Architecture Reference Manual Security Extensions Supplement ",
        "document_number" : "ddi0309",
        "document_version" : "f",
        "content_type" : "Architecture Document",
        "systopparent" : "3495968",
        "sysurihash" : "nfJCP63FñSwlPw5b",
        "urihash" : "nfJCP63FñSwlPw5b",
        "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "systransactionid" : 905459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158925761000,
        "topparentid" : 3495968,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910651000,
        "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
        "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655721365000,
        "permanentid" : "e301715bbf4e7479101d12f055a5add1a703f4d95c24904130c83e530610",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1067bb0daa596235e7ee6f",
        "transactionid" : 905459,
        "title" : "ARM Architecture Reference Manual Security Extensions Supplement ",
        "products" : [ "CPU architecture", "Armv6" ],
        "date" : 1655721365000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ddi0309:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655721365386206056,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 3864,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655721353792,
        "syssize" : 3864,
        "sysdate" : 1655721365000,
        "haslayout" : "1",
        "topparent" : "3495968",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495968,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
        "wordcount" : 245,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655721365000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0309/f/?lang=en",
        "modified" : 1655721340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655721365386206056,
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Architecture Reference Manual Security Extensions Supplement",
      "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
      "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ... ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
      "FirstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
    },
    "childResults" : [ {
      "title" : "SMI",
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "excerpt" : "SMI 31 28 27 20 19 8 7 6 5 4 3 0 cond 0 0 0 1 0 1 1 0 SBZ 0 1 1 1 imm4 The SMI ( ... Syntax \\r\\nSMI{<cond>} <imm4>\\r\\n where: <cond> Is the condition under which the ... SMI CPU architecture",
      "firstSentences" : "SMI 31 28 27 20 19 8 7 6 5 4 3 0 cond 0 0 0 1 0 1 1 0 SBZ 0 1 1 1 imm4 The SMI (Software Monitor) instruction causes an SMI exception. Syntax \\r\\nSMI{<cond>} <imm4>\\r\\n where: <cond> Is the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 210,
      "percentScore" : 32.608147,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Architecture Reference Manual Security Extensions Supplement",
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
        "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ... ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
        "firstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Architecture Reference Manual Security Extensions Supplement ",
          "document_number" : "ddi0309",
          "document_version" : "f",
          "content_type" : "Architecture Document",
          "systopparent" : "3495968",
          "sysurihash" : "nfJCP63FñSwlPw5b",
          "urihash" : "nfJCP63FñSwlPw5b",
          "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en",
          "systransactionid" : 905459,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158925761000,
          "topparentid" : 3495968,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910651000,
          "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
          "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655721365000,
          "permanentid" : "e301715bbf4e7479101d12f055a5add1a703f4d95c24904130c83e530610",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1067bb0daa596235e7ee6f",
          "transactionid" : 905459,
          "title" : "ARM Architecture Reference Manual Security Extensions Supplement ",
          "products" : [ "CPU architecture", "Armv6" ],
          "date" : 1655721365000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Security" ],
          "document_id" : "ddi0309:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655721365386206056,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 3864,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655721353792,
          "syssize" : 3864,
          "sysdate" : 1655721365000,
          "haslayout" : "1",
          "topparent" : "3495968",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495968,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
          "wordcount" : 245,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655721365000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0309/f/?lang=en",
          "modified" : 1655721340000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655721365386206056,
          "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Architecture Reference Manual Security Extensions Supplement",
        "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
        "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ... ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
        "FirstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SMI ",
        "document_number" : "ddi0309",
        "document_version" : "f",
        "content_type" : "Architecture Document",
        "systopparent" : "3495968",
        "sysurihash" : "2FjFiEqI1JKMLD50",
        "urihash" : "2FjFiEqI1JKMLD50",
        "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
        "systransactionid" : 905459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158925761000,
        "topparentid" : 3495968,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910651000,
        "sysconcepts" : "Software monitor ; instruction ; SMI ; imm4 ; User mode ; secure ; immediate ; using registers ; virtual memory ; causes entry ; ARM processor ; non-secure",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
        "attachmentparentid" : 3495968,
        "parentitem" : "5f1067bb0daa596235e7ee6f",
        "concepts" : "Software monitor ; instruction ; SMI ; imm4 ; User mode ; secure ; immediate ; using registers ; virtual memory ; causes entry ; ARM processor ; non-secure",
        "documenttype" : "html",
        "isattachment" : "3495968",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655721365000,
        "permanentid" : "20fe7d5718f85cbd56fb0a7e58783f1b0b6c37217a8cd96ca9172b3a0255",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1067bb0daa596235e7ee97",
        "transactionid" : 905459,
        "title" : "SMI ",
        "products" : [ "CPU architecture", "Armv6" ],
        "date" : 1655721365000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ddi0309:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655721365753001203,
        "sysisattachment" : "3495968",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3495968,
        "size" : 1406,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655721353792,
        "syssize" : 1406,
        "sysdate" : 1655721365000,
        "haslayout" : "1",
        "topparent" : "3495968",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495968,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
        "wordcount" : 115,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655721365000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
        "modified" : 1655721340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655721365753001203,
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
        "syscollection" : "default"
      },
      "Title" : "SMI",
      "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set/SMI?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set/SMI",
      "Excerpt" : "SMI 31 28 27 20 19 8 7 6 5 4 3 0 cond 0 0 0 1 0 1 1 0 SBZ 0 1 1 1 imm4 The SMI ( ... Syntax \\r\\nSMI{<cond>} <imm4>\\r\\n where: <cond> Is the condition under which the ... SMI CPU architecture",
      "FirstSentences" : "SMI 31 28 27 20 19 8 7 6 5 4 3 0 cond 0 0 0 1 0 1 1 0 SBZ 0 1 1 1 imm4 The SMI (Software Monitor) instruction causes an SMI exception. Syntax \\r\\nSMI{<cond>} <imm4>\\r\\n where: <cond> Is the ..."
    }, {
      "title" : "ARM Architecture Reference Manual Security Extensions Supplement",
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
      "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ... ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
      "firstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 210,
      "percentScore" : 32.608147,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Architecture Reference Manual Security Extensions Supplement ",
        "document_number" : "ddi0309",
        "document_version" : "f",
        "content_type" : "Architecture Document",
        "systopparent" : "3495968",
        "sysurihash" : "nfJCP63FñSwlPw5b",
        "urihash" : "nfJCP63FñSwlPw5b",
        "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "systransactionid" : 905459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158925761000,
        "topparentid" : 3495968,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910651000,
        "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
        "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655721365000,
        "permanentid" : "e301715bbf4e7479101d12f055a5add1a703f4d95c24904130c83e530610",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1067bb0daa596235e7ee6f",
        "transactionid" : 905459,
        "title" : "ARM Architecture Reference Manual Security Extensions Supplement ",
        "products" : [ "CPU architecture", "Armv6" ],
        "date" : 1655721365000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ddi0309:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655721365386206056,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 3864,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655721353792,
        "syssize" : 3864,
        "sysdate" : 1655721365000,
        "haslayout" : "1",
        "topparent" : "3495968",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495968,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
        "wordcount" : 245,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655721365000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0309/f/?lang=en",
        "modified" : 1655721340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655721365386206056,
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Architecture Reference Manual Security Extensions Supplement",
      "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
      "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ... ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
      "FirstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
    }, {
      "title" : "Software interrupt",
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "excerpt" : "Software interrupt On a SWI in Non-secure state: \\r\\n ... \\/* NS-bit UNCHANGED *\\/\\r\\nR14_svc = address of next instruction after the SWI ... \\/* Store value of CP15r1 Control[30] *\\/\\r\\n",
      "firstSentences" : "Software interrupt On a SWI in Non-secure state: \\r\\n \\/* NS-bit UNCHANGED *\\/\\r\\nR14_svc = address of next instruction after the SWI instruction\\r\\nSPSR_svc = CPSR\\r\\nCPSR[4:0] = 0b10011 \\/* ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 210,
      "percentScore" : 32.608147,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Architecture Reference Manual Security Extensions Supplement",
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
        "excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ... ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
        "firstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Architecture Reference Manual Security Extensions Supplement ",
          "document_number" : "ddi0309",
          "document_version" : "f",
          "content_type" : "Architecture Document",
          "systopparent" : "3495968",
          "sysurihash" : "nfJCP63FñSwlPw5b",
          "urihash" : "nfJCP63FñSwlPw5b",
          "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en",
          "systransactionid" : 905459,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158925761000,
          "topparentid" : 3495968,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910651000,
          "sysconcepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
          "concepts" : "ARM ; ARM7TDMI ; Architecture Reference Manual ; microprocessor cores ; licences ; Clause ; purposes of developing ; thereon ; restrictions set ; United States Government ; Road Cambridge ; third parties ; Property therein ; integrated circuits ; software programs ; representations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655721365000,
          "permanentid" : "e301715bbf4e7479101d12f055a5add1a703f4d95c24904130c83e530610",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1067bb0daa596235e7ee6f",
          "transactionid" : 905459,
          "title" : "ARM Architecture Reference Manual Security Extensions Supplement ",
          "products" : [ "CPU architecture", "Armv6" ],
          "date" : 1655721365000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "Security" ],
          "document_id" : "ddi0309:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655721365386206056,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 3864,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655721353792,
          "syssize" : 3864,
          "sysdate" : 1655721365000,
          "haslayout" : "1",
          "topparent" : "3495968",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495968,
          "navigationhierarchiescategories" : [ "Architecture products" ],
          "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
          "wordcount" : 245,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655721365000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0309/f/?lang=en",
          "modified" : 1655721340000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655721365386206056,
          "uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Architecture Reference Manual Security Extensions Supplement",
        "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en",
        "Excerpt" : "In no event shall the licences granted in Clause 1, be construed as granting you ... Non-confidential. ... ARM Architecture Reference Manual Security Extensions Supplement CPU architecture",
        "FirstSentences" : "ARM Architecture Reference Manual Security Extensions Supplement Copyright 2004, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Software interrupt ",
        "document_number" : "ddi0309",
        "document_version" : "f",
        "content_type" : "Architecture Document",
        "systopparent" : "3495968",
        "sysurihash" : "TFYqvYVR35xvzgKu",
        "urihash" : "TFYqvYVR35xvzgKu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
        "systransactionid" : 905459,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158925761000,
        "topparentid" : 3495968,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910651000,
        "sysconcepts" : "Monitor mode ; Secure ; exception ; vectors configured ; CP15r1 Control ; NS-bit ; nelse ; v5TEJ",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
        "attachmentparentid" : 3495968,
        "parentitem" : "5f1067bb0daa596235e7ee6f",
        "concepts" : "Monitor mode ; Secure ; exception ; vectors configured ; CP15r1 Control ; NS-bit ; nelse ; v5TEJ",
        "documenttype" : "html",
        "isattachment" : "3495968",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655721365000,
        "permanentid" : "3da28c7946cc8e143d2ac8d1c97020f9081c12c93cb80d4f46bbf6524267",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1067bb0daa596235e7ee8c",
        "transactionid" : 905459,
        "title" : "Software interrupt ",
        "products" : [ "CPU architecture", "Armv6" ],
        "date" : 1655721365000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ddi0309:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655721365319907709,
        "sysisattachment" : "3495968",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 3495968,
        "size" : 1352,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655721353776,
        "syssize" : 1352,
        "sysdate" : 1655721365000,
        "haslayout" : "1",
        "topparent" : "3495968",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495968,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655721365000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
        "modified" : 1655721340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655721365319907709,
        "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
        "syscollection" : "default"
      },
      "Title" : "Software interrupt",
      "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/Exception-model/Software-interrupt?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/Exception-model/Software-interrupt",
      "Excerpt" : "Software interrupt On a SWI in Non-secure state: \\r\\n ... \\/* NS-bit UNCHANGED *\\/\\r\\nR14_svc = address of next instruction after the SWI ... \\/* Store value of CP15r1 Control[30] *\\/\\r\\n",
      "FirstSentences" : "Software interrupt On a SWI in Non-secure state: \\r\\n \\/* NS-bit UNCHANGED *\\/\\r\\nR14_svc = address of next instruction after the SWI instruction\\r\\nSPSR_svc = CPSR\\r\\nCPSR[4:0] = 0b10011 \\/* ..."
    } ],
    "totalNumberOfChildResults" : 87,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM instruction set ",
      "document_number" : "ddi0309",
      "document_version" : "f",
      "content_type" : "Architecture Document",
      "systopparent" : "3495968",
      "sysurihash" : "XuUq9jA2wppJJqam",
      "urihash" : "XuUq9jA2wppJJqam",
      "sysuri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
      "systransactionid" : 905459,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158925761000,
      "topparentid" : 3495968,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594910651000,
      "sysconcepts" : "ARM instruction ; SMI ; Non-secure Privileged ; changes mean ; RFE",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|6284fd5d07438e0da040a7be" ],
      "attachmentparentid" : 3495968,
      "parentitem" : "5f1067bb0daa596235e7ee6f",
      "concepts" : "ARM instruction ; SMI ; Non-secure Privileged ; changes mean ; RFE",
      "documenttype" : "html",
      "isattachment" : "3495968",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655721367000,
      "permanentid" : "36fe206016635168b1c247761bea62d879b8863bda755ed39d3e2c85a28d",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1067bb0daa596235e7ee96",
      "transactionid" : 905459,
      "title" : "ARM instruction set ",
      "products" : [ "CPU architecture", "Armv6" ],
      "date" : 1655721367000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "CPU Architectures",
      "navigationhierarchiestopics" : [ "Security" ],
      "document_id" : "ddi0309:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655721367914159338,
      "sysisattachment" : "3495968",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3495968,
      "size" : 676,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655721353792,
      "syssize" : 676,
      "sysdate" : 1655721367000,
      "haslayout" : "1",
      "topparent" : "3495968",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3495968,
      "navigationhierarchiescategories" : [ "Architecture products" ],
      "content_description" : "ARM Architecture Security Extensions is an enhancement to the ARM architecture. It integrates hardware security features to facilitate the development of secure applications.",
      "wordcount" : 72,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Armv6" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655721367000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
      "modified" : 1655721340000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655721367914159338,
      "uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
      "syscollection" : "default"
    },
    "Title" : "ARM instruction set",
    "Uri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0309/f/CPU-Architecture/ARM-instruction-set?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0309/f/en/CPU-Architecture/ARM-instruction-set",
    "Excerpt" : "ARM instruction set Security Extensions introduces one new ARM instruction, SMI, as defined in SMI. ... In addition, several other instructions are modified.",
    "FirstSentences" : "ARM instruction set Security Extensions introduces one new ARM instruction, SMI, as defined in SMI. In addition, several other instructions are modified. Specifically, all instructions which ..."
  }, {
    "title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification",
    "uri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f1a983120b7cf4bc524d9c5",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "excerpt" : "Words and logos marked with ® or ™ are registered trademarks or trademarks of Arm ... All rights reserved. ... Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... LES-PRE-20349",
    "firstSentences" : "Document number: Date of Issue: Abstract ARM-ECM-0359818 01/11/2019 Arm®v8-M Security Extensions: Requirements on Development Tools Version: 1.1 © Copyright Arm Limited or its affiliates 2019. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 210,
    "percentScore" : 32.608147,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification",
      "uri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "printableUri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "clickUri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0359818/11/en",
      "excerpt" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. Click Download to view. ARMv8-M Security Extensions: ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification ",
        "document_number" : "ecm0359818",
        "document_version" : "11",
        "content_type" : "Architecture Document",
        "systopparent" : "4616829",
        "sysurihash" : "9nañdkRO7h7WJSZi",
        "urihash" : "9nañdkRO7h7WJSZi",
        "sysuri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
        "systransactionid" : 872100,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595578105000,
        "topparentid" : 4616829,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595578417000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1650381838000,
        "permanentid" : "d3a21ff71433e5b3fc462c030c0ddfb8853501cb349be543e14582423399",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1a983120b7cf4bc524d9c3",
        "transactionid" : 872100,
        "title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification ",
        "products" : [ "Armv8-M" ],
        "date" : 1650381838000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ecm0359818:11:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650381838223761673,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 263,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650381812163,
        "syssize" : 263,
        "sysdate" : 1650381838000,
        "haslayout" : "1",
        "topparent" : "4616829",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4616829,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document describes the requirements on Development Tools in order to support Armv8-M and Armv8.1-M Security Extensions or the new TT instruction of Armv8-M.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650381838000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ecm0359818/11/?lang=en",
        "modified" : 1650381796000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650381838223761673,
        "uri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification",
      "Uri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "ClickUri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0359818/11/en",
      "Excerpt" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. Click Download to view. ARMv8-M Security Extensions: ..."
    },
    "childResults" : [ {
      "title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification",
      "uri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "printableUri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "clickUri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0359818/11/en",
      "excerpt" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. Click Download to view. ARMv8-M Security Extensions: ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 210,
      "percentScore" : 32.608147,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification ",
        "document_number" : "ecm0359818",
        "document_version" : "11",
        "content_type" : "Architecture Document",
        "systopparent" : "4616829",
        "sysurihash" : "9nañdkRO7h7WJSZi",
        "urihash" : "9nañdkRO7h7WJSZi",
        "sysuri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
        "systransactionid" : 872100,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595578105000,
        "topparentid" : 4616829,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595578417000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1650381838000,
        "permanentid" : "d3a21ff71433e5b3fc462c030c0ddfb8853501cb349be543e14582423399",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1a983120b7cf4bc524d9c3",
        "transactionid" : 872100,
        "title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification ",
        "products" : [ "Armv8-M" ],
        "date" : 1650381838000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Security" ],
        "document_id" : "ecm0359818:11:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650381838223761673,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 263,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650381812163,
        "syssize" : 263,
        "sysdate" : 1650381838000,
        "haslayout" : "1",
        "topparent" : "4616829",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4616829,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document describes the requirements on Development Tools in order to support Armv8-M and Armv8.1-M Security Extensions or the new TT instruction of Armv8-M.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650381838000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ecm0359818/11/?lang=en",
        "modified" : 1650381796000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650381838223761673,
        "uri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification",
      "Uri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ecm0359818/11/en",
      "ClickUri" : "https://developer.arm.com/documentation/ecm0359818/11/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0359818/11/en",
      "Excerpt" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification This document is only available in a PDF version. Click Download to view. ARMv8-M Security Extensions: ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification ",
      "document_number" : "ecm0359818",
      "document_version" : "11",
      "content_type" : "Architecture Document",
      "systopparent" : "4616829",
      "sysauthor" : "Arm",
      "sysurihash" : "B23jBBadzñ7UOdPf",
      "urihash" : "B23jBBadzñ7UOdPf",
      "sysuri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
      "keywords" : "ACLE ABI CMSE Armv8-M Armv8.1-M Security Extensions toolchain requirements compiler linker",
      "systransactionid" : 872100,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595578105000,
      "topparentid" : 4616829,
      "numberofpages" : 30,
      "sysconcepts" : "instructions ; cmse ; arm ; executable files ; toolchains ; non-secure function ; secret information ; registers ; security states ; memory regions ; stack pointer ; exception level ; execution modes ; written agreement ; party patents ; transitions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "attachmentparentid" : 4616829,
      "parentitem" : "5f1a983120b7cf4bc524d9c3",
      "concepts" : "instructions ; cmse ; arm ; executable files ; toolchains ; non-secure function ; secret information ; registers ; security states ; memory regions ; stack pointer ; exception level ; execution modes ; written agreement ; party patents ; transitions",
      "documenttype" : "pdf",
      "isattachment" : "4616829",
      "sysindexeddate" : 1650381839000,
      "permanentid" : "3be39312728cf784fd1b42d905f5fe9995a481b12ff1ea94bcb99ed9e417",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1a983120b7cf4bc524d9c5",
      "transactionid" : 872100,
      "title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification ",
      "date" : 1650381839000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ecm0359818:11:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650381839118905786,
      "sysisattachment" : "4616829",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4616829,
      "size" : 506507,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f1a983120b7cf4bc524d9c5",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650381814642,
      "syssize" : 506507,
      "sysdate" : 1650381839000,
      "topparent" : "4616829",
      "author" : "Arm",
      "label_version" : "1.1",
      "systopparentid" : 4616829,
      "content_description" : "This document describes the requirements on Development Tools in order to support Armv8-M and Armv8.1-M Security Extensions or the new TT instruction of Armv8-M.",
      "wordcount" : 1318,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650381839000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f1a983120b7cf4bc524d9c5",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650381839118905786,
      "uri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARMv8-M Security Extensions: Requirements on Development Tools - Engineering Specification",
    "Uri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f1a983120b7cf4bc524d9c5",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0359818/11/en/pdf/Armv8-M_Security_Extensions_Requirements_on_Development_Tools.pdf",
    "Excerpt" : "Words and logos marked with ® or ™ are registered trademarks or trademarks of Arm ... All rights reserved. ... Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... LES-PRE-20349",
    "FirstSentences" : "Document number: Date of Issue: Abstract ARM-ECM-0359818 01/11/2019 Arm®v8-M Security Extensions: Requirements on Development Tools Version: 1.1 © Copyright Arm Limited or its affiliates 2019. All ..."
  }, {
    "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
    "uri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60017fbb3f22832ff1d6872b",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "excerpt" : "Non-Confidential ... Incorporation of ETMv4.4 architecture. ... Incorporation of ETMv4.5 architecture. ... Change history Added support for Armv8.1-M to ETMv4.5 architecture. ... DAMAGES.",
    "firstSentences" : "Arm Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETMv4.6 Copyright © 2012-2020 Arm Limited or its affiliates. All rights reserved. ARM IHI0064H.a (ID120820) ii Arm Embedded Trace ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 210,
    "percentScore" : 32.608147,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
      "uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en",
      "excerpt" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture Specification ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
        "document_number" : "ihi0064",
        "document_version" : "h",
        "content_type" : "Architecture Document",
        "systopparent" : "4420325",
        "sysurihash" : "mvMkeURde5GjQgLc",
        "urihash" : "mvMkeURde5GjQgLc",
        "sysuri" : "https://developer.arm.com/documentation/ihi0064/h/en",
        "systransactionid" : 872092,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1610710688000,
        "topparentid" : 4420325,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1610710971000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1650381412000,
        "permanentid" : "ae904bb25c72c77714629ccd2c261940467672dcd48f3ac6167d65ff7999",
        "syslanguage" : [ "English" ],
        "itemid" : "60017fbb3f22832ff1d68729",
        "transactionid" : 872092,
        "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
        "products" : [ "CoreSight Architecture Specifications", "CoreSight Architecture", "Armv8-A" ],
        "date" : 1650381412000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "ihi0064:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650381412379139291,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 280,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650381398729,
        "syssize" : 280,
        "sysdate" : 1650381412000,
        "haslayout" : "1",
        "topparent" : "4420325",
        "label_version" : "ETMv4.6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4420325,
        "content_description" : "This document describes version 4.0 to version 4.6 of the architecture for the Arm Embedded Trace Macrocell (ETM).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650381412000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0064/h/?lang=en",
        "modified" : 1650381341000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650381412379139291,
        "uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
      "Uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en",
      "Excerpt" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture Specification ..."
    },
    "childResults" : [ {
      "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
      "uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en",
      "excerpt" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture Specification ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 210,
      "percentScore" : 32.608147,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
        "document_number" : "ihi0064",
        "document_version" : "h",
        "content_type" : "Architecture Document",
        "systopparent" : "4420325",
        "sysurihash" : "mvMkeURde5GjQgLc",
        "urihash" : "mvMkeURde5GjQgLc",
        "sysuri" : "https://developer.arm.com/documentation/ihi0064/h/en",
        "systransactionid" : 872092,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1610710688000,
        "topparentid" : 4420325,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1610710971000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1650381412000,
        "permanentid" : "ae904bb25c72c77714629ccd2c261940467672dcd48f3ac6167d65ff7999",
        "syslanguage" : [ "English" ],
        "itemid" : "60017fbb3f22832ff1d68729",
        "transactionid" : 872092,
        "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
        "products" : [ "CoreSight Architecture Specifications", "CoreSight Architecture", "Armv8-A" ],
        "date" : 1650381412000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "ihi0064:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1650381412379139291,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 280,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1650381398729,
        "syssize" : 280,
        "sysdate" : 1650381412000,
        "haslayout" : "1",
        "topparent" : "4420325",
        "label_version" : "ETMv4.6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4420325,
        "content_description" : "This document describes version 4.0 to version 4.6 of the architecture for the Arm Embedded Trace Macrocell (ETM).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1650381412000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0064/h/?lang=en",
        "modified" : 1650381341000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1650381412379139291,
        "uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
      "Uri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0064/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0064/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en",
      "Excerpt" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture Specification ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
      "document_number" : "ihi0064",
      "document_version" : "h",
      "content_type" : "Architecture Document",
      "systopparent" : "4420325",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "uiv6dEXdR9cFyUq8",
      "urihash" : "uiv6dEXdR9cFyUq8",
      "sysuri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
      "keywords" : "CoreSight, CoreSight Architecture, CoreSight SoC Components, On-chip Debug & Trace, Trace Macrocells (ETM)",
      "systransactionid" : 872093,
      "copyright" : "Copyright ©€2012-2020 Arm Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1610710688000,
      "topparentid" : 4420325,
      "numberofpages" : 568,
      "sysconcepts" : "trace units ; instructions ; Arm Limited ; implementations ; exceptions ; PEs ; P0 elements ; address comparisons ; power domains ; right-hand keys ; data transfers ; registers ; ETMv4 architecture ; execution ; header ; cycle counting",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5eec6f7ce24a5e02d07b2669", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 4420325,
      "parentitem" : "60017fbb3f22832ff1d68729",
      "concepts" : "trace units ; instructions ; Arm Limited ; implementations ; exceptions ; PEs ; P0 elements ; address comparisons ; power domains ; right-hand keys ; data transfers ; registers ; ETMv4 architecture ; execution ; header ; cycle counting",
      "documenttype" : "pdf",
      "isattachment" : "4420325",
      "sysindexeddate" : 1650381420000,
      "permanentid" : "46034e15c998efbae23cf54d1bc3f9089576e9120d5185a3cfbb7ffc9f4a",
      "syslanguage" : [ "English" ],
      "itemid" : "60017fbb3f22832ff1d6872b",
      "transactionid" : 872093,
      "title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6 ",
      "subject" : "ARM Embedded Trace Macrocell (ETMv4) Architecture Specification (PDF). This documentation describes a trace unit for instruction and data tracing of a processor. It contains technical reference information on implementation choices, configuration options, and interfaces to ARM debug tools.",
      "date" : 1650381419000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0064:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1650381419285109034,
      "sysisattachment" : "4420325",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4420325,
      "size" : 5116034,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60017fbb3f22832ff1d6872b",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1650381402030,
      "syssubject" : "ARM Embedded Trace Macrocell (ETMv4) Architecture Specification (PDF). This documentation describes a trace unit for instruction and data tracing of a processor. It contains technical reference information on implementation choices, configuration options, and interfaces to ARM debug tools.",
      "syssize" : 5116034,
      "sysdate" : 1650381419000,
      "topparent" : "4420325",
      "author" : "ARM Limited",
      "label_version" : "ETMv4.6",
      "systopparentid" : 4420325,
      "content_description" : "This document describes version 4.0 to version 4.6 of the architecture for the Arm Embedded Trace Macrocell (ETM).",
      "wordcount" : 5288,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|CoreSight Architecture Specifications", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1650381420000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60017fbb3f22832ff1d6872b",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1650381419285109034,
      "uri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
      "syscollection" : "default"
    },
    "Title" : "Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6",
    "Uri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60017fbb3f22832ff1d6872b",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0064/h/en/pdf/etm_v4_6_architecture_specification_IHI0064H_a.pdf",
    "Excerpt" : "Non-Confidential ... Incorporation of ETMv4.4 architecture. ... Incorporation of ETMv4.5 architecture. ... Change history Added support for Armv8.1-M to ETMv4.5 architecture. ... DAMAGES.",
    "FirstSentences" : "Arm Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETMv4.6 Copyright © 2012-2020 Arm Limited or its affiliates. All rights reserved. ARM IHI0064H.a (ID120820) ii Arm Embedded Trace ..."
  }, {
    "title" : "Arm PCI Configuration Space Access Firmware Interface",
    "uri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60c9d96c0320e92fa40b364e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "excerpt" : "2.5.1 ... 2.5.3 ... 2.5.4 ... 2.6 ... PCI_VERSION ... Function deﬁnition ... Usage ... Caller responsibilities ... Implementation responsibilities ... PCI_FEATURES ... PCI_GET_SEG_INFO",
    "firstSentences" : "Arm® PCI Conﬁguration Space Access Firmware Interface 1.0BET1 Platform Design Document Non-conﬁdential Notice This document is a Beta version of a speciﬁcation undergoing review by Arm partners.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 210,
    "percentScore" : 32.608147,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm PCI Configuration Space Access Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0115/b/en",
      "printableUri" : "https://developer.arm.com/documentation/den0115/b/en",
      "clickUri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en",
      "excerpt" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF ... Click Download to view. ... Arm PCI Configuration Space Access Firmware Interface PCIE",
      "firstSentences" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF version. Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm PCI Configuration Space Access Firmware Interface ",
        "document_number" : "den0115",
        "document_version" : "b",
        "content_type" : "Architecture Document",
        "systopparent" : "5043512",
        "sysurihash" : "MVEnWAFx36I7DS3C",
        "urihash" : "MVEnWAFx36I7DS3C",
        "sysuri" : "https://developer.arm.com/documentation/den0115/b/en",
        "systransactionid" : 917827,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1620000060000,
        "topparentid" : 5043512,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1623841131000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643361000,
        "permanentid" : "4e7558e67225e597450b785b6e5a1586739bc26fe3600d44b7bc5da4bec1",
        "syslanguage" : [ "English" ],
        "itemid" : "60c9d96b0320e92fa40b364c",
        "transactionid" : 917827,
        "title" : "Arm PCI Configuration Space Access Firmware Interface ",
        "products" : [ "PCIE", "SMCCC" ],
        "date" : 1657643361000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0115:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1657643361674156542,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 186,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643340528,
        "syssize" : 186,
        "sysdate" : 1657643361000,
        "haslayout" : "1",
        "topparent" : "5043512",
        "label_version" : "1.0BET1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043512,
        "content_description" : "This document defines a standard firmware interface for a caller, such as an OS or a hypervisor, to access the PCI configuration space.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643361000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0115/b/?lang=en",
        "modified" : 1657643298000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643361674156542,
        "uri" : "https://developer.arm.com/documentation/den0115/b/en",
        "syscollection" : "default"
      },
      "Title" : "Arm PCI Configuration Space Access Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0115/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0115/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en",
      "Excerpt" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF ... Click Download to view. ... Arm PCI Configuration Space Access Firmware Interface PCIE",
      "FirstSentences" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF version. Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE"
    },
    "childResults" : [ {
      "title" : "Arm PCI Configuration Space Access Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0115/b/en",
      "printableUri" : "https://developer.arm.com/documentation/den0115/b/en",
      "clickUri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en",
      "excerpt" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF ... Click Download to view. ... Arm PCI Configuration Space Access Firmware Interface PCIE",
      "firstSentences" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF version. Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 210,
      "percentScore" : 32.608147,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm PCI Configuration Space Access Firmware Interface ",
        "document_number" : "den0115",
        "document_version" : "b",
        "content_type" : "Architecture Document",
        "systopparent" : "5043512",
        "sysurihash" : "MVEnWAFx36I7DS3C",
        "urihash" : "MVEnWAFx36I7DS3C",
        "sysuri" : "https://developer.arm.com/documentation/den0115/b/en",
        "systransactionid" : 917827,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1620000060000,
        "topparentid" : 5043512,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1623841131000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643361000,
        "permanentid" : "4e7558e67225e597450b785b6e5a1586739bc26fe3600d44b7bc5da4bec1",
        "syslanguage" : [ "English" ],
        "itemid" : "60c9d96b0320e92fa40b364c",
        "transactionid" : 917827,
        "title" : "Arm PCI Configuration Space Access Firmware Interface ",
        "products" : [ "PCIE", "SMCCC" ],
        "date" : 1657643361000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0115:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1657643361674156542,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 186,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643340528,
        "syssize" : 186,
        "sysdate" : 1657643361000,
        "haslayout" : "1",
        "topparent" : "5043512",
        "label_version" : "1.0BET1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043512,
        "content_description" : "This document defines a standard firmware interface for a caller, such as an OS or a hypervisor, to access the PCI configuration space.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643361000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0115/b/?lang=en",
        "modified" : 1657643298000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643361674156542,
        "uri" : "https://developer.arm.com/documentation/den0115/b/en",
        "syscollection" : "default"
      },
      "Title" : "Arm PCI Configuration Space Access Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0115/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0115/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0115/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en",
      "Excerpt" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF ... Click Download to view. ... Arm PCI Configuration Space Access Firmware Interface PCIE",
      "FirstSentences" : "Arm PCI Configuration Space Access Firmware Interface This document is only available in a PDF version. Click Download to view. Arm PCI Configuration Space Access Firmware Interface PCIE"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm PCI Configuration Space Access Firmware Interface ",
      "document_number" : "den0115",
      "document_version" : "b",
      "content_type" : "Architecture Document",
      "systopparent" : "5043512",
      "sysurihash" : "u9dNG2kvñZBD0jGO",
      "urihash" : "u9dNG2kvñZBD0jGO",
      "sysuri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
      "systransactionid" : 917827,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1620000060000,
      "topparentid" : 5043512,
      "numberofpages" : 17,
      "sysconcepts" : "Arm Limited ; configuration space ; caller ; major revisions ; licences ; intellectual property ; Licensee ; Subsidiaries ; third parties ; responsibilities ; hypervisors ; English Law ; termination ; compatibility ; W7 registers ; platforms",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "attachmentparentid" : 5043512,
      "parentitem" : "60c9d96b0320e92fa40b364c",
      "concepts" : "Arm Limited ; configuration space ; caller ; major revisions ; licences ; intellectual property ; Licensee ; Subsidiaries ; third parties ; responsibilities ; hypervisors ; English Law ; termination ; compatibility ; W7 registers ; platforms",
      "documenttype" : "pdf",
      "isattachment" : "5043512",
      "sysindexeddate" : 1657643361000,
      "permanentid" : "45578c843e7a87885db102b8978409b6a0465dd6832017cb33f20e88637a",
      "syslanguage" : [ "English" ],
      "itemid" : "60c9d96c0320e92fa40b364e",
      "transactionid" : 917827,
      "title" : "Arm PCI Configuration Space Access Firmware Interface ",
      "date" : 1657643361000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0115:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1657643361848971253,
      "sysisattachment" : "5043512",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5043512,
      "size" : 92917,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60c9d96c0320e92fa40b364e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643342210,
      "syssize" : 92917,
      "sysdate" : 1657643361000,
      "topparent" : "5043512",
      "label_version" : "1.0BET1",
      "systopparentid" : 5043512,
      "content_description" : "This document defines a standard firmware interface for a caller, such as an OS or a hypervisor, to access the PCI configuration space.",
      "wordcount" : 649,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643361000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60c9d96c0320e92fa40b364e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643361848971253,
      "uri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm PCI Configuration Space Access Firmware Interface",
    "Uri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60c9d96c0320e92fa40b364e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0115/b/en/pdf/DEN0115A_PCI_Config_Access_1.0BET1.pdf",
    "Excerpt" : "2.5.1 ... 2.5.3 ... 2.5.4 ... 2.6 ... PCI_VERSION ... Function deﬁnition ... Usage ... Caller responsibilities ... Implementation responsibilities ... PCI_FEATURES ... PCI_GET_SEG_INFO",
    "FirstSentences" : "Arm® PCI Conﬁguration Space Access Firmware Interface 1.0BET1 Platform Design Document Non-conﬁdential Notice This document is a Beta version of a speciﬁcation undergoing review by Arm partners."
  }, {
    "title" : "ARM Management Mode Interface Specification System Software on ARM",
    "uri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Company 02557590 registered in England. ... All rights reserved. ... Non-Confidential ARM DEN 0060A",
    "firstSentences" : "Page 1 of 12 ARM Management Mode Interface Specification ARM® Management Mode Interface Specification Document number: ARM DEN 0060A Copyright © 2016 ARM Limited or its affiliates Copyright © 2016 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 210,
    "percentScore" : 32.608147,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Management Mode Interface Specification System Software on ARM",
      "uri" : "https://developer.arm.com/documentation/den0060/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0060/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en",
      "excerpt" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view. ARM Management Mode Interface Specification System ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Management Mode Interface Specification System Software on ARM ",
        "document_number" : "den0060",
        "document_version" : "a",
        "content_type" : "Architecture Document",
        "systopparent" : "5022740",
        "sysurihash" : "JH16trux3zðPhYtx",
        "urihash" : "JH16trux3zðPhYtx",
        "sysuri" : "https://developer.arm.com/documentation/den0060/a/en",
        "systransactionid" : 917814,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481850061000,
        "topparentid" : 5022740,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763072000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b2780", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657642921000,
        "permanentid" : "ca35ad189e7a79a8fd4cbaa67beac804164286d58afd354aaf1d797cf19f",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e40ca06a95ce53f905a",
        "transactionid" : 917814,
        "title" : "ARM Management Mode Interface Specification System Software on ARM ",
        "products" : [ "Software Standards", "UEFI", "SMCCC" ],
        "date" : 1657642921000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0060:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657642921603735688,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657642914992,
        "syssize" : 226,
        "sysdate" : 1657642921000,
        "haslayout" : "1",
        "topparent" : "5022740",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022740,
        "content_description" : "This document describes standard SMC functions to be used for software invocation of Management Mode (MM) services.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|UEFI", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|UEFI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657642921000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0060/a/?lang=en",
        "modified" : 1657642897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657642921603735688,
        "uri" : "https://developer.arm.com/documentation/den0060/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Management Mode Interface Specification System Software on ARM",
      "Uri" : "https://developer.arm.com/documentation/den0060/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0060/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en",
      "Excerpt" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view. ARM Management Mode Interface Specification System ..."
    },
    "childResults" : [ {
      "title" : "ARM Management Mode Interface Specification System Software on ARM",
      "uri" : "https://developer.arm.com/documentation/den0060/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0060/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en",
      "excerpt" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view. ARM Management Mode Interface Specification System ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 210,
      "percentScore" : 32.608147,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Management Mode Interface Specification System Software on ARM ",
        "document_number" : "den0060",
        "document_version" : "a",
        "content_type" : "Architecture Document",
        "systopparent" : "5022740",
        "sysurihash" : "JH16trux3zðPhYtx",
        "urihash" : "JH16trux3zðPhYtx",
        "sysuri" : "https://developer.arm.com/documentation/den0060/a/en",
        "systransactionid" : 917814,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481850061000,
        "topparentid" : 5022740,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763072000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b2780", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657642921000,
        "permanentid" : "ca35ad189e7a79a8fd4cbaa67beac804164286d58afd354aaf1d797cf19f",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e40ca06a95ce53f905a",
        "transactionid" : 917814,
        "title" : "ARM Management Mode Interface Specification System Software on ARM ",
        "products" : [ "Software Standards", "UEFI", "SMCCC" ],
        "date" : 1657642921000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0060:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657642921603735688,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657642914992,
        "syssize" : 226,
        "sysdate" : 1657642921000,
        "haslayout" : "1",
        "topparent" : "5022740",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022740,
        "content_description" : "This document describes standard SMC functions to be used for software invocation of Management Mode (MM) services.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|UEFI", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|UEFI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657642921000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0060/a/?lang=en",
        "modified" : 1657642897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657642921603735688,
        "uri" : "https://developer.arm.com/documentation/den0060/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Management Mode Interface Specification System Software on ARM",
      "Uri" : "https://developer.arm.com/documentation/den0060/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0060/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0060/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en",
      "Excerpt" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "ARM Management Mode Interface Specification System Software on ARM This document is only available in a PDF version. Click Download to view. ARM Management Mode Interface Specification System ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Management Mode Interface Specification System Software on ARM ",
      "document_number" : "den0060",
      "document_version" : "a",
      "content_type" : "Architecture Document",
      "systopparent" : "5022740",
      "sysauthor" : "Achin.Gupta@arm.com",
      "sysurihash" : "OAEððñðNYIMXQRðl",
      "urihash" : "OAEððñðNYIMXQRðl",
      "sysuri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
      "systransactionid" : 917814,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1481850061000,
      "topparentid" : 5022740,
      "numberofpages" : 12,
      "sysconcepts" : "communication buffer ; interfaces ; environment ; calling conventions ; Execution state ; implementations ; ARM ; conduits ; secure ; Management Mode ; party patents ; hypervisor ; invocation ; memory region ; address parameters ; translation regimes",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b2780", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "syscompany" : "ARM Ltd",
      "attachmentparentid" : 5022740,
      "parentitem" : "5ed11e40ca06a95ce53f905a",
      "concepts" : "communication buffer ; interfaces ; environment ; calling conventions ; Execution state ; implementations ; ARM ; conduits ; secure ; Management Mode ; party patents ; hypervisor ; invocation ; memory region ; address parameters ; translation regimes",
      "documenttype" : "pdf",
      "isattachment" : "5022740",
      "sysindexeddate" : 1657642921000,
      "permanentid" : "77a07a434152004c8df1d889a41906f871782c8d9e99ecfa42b6631ee9fd",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11e40ca06a95ce53f905c",
      "transactionid" : 917814,
      "title" : "ARM Management Mode Interface Specification System Software on ARM ",
      "date" : 1657642921000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0060:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657642921752656988,
      "sysisattachment" : "5022740",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "company" : "ARM Ltd",
      "sysattachmentparentid" : 5022740,
      "size" : 107213,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657642917166,
      "syssize" : 107213,
      "sysdate" : 1657642921000,
      "topparent" : "5022740",
      "author" : "Achin.Gupta@arm.com",
      "label_version" : "1.0",
      "systopparentid" : 5022740,
      "content_description" : "This document describes standard SMC functions to be used for software invocation of Management Mode (MM) services.",
      "wordcount" : 659,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|UEFI", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|UEFI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657642921000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657642921752656988,
      "uri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Management Mode Interface Specification System Software on ARM",
    "Uri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0060/a/en/pdf/DEN0060A_ARM_MM_Interface_Specification.pdf",
    "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... Company 02557590 registered in England. ... All rights reserved. ... Non-Confidential ARM DEN 0060A",
    "FirstSentences" : "Page 1 of 12 ARM Management Mode Interface Specification ARM® Management Mode Interface Specification Document number: ARM DEN 0060A Copyright © 2016 ARM Limited or its affiliates Copyright © 2016 ..."
  }, {
    "title" : "Arm Server Base Manageability Requirements 1.1",
    "uri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60267cba2c40871302af4467",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "excerpt" : "ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... Arm may make changes to the ... THE DOCUMENT IN ANY PRODUCT CREATED BY LICENSEE UNDER THIS LICENCE).",
    "firstSentences" : "Arm® Server Base Manageability Requirements 1.1 Platform Design Document Non-conﬁdential Copyright © 2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0069C Release ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 210,
    "percentScore" : 32.608147,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Server Base Manageability Requirements 1.1",
      "uri" : "https://developer.arm.com/documentation/den0069/c/en",
      "printableUri" : "https://developer.arm.com/documentation/den0069/c/en",
      "clickUri" : "https://developer.arm.com/documentation/den0069/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0069/c/en",
      "excerpt" : "Arm Server Base Manageability Requirements 1.1 This document is only available in a PDF version. ... Click Download to view. ... Arm Server Base Manageability Requirements 1.1 SBMR",
      "firstSentences" : "Arm Server Base Manageability Requirements 1.1 This document is only available in a PDF version. Click Download to view. Arm Server Base Manageability Requirements 1.1 SBMR",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Server Base Manageability Requirements 1.1 ",
        "document_number" : "den0069",
        "document_version" : "c",
        "content_type" : "Architecture Document",
        "systopparent" : "5038839",
        "sysurihash" : "2VlUzmñLmNOVcPDN",
        "urihash" : "2VlUzmñLmNOVcPDN",
        "sysuri" : "https://developer.arm.com/documentation/den0069/c/en",
        "systransactionid" : 885096,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1613001600000,
        "topparentid" : 5038839,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1613135033000,
        "sysconcepts" : "Manageability Requirements",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5fc507628e527a03a85ed280", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "concepts" : "Manageability Requirements",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1652193313000,
        "permanentid" : "58bc8b4b21e2bdeca5f07497c0a8451770229aea024bc6eb763dbd6d8794",
        "syslanguage" : [ "English" ],
        "itemid" : "60267cb92c40871302af4465",
        "transactionid" : 885096,
        "title" : "Arm Server Base Manageability Requirements 1.1 ",
        "products" : [ "SBMR", "Software Standards" ],
        "date" : 1652193313000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "den0069:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652193313663171250,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 172,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0069/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652193275110,
        "syssize" : 172,
        "sysdate" : 1652193313000,
        "haslayout" : "1",
        "topparent" : "5038839",
        "label_version" : "1.1 (C)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5038839,
        "content_description" : "This document is intended for SBSA[2]-compliant 64-bit Arm based servers. It provides a path to establish a common foundation for server management where common capabilities are standardized and differetiation truly valuable to the end-users are built on top.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SBMR", "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SBMR" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652193313000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0069/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0069/c/?lang=en",
        "modified" : 1651596691000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1652193313663171250,
        "uri" : "https://developer.arm.com/documentation/den0069/c/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Server Base Manageability Requirements 1.1",
      "Uri" : "https://developer.arm.com/documentation/den0069/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0069/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0069/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0069/c/en",
      "Excerpt" : "Arm Server Base Manageability Requirements 1.1 This document is only available in a PDF version. ... Click Download to view. ... Arm Server Base Manageability Requirements 1.1 SBMR",
      "FirstSentences" : "Arm Server Base Manageability Requirements 1.1 This document is only available in a PDF version. Click Download to view. Arm Server Base Manageability Requirements 1.1 SBMR"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Server Base Manageability Requirements 1.1 ",
      "document_number" : "den0069",
      "document_version" : "c",
      "content_type" : "Architecture Document",
      "systopparent" : "5038839",
      "sysurihash" : "8pgSthgghVHCHRuC",
      "urihash" : "8pgSthgghVHCHRuC",
      "sysuri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
      "systransactionid" : 880518,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1613001600000,
      "topparentid" : 5038839,
      "numberofpages" : 59,
      "sysconcepts" : "interfaces ; communication ; recommendations ; implementations ; connectivity ; Arm SoC ; functionality ; level M2 ; IPMI commands ; transactions ; server systems ; formatting ; CPER ; platform management ; intellectual property ; Licensee",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5fc507628e527a03a85ed280", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
      "attachmentparentid" : 5038839,
      "parentitem" : "60267cb92c40871302af4465",
      "concepts" : "interfaces ; communication ; recommendations ; implementations ; connectivity ; Arm SoC ; functionality ; level M2 ; IPMI commands ; transactions ; server systems ; formatting ; CPER ; platform management ; intellectual property ; Licensee",
      "documenttype" : "pdf",
      "isattachment" : "5038839",
      "sysindexeddate" : 1651596741000,
      "permanentid" : "6b3c2f3f3aff143bae557558460e97ddfea3a4bcb489ebcd1b71b71f106d",
      "syslanguage" : [ "English" ],
      "itemid" : "60267cba2c40871302af4467",
      "transactionid" : 880518,
      "title" : "Arm Server Base Manageability Requirements 1.1 ",
      "date" : 1651596741000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0069:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1651596741067683924,
      "sysisattachment" : "5038839",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5038839,
      "size" : 941299,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60267cba2c40871302af4467",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1651596696828,
      "syssize" : 941299,
      "sysdate" : 1651596741000,
      "topparent" : "5038839",
      "label_version" : "1.1 (C)",
      "systopparentid" : 5038839,
      "content_description" : "This document is intended for SBSA[2]-compliant 64-bit Arm based servers. It provides a path to establish a common foundation for server management where common capabilities are standardized and differetiation truly valuable to the end-users are built on top.",
      "wordcount" : 1854,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SBMR", "Architectures|System Architecture|Software Standards" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SBMR" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1651596741000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60267cba2c40871302af4467",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1651596741067683924,
      "uri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Server Base Manageability Requirements 1.1",
    "Uri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60267cba2c40871302af4467",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0069/c/en/pdf/DEN0069C_SBMR_1.1.pdf",
    "Excerpt" : "ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... Arm may make changes to the ... THE DOCUMENT IN ANY PRODUCT CREATED BY LICENSEE UNDER THIS LICENCE).",
    "FirstSentences" : "Arm® Server Base Manageability Requirements 1.1 Platform Design Document Non-conﬁdential Copyright © 2021 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0069C Release ..."
  }, {
    "title" : "Authentication requirements for replicators",
    "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "excerpt" : "Authentication requirements for replicators ATB replicators do not require any inputs capable of disabling them. ... Authentication requirements for replicators CoreSight Components",
    "firstSentences" : "Authentication requirements for replicators ATB replicators do not require any inputs capable of disabling them. Authentication requirements for replicators CoreSight Components",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight Components Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
      "excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
      "firstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight Components Technical Reference Manual ",
        "document_number" : "ddi0314",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3494660",
        "sysurihash" : "zWtMð7wZM9YxH9rx",
        "urihash" : "zWtMð7wZM9YxH9rx",
        "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "systransactionid" : 863777,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1247184000000,
        "topparentid" : 3494660,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627484569000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085576000,
        "permanentid" : "a14d2e08abf23dfe6ea7f979bee58a23dd7bc43f81132b8b65764e62f49e",
        "syslanguage" : [ "English" ],
        "itemid" : "610171999ebe3a7dbd3a8002",
        "transactionid" : 863777,
        "title" : "CoreSight Components Technical Reference Manual ",
        "products" : [ "CoreSight Components" ],
        "date" : 1649085576000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0314:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085576567293202,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2638,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085429096,
        "syssize" : 2638,
        "sysdate" : 1649085576000,
        "haslayout" : "1",
        "topparent" : "3494660",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494660,
        "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
        "wordcount" : 202,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085576000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0314/h/?lang=en",
        "modified" : 1639043014000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085576567293202,
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight Components Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
      "Excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
      "FirstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Outgoing ATB interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "excerpt" : "Outgoing ATB interfaces The ATB replicator sends identical trace data on outgoing master port interfaces. ... Outgoing ATB interfaces CoreSight Components",
      "firstSentences" : "Outgoing ATB interfaces The ATB replicator sends identical trace data on outgoing master port interfaces. Outgoing ATB interfaces CoreSight Components",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Components Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "firstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight Components Technical Reference Manual ",
          "document_number" : "ddi0314",
          "document_version" : "h",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3494660",
          "sysurihash" : "zWtMð7wZM9YxH9rx",
          "urihash" : "zWtMð7wZM9YxH9rx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1247184000000,
          "topparentid" : 3494660,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627484569000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085576000,
          "permanentid" : "a14d2e08abf23dfe6ea7f979bee58a23dd7bc43f81132b8b65764e62f49e",
          "syslanguage" : [ "English" ],
          "itemid" : "610171999ebe3a7dbd3a8002",
          "transactionid" : 863777,
          "title" : "CoreSight Components Technical Reference Manual ",
          "products" : [ "CoreSight Components" ],
          "date" : 1649085576000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0314:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085576567293202,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2638,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085429096,
          "syssize" : 2638,
          "sysdate" : 1649085576000,
          "haslayout" : "1",
          "topparent" : "3494660",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494660,
          "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
          "wordcount" : 202,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085576000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0314/h/?lang=en",
          "modified" : 1639043014000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085576567293202,
          "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Components Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "Excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "FirstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Outgoing ATB interfaces ",
        "document_number" : "ddi0314",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3494660",
        "sysurihash" : "6s9Z37exrFKCceR5",
        "urihash" : "6s9Z37exrFKCceR5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
        "systransactionid" : 863780,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1247184000000,
        "topparentid" : 3494660,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627484569000,
        "sysconcepts" : "interfaces ; ATB ; outgoing ; trace data ; sends identical",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
        "attachmentparentid" : 3494660,
        "parentitem" : "610171999ebe3a7dbd3a8002",
        "concepts" : "interfaces ; ATB ; outgoing ; trace data ; sends identical",
        "documenttype" : "html",
        "isattachment" : "3494660",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085669000,
        "permanentid" : "9630389a02ab1bb5fe0d77ab4695e10cf98cd4725e88156e7b9045d703c0",
        "syslanguage" : [ "English" ],
        "itemid" : "6101719b9ebe3a7dbd3a8085",
        "transactionid" : 863780,
        "title" : "Outgoing ATB interfaces ",
        "products" : [ "CoreSight Components" ],
        "date" : 1649085669000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0314:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085669754176629,
        "sysisattachment" : "3494660",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494660,
        "size" : 150,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085429096,
        "syssize" : 150,
        "sysdate" : 1649085669000,
        "haslayout" : "1",
        "topparent" : "3494660",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494660,
        "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085669000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
        "modified" : 1639043014000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085669754176629,
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Outgoing ATB interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/About-the-ATB-replicator/Outgoing-ATB-interfaces",
      "Excerpt" : "Outgoing ATB interfaces The ATB replicator sends identical trace data on outgoing master port interfaces. ... Outgoing ATB interfaces CoreSight Components",
      "FirstSentences" : "Outgoing ATB interfaces The ATB replicator sends identical trace data on outgoing master port interfaces. Outgoing ATB interfaces CoreSight Components"
    }, {
      "title" : "TPIU CoreSight management registers",
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "excerpt" : "[8:6] ... 3'b010 FIFO size in powers of 2. ... A value of 2 gives a FIFO size of 4 entries, 16 bytes. ... [4:0] ... This value is used to assist topology detection of the ATB structure.",
      "firstSentences" : "TPIU CoreSight management registers The information given here is specific to the TPIU: Claim tags, 0xFA0 and 0xFA4 The TPIU implements a four-bit claim tag. The use of bits [3:0] is software ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Components Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "firstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight Components Technical Reference Manual ",
          "document_number" : "ddi0314",
          "document_version" : "h",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3494660",
          "sysurihash" : "zWtMð7wZM9YxH9rx",
          "urihash" : "zWtMð7wZM9YxH9rx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1247184000000,
          "topparentid" : 3494660,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627484569000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085576000,
          "permanentid" : "a14d2e08abf23dfe6ea7f979bee58a23dd7bc43f81132b8b65764e62f49e",
          "syslanguage" : [ "English" ],
          "itemid" : "610171999ebe3a7dbd3a8002",
          "transactionid" : 863777,
          "title" : "CoreSight Components Technical Reference Manual ",
          "products" : [ "CoreSight Components" ],
          "date" : 1649085576000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0314:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085576567293202,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2638,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085429096,
          "syssize" : 2638,
          "sysdate" : 1649085576000,
          "haslayout" : "1",
          "topparent" : "3494660",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494660,
          "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
          "wordcount" : 202,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085576000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0314/h/?lang=en",
          "modified" : 1639043014000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085576567293202,
          "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Components Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "Excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "FirstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TPIU CoreSight management registers ",
        "document_number" : "ddi0314",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3494660",
        "sysurihash" : "xiGhvR5MJJzN7ðno",
        "urihash" : "xiGhvR5MJJzN7ðno",
        "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
        "systransactionid" : 863774,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1247184000000,
        "topparentid" : 3494660,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627484569000,
        "sysconcepts" : "TPIU ; access mechanism ; Register ; PADDRDBG31 ; CoreSight ; multiplexing present ; ATB ; FIFO ; revision field ; trace sink ; topology detection ; security level ; memory maps ; functionality ; Authentication ; indicating",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
        "attachmentparentid" : 3494660,
        "parentitem" : "610171999ebe3a7dbd3a8002",
        "concepts" : "TPIU ; access mechanism ; Register ; PADDRDBG31 ; CoreSight ; multiplexing present ; ATB ; FIFO ; revision field ; trace sink ; topology detection ; security level ; memory maps ; functionality ; Authentication ; indicating",
        "documenttype" : "html",
        "isattachment" : "3494660",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085435000,
        "permanentid" : "ebc744af4f6a05b02563bb4ef69ba7a84ca90578017391676727787ec33a",
        "syslanguage" : [ "English" ],
        "itemid" : "6101719b9ebe3a7dbd3a80a6",
        "transactionid" : 863774,
        "title" : "TPIU CoreSight management registers ",
        "products" : [ "CoreSight Components" ],
        "date" : 1649085435000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0314:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085435547561316,
        "sysisattachment" : "3494660",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494660,
        "size" : 2227,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085428675,
        "syssize" : 2227,
        "sysdate" : 1649085435000,
        "haslayout" : "1",
        "topparent" : "3494660",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494660,
        "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
        "wordcount" : 179,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085435000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
        "modified" : 1639043014000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085435547561316,
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
        "syscollection" : "default"
      },
      "Title" : "TPIU CoreSight management registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/TPIU-CoreSight-management-registers",
      "Excerpt" : "[8:6] ... 3'b010 FIFO size in powers of 2. ... A value of 2 gives a FIFO size of 4 entries, 16 bytes. ... [4:0] ... This value is used to assist topology detection of the ATB structure.",
      "FirstSentences" : "TPIU CoreSight management registers The information given here is specific to the TPIU: Claim tags, 0xFA0 and 0xFA4 The TPIU implements a four-bit claim tag. The use of bits [3:0] is software ..."
    }, {
      "title" : "Current Port Size Register, 0x004",
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "excerpt" : "Current Port Size Register, 0x004 This register is read\\/write. ... The Current Port Size Register has the same format as the Supported Port Sizes register but only one bit is set, and all ...",
      "firstSentences" : "Current Port Size Register, 0x004 This register is read\\/write. The Current Port Size Register has the same format as the Supported Port Sizes register but only one bit is set, and all others must ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Components Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "firstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight Components Technical Reference Manual ",
          "document_number" : "ddi0314",
          "document_version" : "h",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3494660",
          "sysurihash" : "zWtMð7wZM9YxH9rx",
          "urihash" : "zWtMð7wZM9YxH9rx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1247184000000,
          "topparentid" : 3494660,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627484569000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085576000,
          "permanentid" : "a14d2e08abf23dfe6ea7f979bee58a23dd7bc43f81132b8b65764e62f49e",
          "syslanguage" : [ "English" ],
          "itemid" : "610171999ebe3a7dbd3a8002",
          "transactionid" : 863777,
          "title" : "CoreSight Components Technical Reference Manual ",
          "products" : [ "CoreSight Components" ],
          "date" : 1649085576000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0314:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085576567293202,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2638,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085429096,
          "syssize" : 2638,
          "sysdate" : 1649085576000,
          "haslayout" : "1",
          "topparent" : "3494660",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494660,
          "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
          "wordcount" : 202,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085576000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0314/h/?lang=en",
          "modified" : 1639043014000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085576567293202,
          "uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Components Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en",
        "Excerpt" : "Revision History Revision A 29 September 2004 First release for r0p0. ... Additional corrections and enhancements. ... CoreSight Components Technical Reference Manual CoreSight Components",
        "FirstSentences" : "CoreSight Components Technical Reference Manual Copyright 2004-2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Current Port Size Register, 0x004 ",
        "document_number" : "ddi0314",
        "document_version" : "h",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3494660",
        "sysurihash" : "GDlñ4TQfkXKgvrJ2",
        "urihash" : "GDlñ4TQfkXKgvrJ2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
        "systransactionid" : 863774,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1247184000000,
        "topparentid" : 3494660,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627484569000,
        "sysconcepts" : "port ; register ; formatter ; unpredictable behavior ; reads ; Writing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
        "attachmentparentid" : 3494660,
        "parentitem" : "610171999ebe3a7dbd3a8002",
        "concepts" : "port ; register ; formatter ; unpredictable behavior ; reads ; Writing",
        "documenttype" : "html",
        "isattachment" : "3494660",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085435000,
        "permanentid" : "12dd1c509ebe9fe8a0933a0bcbc0738f5b39ac0f474608f51c364795025d",
        "syslanguage" : [ "English" ],
        "itemid" : "6101719b9ebe3a7dbd3a80a9",
        "transactionid" : 863774,
        "title" : "Current Port Size Register, 0x004 ",
        "products" : [ "CoreSight Components" ],
        "date" : 1649085435000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0314:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085435803157103,
        "sysisattachment" : "3494660",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494660,
        "size" : 791,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085428645,
        "syssize" : 791,
        "sysdate" : 1649085435000,
        "haslayout" : "1",
        "topparent" : "3494660",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494660,
        "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
        "wordcount" : 82,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085435000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
        "modified" : 1639043014000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085435803157103,
        "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
        "syscollection" : "default"
      },
      "Title" : "Current Port Size Register, 0x004",
      "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/Trace-Port-Interface-Unit/Trace-port-control-registers/Current-Port-Size-Register--0x004",
      "Excerpt" : "Current Port Size Register, 0x004 This register is read\\/write. ... The Current Port Size Register has the same format as the Supported Port Sizes register but only one bit is set, and all ...",
      "FirstSentences" : "Current Port Size Register, 0x004 This register is read\\/write. The Current Port Size Register has the same format as the Supported Port Sizes register but only one bit is set, and all others must ..."
    } ],
    "totalNumberOfChildResults" : 227,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Authentication requirements for replicators ",
      "document_number" : "ddi0314",
      "document_version" : "h",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3494660",
      "sysurihash" : "gNXmZ4HocfcQV6Ut",
      "urihash" : "gNXmZ4HocfcQV6Ut",
      "sysuri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
      "systransactionid" : 863780,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1247184000000,
      "topparentid" : 3494660,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627484569000,
      "sysconcepts" : "replicators ; inputs capable ; Authentication requirements",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654" ],
      "attachmentparentid" : 3494660,
      "parentitem" : "610171999ebe3a7dbd3a8002",
      "concepts" : "replicators ; inputs capable ; Authentication requirements",
      "documenttype" : "html",
      "isattachment" : "3494660",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085669000,
      "permanentid" : "831328a6e80eba0324dd03e98bf4777aaca2cedac5fe4213adcfceb862e9",
      "syslanguage" : [ "English" ],
      "itemid" : "6101719b9ebe3a7dbd3a8089",
      "transactionid" : 863780,
      "title" : "Authentication requirements for replicators ",
      "products" : [ "CoreSight Components" ],
      "date" : 1649085669000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0314:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "Verification Engineers", "Software Developers", "Silicon Specialists", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085669838219750,
      "sysisattachment" : "3494660",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3494660,
      "size" : 177,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085429096,
      "syssize" : 177,
      "sysdate" : 1649085669000,
      "haslayout" : "1",
      "topparent" : "3494660",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3494660,
      "content_description" : "The CoreSight components provide a multi-core debug and trace solution with high bandwidth for whole systems, including trace and monitor of the system bus.",
      "wordcount" : 16,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "CoreSight Debug and Trace|CoreSight Components" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085669000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
      "modified" : 1639043014000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085669838219750,
      "uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
      "syscollection" : "default"
    },
    "Title" : "Authentication requirements for replicators",
    "Uri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0314/h/ATB-Replicator/Authentication-requirements-for-replicators?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0314/h/en/ATB-Replicator/Authentication-requirements-for-replicators",
    "Excerpt" : "Authentication requirements for replicators ATB replicators do not require any inputs capable of disabling them. ... Authentication requirements for replicators CoreSight Components",
    "FirstSentences" : "Authentication requirements for replicators ATB replicators do not require any inputs capable of disabling them. Authentication requirements for replicators CoreSight Components"
  }, {
    "title" : "Arm Musca-B1 Test Chip and Board",
    "uri" : "https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60af3cc5e022752339b44a4c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Copyright © 2018–2020 Arm Limited (or its affiliates). ... All rights reserved. ... Arm Limited.",
    "firstSentences" : "Arm® Musca-B1 Test Chip and Board Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101312_0000_02_en Arm® Musca-B1 Test Chip and Board Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Musca-B1 Test Chip and Board",
      "uri" : "https://developer.arm.com/documentation/101312/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101312/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101312/0000/en",
      "excerpt" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a ... Click Download to view. ... Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "firstSentences" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Musca-B1 Test Chip and Board ",
        "document_number" : "101312",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3467157",
        "sysurihash" : "gxBucM3AEkVñao0I",
        "urihash" : "gxBucM3AEkVñao0I",
        "sysuri" : "https://developer.arm.com/documentation/101312/0000/en",
        "systransactionid" : 863772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1622073600000,
        "topparentid" : 3467157,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622097093000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085307000,
        "permanentid" : "30fc84b1e7ab0613e0d1d4085922b7ec375f760ae201557604ae3434d1dd",
        "syslanguage" : [ "English" ],
        "itemid" : "60af3cc5e022752339b44a4a",
        "transactionid" : 863772,
        "title" : "Arm Musca-B1 Test Chip and Board ",
        "products" : [ "Musca-B Test Chip Board" ],
        "date" : 1649085307000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101312:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
        "audience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085307811371061,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 196,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085262313,
        "syssize" : 196,
        "sysdate" : 1649085307000,
        "haslayout" : "1",
        "topparent" : "3467157",
        "label_version" : "0000-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467157,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "The Technical Reference Manual (TRM) describes the functionality of the product. ",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085307000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101312/0000/?lang=en",
        "modified" : 1636975598000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085307811371061,
        "uri" : "https://developer.arm.com/documentation/101312/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Musca-B1 Test Chip and Board",
      "Uri" : "https://developer.arm.com/documentation/101312/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101312/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101312/0000/en",
      "Excerpt" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a ... Click Download to view. ... Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "FirstSentences" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board"
    },
    "childResults" : [ {
      "title" : "Arm Musca-B1 Test Chip and Board",
      "uri" : "https://developer.arm.com/documentation/101312/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101312/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101312/0000/en",
      "excerpt" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a ... Click Download to view. ... Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "firstSentences" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Musca-B1 Test Chip and Board ",
        "document_number" : "101312",
        "document_version" : "0000",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3467157",
        "sysurihash" : "gxBucM3AEkVñao0I",
        "urihash" : "gxBucM3AEkVñao0I",
        "sysuri" : "https://developer.arm.com/documentation/101312/0000/en",
        "systransactionid" : 863772,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1622073600000,
        "topparentid" : 3467157,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622097093000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085307000,
        "permanentid" : "30fc84b1e7ab0613e0d1d4085922b7ec375f760ae201557604ae3434d1dd",
        "syslanguage" : [ "English" ],
        "itemid" : "60af3cc5e022752339b44a4a",
        "transactionid" : 863772,
        "title" : "Arm Musca-B1 Test Chip and Board ",
        "products" : [ "Musca-B Test Chip Board" ],
        "date" : 1649085307000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101312:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
        "audience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085307811371061,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 196,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085262313,
        "syssize" : 196,
        "sysdate" : 1649085307000,
        "haslayout" : "1",
        "topparent" : "3467157",
        "label_version" : "0000-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467157,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "The Technical Reference Manual (TRM) describes the functionality of the product. ",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085307000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101312/0000/?lang=en",
        "modified" : 1636975598000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085307811371061,
        "uri" : "https://developer.arm.com/documentation/101312/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Musca-B1 Test Chip and Board",
      "Uri" : "https://developer.arm.com/documentation/101312/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101312/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101312/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101312/0000/en",
      "Excerpt" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a ... Click Download to view. ... Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board",
      "FirstSentences" : "Arm\\u00AE Musca-B1 Test Chip and Board Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Musca-B1 Test Chip and Board Musca-B Test Chip Board"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Musca-B1 Test Chip and Board ",
      "document_number" : "101312",
      "document_version" : "0000",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3467157",
      "sysauthor" : "ARM",
      "sysurihash" : "SqT5Ldyo7eBJðJAW",
      "urihash" : "SqT5Ldyo7eBJðJAW",
      "sysuri" : "https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
      "keywords" : "System Design, Hardware Platforms, Boards, Musca B1",
      "systransactionid" : 863772,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1622073600000,
      "topparentid" : 3467157,
      "numberofpages" : 213,
      "sysconcepts" : "registers ; usage constraints ; test chip ; musca ; B1 test ; CryptoIsland ; base memory ; assignments ; registers summary ; software workaround ; Related information ; Location of components ; subsections ; subsystems ; floating nodes ; input multiplexers",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b271e" ],
      "attachmentparentid" : 3467157,
      "parentitem" : "60af3cc5e022752339b44a4a",
      "concepts" : "registers ; usage constraints ; test chip ; musca ; B1 test ; CryptoIsland ; base memory ; assignments ; registers summary ; software workaround ; Related information ; Location of components ; subsections ; subsystems ; floating nodes ; input multiplexers",
      "documenttype" : "pdf",
      "isattachment" : "3467157",
      "sysindexeddate" : 1649085309000,
      "permanentid" : "405c90ab90ee93fb292af1486244769d57f1bbbc860b38d1d3c33c468cf9",
      "syslanguage" : [ "English" ],
      "itemid" : "60af3cc5e022752339b44a4c",
      "transactionid" : 863772,
      "title" : "Arm Musca-B1 Test Chip and Board ",
      "subject" : "This book describes the Arm® Musca‑B1 test chip and board.",
      "date" : 1649085309000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101312:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
      "audience" : [ "Hardware Engineers", "Firmware Engineers", "Software Developers", "Application Developers", "Embedded Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085309230591837,
      "sysisattachment" : "3467157",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3467157,
      "size" : 1373477,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60af3cc5e022752339b44a4c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085263636,
      "syssubject" : "This book describes the Arm® Musca‑B1 test chip and board.",
      "syssize" : 1373477,
      "sysdate" : 1649085309000,
      "topparent" : "3467157",
      "author" : "ARM",
      "label_version" : "0000-02",
      "systopparentid" : 3467157,
      "content_description" : "The Technical Reference Manual (TRM) describes the functionality of the product. ",
      "wordcount" : 3069,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Musca-B Test Chip Board" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085309000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60af3cc5e022752339b44a4c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085309230591837,
      "uri" : "https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Musca-B1 Test Chip and Board",
    "Uri" : "https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60af3cc5e022752339b44a4c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101312/0000/en/pdf/musca_b1_trm_101312_0000_02_en.pdf",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Copyright © 2018–2020 Arm Limited (or its affiliates). ... All rights reserved. ... Arm Limited.",
    "FirstSentences" : "Arm® Musca-B1 Test Chip and Board Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101312_0000_02_en Arm® Musca-B1 Test Chip and Board Technical ..."
  }, {
    "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f905fedf86e16515cdc25e2",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ... ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. ... This document consists solely of commercial items.",
    "firstSentences" : "Arm® Cortex®-R52 Processor Revision: r1p3 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100026_0103_00_en Arm® Cortex®-R52 Processor",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100026/0103/en",
      "printableUri" : "https://developer.arm.com/documentation/100026/0103/en",
      "clickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
        "document_number" : "100026",
        "document_version" : "0103",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5035168",
        "sysurihash" : "cFj8gJyjJMQbfleð",
        "urihash" : "cFj8gJyjJMQbfleð",
        "sysuri" : "https://developer.arm.com/documentation/100026/0103/en",
        "systransactionid" : 905448,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595970165000,
        "topparentid" : 5035168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603297254000,
        "sysconcepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
        "concepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655720873000,
        "permanentid" : "6e4c1d441bdf94e8a37429c0f55e9bbedc3352fee9586fd12ec4ec98361c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f905fe6f86e16515cdc2351",
        "transactionid" : 905448,
        "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
        "products" : [ "Cortex-R52" ],
        "date" : 1655720871000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100026:0103:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655720871417223279,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655720845138,
        "syssize" : 4522,
        "sysdate" : 1655720871000,
        "haslayout" : "1",
        "topparent" : "5035168",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5035168,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 303,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655720873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100026/0103/?lang=en",
        "modified" : 1655720832000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655720871417223279,
        "uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100026/0103/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en",
      "ClickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100026/0103/en",
      "printableUri" : "https://developer.arm.com/documentation/100026/0103/en",
      "clickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
        "document_number" : "100026",
        "document_version" : "0103",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5035168",
        "sysurihash" : "cFj8gJyjJMQbfleð",
        "urihash" : "cFj8gJyjJMQbfleð",
        "sysuri" : "https://developer.arm.com/documentation/100026/0103/en",
        "systransactionid" : 905448,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595970165000,
        "topparentid" : 5035168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603297254000,
        "sysconcepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
        "concepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655720873000,
        "permanentid" : "6e4c1d441bdf94e8a37429c0f55e9bbedc3352fee9586fd12ec4ec98361c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f905fe6f86e16515cdc2351",
        "transactionid" : 905448,
        "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
        "products" : [ "Cortex-R52" ],
        "date" : 1655720871000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100026:0103:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655720871417223279,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655720845138,
        "syssize" : 4522,
        "sysdate" : 1655720871000,
        "haslayout" : "1",
        "topparent" : "5035168",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5035168,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 303,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655720873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100026/0103/?lang=en",
        "modified" : 1655720832000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655720871417223279,
        "uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100026/0103/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en",
      "ClickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "The debug model",
      "uri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "printableUri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "clickUri" : "https://developer.arm.com/documentation/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "excerpt" : "In Debug state: The processor does not fetch instructions from memory, but from a ... Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESETx. ... The debug model Cortex-R52",
      "firstSentences" : "11.1.3 The debug model The debug logic of the processor is responsible for generating debug events. Debug events include events such as a breakpoint unit matching the address of an instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "printableUri" : "https://developer.arm.com/documentation/100026/0103/en",
        "clickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
          "document_number" : "100026",
          "document_version" : "0103",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5035168",
          "sysurihash" : "cFj8gJyjJMQbfleð",
          "urihash" : "cFj8gJyjJMQbfleð",
          "sysuri" : "https://developer.arm.com/documentation/100026/0103/en",
          "systransactionid" : 905448,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595970165000,
          "topparentid" : 5035168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603297254000,
          "sysconcepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
          "concepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655720873000,
          "permanentid" : "6e4c1d441bdf94e8a37429c0f55e9bbedc3352fee9586fd12ec4ec98361c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f905fe6f86e16515cdc2351",
          "transactionid" : 905448,
          "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R52" ],
          "date" : 1655720871000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100026:0103:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655720871417223279,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4522,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655720845138,
          "syssize" : 4522,
          "sysdate" : 1655720871000,
          "haslayout" : "1",
          "topparent" : "5035168",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5035168,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 303,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655720873000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100026/0103/?lang=en",
          "modified" : 1655720832000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655720871417223279,
          "uri" : "https://developer.arm.com/documentation/100026/0103/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en",
        "ClickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The debug model ",
        "document_number" : "100026",
        "document_version" : "0103",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5035168",
        "sysurihash" : "KVsLI5YkwDlXkQDU",
        "urihash" : "KVsLI5YkwDlXkQDU",
        "sysuri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
        "systransactionid" : 905448,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595970165000,
        "topparentid" : 5035168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603297254000,
        "sysconcepts" : "R52 processor ; instructions ; exceptions ; Cortex ; registers ; basis ; breakpoint ; external halting ; causes entry ; Supplement Armv8 ; powerup reset ; operating conditions ; exclusive monitor ; architecture profile ; nCPUPORESETx ; configuration",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
        "attachmentparentid" : 5035168,
        "parentitem" : "5f905fe6f86e16515cdc2351",
        "concepts" : "R52 processor ; instructions ; exceptions ; Cortex ; registers ; basis ; breakpoint ; external halting ; causes entry ; Supplement Armv8 ; powerup reset ; operating conditions ; exclusive monitor ; architecture profile ; nCPUPORESETx ; configuration",
        "documenttype" : "html",
        "isattachment" : "5035168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655720873000,
        "permanentid" : "a26fe6cd12c2f0165c03bfd5fc147ef69878f7cccc3799645f7a66694340",
        "syslanguage" : [ "English" ],
        "itemid" : "5f905fe9f86e16515cdc2479",
        "transactionid" : 905448,
        "title" : "The debug model ",
        "products" : [ "Cortex-R52" ],
        "date" : 1655720871000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100026:0103:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655720871375512122,
        "sysisattachment" : "5035168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5035168,
        "size" : 2667,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655720845057,
        "syssize" : 2667,
        "sysdate" : 1655720871000,
        "haslayout" : "1",
        "topparent" : "5035168",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5035168,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655720873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
        "modified" : 1655720832000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655720871375512122,
        "uri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
        "syscollection" : "default"
      },
      "Title" : "The debug model",
      "Uri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "ClickUri" : "https://developer.arm.com/documentation/100026/0103/Debug/About-Debug/The-debug-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/Debug/About-Debug/The-debug-model",
      "Excerpt" : "In Debug state: The processor does not fetch instructions from memory, but from a ... Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESETx. ... The debug model Cortex-R52",
      "FirstSentences" : "11.1.3 The debug model The debug logic of the processor is responsible for generating debug events. Debug events include events such as a breakpoint unit matching the address of an instruction ..."
    }, {
      "title" : "Cross trigger register summary",
      "uri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "excerpt" : "13.4 Cross trigger register summary This section describes the registers for each CTI in the Cortex -R52 ... These registers are accessed through the memory-mapped interface or the external ...",
      "firstSentences" : "13.4 Cross trigger register summary This section describes the registers for each CTI in the Cortex -R52 processor. These registers are accessed through the memory-mapped interface or the external ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R52 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "printableUri" : "https://developer.arm.com/documentation/100026/0103/en",
        "clickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
          "document_number" : "100026",
          "document_version" : "0103",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5035168",
          "sysurihash" : "cFj8gJyjJMQbfleð",
          "urihash" : "cFj8gJyjJMQbfleð",
          "sysuri" : "https://developer.arm.com/documentation/100026/0103/en",
          "systransactionid" : 905448,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595970165000,
          "topparentid" : 5035168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603297254000,
          "sysconcepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
          "concepts" : "Non-Confidential First ; r1p1 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655720873000,
          "permanentid" : "6e4c1d441bdf94e8a37429c0f55e9bbedc3352fee9586fd12ec4ec98361c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f905fe6f86e16515cdc2351",
          "transactionid" : 905448,
          "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R52" ],
          "date" : 1655720871000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100026:0103:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655720871417223279,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4522,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655720845138,
          "syssize" : 4522,
          "sysdate" : 1655720871000,
          "haslayout" : "1",
          "topparent" : "5035168",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5035168,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 303,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655720873000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100026/0103/?lang=en",
          "modified" : 1655720832000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655720871417223279,
          "uri" : "https://developer.arm.com/documentation/100026/0103/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100026/0103/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en",
        "ClickUri" : "https://developer.arm.com/documentation/100026/0103/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R52 Processor Technical Reference Manual Revision r1p3 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cross trigger register summary ",
        "document_number" : "100026",
        "document_version" : "0103",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5035168",
        "sysurihash" : "GqñYAH2IAxqkbJyH",
        "urihash" : "GqñYAH2IAxqkbJyH",
        "sysuri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
        "systransactionid" : 905448,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595970165000,
        "topparentid" : 5035168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603297254000,
        "sysconcepts" : "trigger registers ; CTI ; R52 processor ; Cortex ; interface ; software lock ; accesses ; PADDRDBG31 ; permissions ; Output Channel ; driven HIGH ; Specification v2",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
        "attachmentparentid" : 5035168,
        "parentitem" : "5f905fe6f86e16515cdc2351",
        "concepts" : "trigger registers ; CTI ; R52 processor ; Cortex ; interface ; software lock ; accesses ; PADDRDBG31 ; permissions ; Output Channel ; driven HIGH ; Specification v2",
        "documenttype" : "html",
        "isattachment" : "5035168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655720873000,
        "permanentid" : "153eaaec2dd7d15f04b41a457492765669ccce9d28d752334566f51e76f7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f905feaf86e16515cdc24b3",
        "transactionid" : 905448,
        "title" : "Cross trigger register summary ",
        "products" : [ "Cortex-R52" ],
        "date" : 1655720871000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100026:0103:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655720871316198582,
        "sysisattachment" : "5035168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5035168,
        "size" : 3477,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655720845088,
        "syssize" : 3477,
        "sysdate" : 1655720871000,
        "haslayout" : "1",
        "topparent" : "5035168",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5035168,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 226,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655720873000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
        "modified" : 1655720832000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655720871316198582,
        "uri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
        "syscollection" : "default"
      },
      "Title" : "Cross trigger register summary",
      "Uri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/100026/0103/Cross-Trigger/Cross-trigger-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/Cross-Trigger/Cross-trigger-register-summary",
      "Excerpt" : "13.4 Cross trigger register summary This section describes the registers for each CTI in the Cortex -R52 ... These registers are accessed through the memory-mapped interface or the external ...",
      "FirstSentences" : "13.4 Cross trigger register summary This section describes the registers for each CTI in the Cortex -R52 processor. These registers are accessed through the memory-mapped interface or the external ..."
    } ],
    "totalNumberOfChildResults" : 563,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-R52 Processor Technical Reference Manual ",
      "document_number" : "100026",
      "document_version" : "0103",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5035168",
      "sysauthor" : "ARM",
      "sysurihash" : "ð0mtqQ4ðGX7Mð5kM",
      "urihash" : "ð0mtqQ4ðGX7Mð5kM",
      "sysuri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
      "keywords" : "Real-Time, Cortex-R, Cortex-R52",
      "systransactionid" : 905448,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595970165000,
      "topparentid" : 5035168,
      "numberofpages" : 694,
      "sysconcepts" : "registers ; assignments ; Usage constraints ; build configurations ; instructions ; R52 processor ; reset ; configurations ; interfaces ; traps ; Hyp mode ; cores ; exceptions ; CPU interfaces ; accesses ; Advanced SIMD",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
      "attachmentparentid" : 5035168,
      "parentitem" : "5f905fe6f86e16515cdc2351",
      "concepts" : "registers ; assignments ; Usage constraints ; build configurations ; instructions ; R52 processor ; reset ; configurations ; interfaces ; traps ; Hyp mode ; cores ; exceptions ; CPU interfaces ; accesses ; Advanced SIMD",
      "documenttype" : "pdf",
      "isattachment" : "5035168",
      "sysindexeddate" : 1655720873000,
      "permanentid" : "af5eda39a7dc5ecabcea2ef4c31eb43cc972a2c6803c912243f0a61ca823",
      "syslanguage" : [ "English" ],
      "itemid" : "5f905fedf86e16515cdc25e2",
      "transactionid" : 905448,
      "title" : "Arm Cortex-R52 Processor Technical Reference Manual ",
      "subject" : "This book is for the Cortex-R52 processor.",
      "date" : 1655720872000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100026:0103:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655720872061865944,
      "sysisattachment" : "5035168",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5035168,
      "size" : 4125273,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f905fedf86e16515cdc25e2",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655720852149,
      "syssubject" : "This book is for the Cortex-R52 processor.",
      "syssize" : 4125273,
      "sysdate" : 1655720872000,
      "topparent" : "5035168",
      "author" : "ARM",
      "label_version" : "r1p3",
      "systopparentid" : 5035168,
      "content_description" : "This manual is for the Cortex-R52 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
      "wordcount" : 6852,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655720873000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f905fedf86e16515cdc25e2",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655720872061865944,
      "uri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-R52 Processor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f905fedf86e16515cdc25e2",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100026/0103/en/pdf/arm_cortex_r52_technical_reference_manual_100026_0103_00_en.pdf",
    "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ... ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. ... This document consists solely of commercial items.",
    "FirstSentences" : "Arm® Cortex®-R52 Processor Revision: r1p3 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100026_0103_00_en Arm® Cortex®-R52 Processor"
  }, {
    "title" : "Syncbridge",
    "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/ETM-trace-unit-functional-description/Syncbridge",
    "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/ETM-trace-unit-functional-description/Syncbridge",
    "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/ETM-trace-unit-functional-description/Syncbridge?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/ETM-trace-unit-functional-description/Syncbridge",
    "excerpt" : "Syncbridge The ATB interface from the trace out block goes through an ATB synchronous bridge. ... Syncbridge Cortex-A53",
    "firstSentences" : "Syncbridge The ATB interface from the trace out block goes through an ATB synchronous bridge. Syncbridge Cortex-A53",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
      "excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
        "document_number" : "ddi0500",
        "document_version" : "j",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4938566",
        "sysurihash" : "7U2FgFW4p6vtixjF",
        "urihash" : "7U2FgFW4p6vtixjF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531993913000,
        "topparentid" : 4938566,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614856985000,
        "sysconcepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "concepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148706000,
        "permanentid" : "d94dd5465ca2c2e0ab8ec33c11d9973497b6874acd5db00449492e5934bb",
        "syslanguage" : [ "English" ],
        "itemid" : "6040c319ee937942ba3012e5",
        "transactionid" : 864256,
        "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-A53" ],
        "date" : 1649148706000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "ddi0500:j:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148706349161271,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2248,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148625254,
        "syssize" : 2248,
        "sysdate" : 1649148706000,
        "haslayout" : "1",
        "topparent" : "4938566",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4938566,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
        "wordcount" : 173,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148706000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0500/j/?lang=en",
        "modified" : 1648226729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148706349161271,
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
      "Excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Power management",
      "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/Power-management",
      "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/Power-management",
      "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/Functional-Description/Power-management?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/Power-management",
      "excerpt" : "Power management The Cortex-A53 processor provides mechanisms and support to control ... The individual cores in the Cortex-A53 processor support four main levels of power ... Power modes.",
      "firstSentences" : "Power management The Cortex-A53 processor provides mechanisms and support to control both dynamic and static power dissipation. The individual cores in the Cortex-A53 processor support four main ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
        "excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0500",
          "document_version" : "j",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4938566",
          "sysurihash" : "7U2FgFW4p6vtixjF",
          "urihash" : "7U2FgFW4p6vtixjF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en",
          "systransactionid" : 864256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531993913000,
          "topparentid" : 4938566,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614856985000,
          "sysconcepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
          "concepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148706000,
          "permanentid" : "d94dd5465ca2c2e0ab8ec33c11d9973497b6874acd5db00449492e5934bb",
          "syslanguage" : [ "English" ],
          "itemid" : "6040c319ee937942ba3012e5",
          "transactionid" : 864256,
          "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A53" ],
          "date" : 1649148706000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "ddi0500:j:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148706349161271,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2248,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148625254,
          "syssize" : 2248,
          "sysdate" : 1649148706000,
          "haslayout" : "1",
          "topparent" : "4938566",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4938566,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
          "wordcount" : 173,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
          "document_revision" : "j",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0500/j/?lang=en",
          "modified" : 1648226729000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148706349161271,
          "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
        "Excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Power management ",
        "document_number" : "ddi0500",
        "document_version" : "j",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4938566",
        "sysurihash" : "Sj2eJNgcQ8Tz84XS",
        "urihash" : "Sj2eJNgcQ8Tz84XS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/Power-management",
        "systransactionid" : 857915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531993913000,
        "topparentid" : 4938566,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614856985000,
        "sysconcepts" : "A53 processor ; power management ; Cortex ; individual cores ; mechanisms",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "attachmentparentid" : 4938566,
        "parentitem" : "6040c319ee937942ba3012e5",
        "concepts" : "A53 processor ; power management ; Cortex ; individual cores ; mechanisms",
        "documenttype" : "html",
        "isattachment" : "4938566",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648226794000,
        "permanentid" : "804ad639c8dda89b2b75d1792da690ac94081bf1586d5e27dd5b02959fd4",
        "syslanguage" : [ "English" ],
        "itemid" : "6040c31aee937942ba30131c",
        "transactionid" : 857915,
        "title" : "Power management ",
        "products" : [ "Cortex-A53" ],
        "date" : 1648226794000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "ddi0500:j:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648226794310258290,
        "sysisattachment" : "4938566",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4938566,
        "size" : 390,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Functional-Description/Power-management?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648226736212,
        "syssize" : 390,
        "sysdate" : 1648226794000,
        "haslayout" : "1",
        "topparent" : "4938566",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4938566,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648226794000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Functional-Description/Power-management?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0500/j/Functional-Description/Power-management?lang=en",
        "modified" : 1648226729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648226794310258290,
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/Power-management",
        "syscollection" : "default"
      },
      "Title" : "Power management",
      "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/Power-management",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/Power-management",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/Functional-Description/Power-management?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/Power-management",
      "Excerpt" : "Power management The Cortex-A53 processor provides mechanisms and support to control ... The individual cores in the Cortex-A53 processor support four main levels of power ... Power modes.",
      "FirstSentences" : "Power management The Cortex-A53 processor provides mechanisms and support to control both dynamic and static power dissipation. The individual cores in the Cortex-A53 processor support four main ..."
    }, {
      "title" : "Programming and reading ETM trace unit registers",
      "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Programming-and-reading-ETM-trace-unit-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Programming-and-reading-ETM-trace-unit-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Programming-and-reading-ETM-trace-unit-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Programming-and-reading-ETM-trace-unit-registers",
      "excerpt" : "Programming and reading ETM trace unit registers You program and read the ETM trace unit registers using the Debug APB ... This provides a direct method of programming the ETM trace unit.",
      "firstSentences" : "Programming and reading ETM trace unit registers You program and read the ETM trace unit registers using the Debug APB interface. This provides a direct method of programming the ETM trace unit.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
        "excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0500",
          "document_version" : "j",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4938566",
          "sysurihash" : "7U2FgFW4p6vtixjF",
          "urihash" : "7U2FgFW4p6vtixjF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en",
          "systransactionid" : 864256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531993913000,
          "topparentid" : 4938566,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614856985000,
          "sysconcepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
          "concepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148706000,
          "permanentid" : "d94dd5465ca2c2e0ab8ec33c11d9973497b6874acd5db00449492e5934bb",
          "syslanguage" : [ "English" ],
          "itemid" : "6040c319ee937942ba3012e5",
          "transactionid" : 864256,
          "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A53" ],
          "date" : 1649148706000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "ddi0500:j:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148706349161271,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2248,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148625254,
          "syssize" : 2248,
          "sysdate" : 1649148706000,
          "haslayout" : "1",
          "topparent" : "4938566",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4938566,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
          "wordcount" : 173,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
          "document_revision" : "j",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0500/j/?lang=en",
          "modified" : 1648226729000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148706349161271,
          "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
        "Excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Programming and reading ETM trace unit registers ",
        "document_number" : "ddi0500",
        "document_version" : "j",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4938566",
        "sysurihash" : "iAgG4mszL98WvJps",
        "urihash" : "iAgG4mszL98WvJps",
        "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Programming-and-reading-ETM-trace-unit-registers",
        "systransactionid" : 857915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1531993913000,
        "topparentid" : 4938566,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614856985000,
        "sysconcepts" : "trace unit ; direct method ; APB interface ; Programming",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "attachmentparentid" : 4938566,
        "parentitem" : "6040c319ee937942ba3012e5",
        "concepts" : "trace unit ; direct method ; APB interface ; Programming",
        "documenttype" : "html",
        "isattachment" : "4938566",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648226794000,
        "permanentid" : "f69eb5d4e77c955d5f455fd57cbd36905057bd677e49efcf42e72098a32b",
        "syslanguage" : [ "English" ],
        "itemid" : "6040c31eee937942ba3014ae",
        "transactionid" : 857915,
        "title" : "Programming and reading ETM trace unit registers ",
        "products" : [ "Cortex-A53" ],
        "date" : 1648226794000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "ddi0500:j:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648226794271260553,
        "sysisattachment" : "4938566",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4938566,
        "size" : 254,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Programming-and-reading-ETM-trace-unit-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648226736229,
        "syssize" : 254,
        "sysdate" : 1648226794000,
        "haslayout" : "1",
        "topparent" : "4938566",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4938566,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648226794000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Programming-and-reading-ETM-trace-unit-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0500/j/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Programming-and-reading-ETM-trace-unit-registers?lang=en",
        "modified" : 1648226729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648226794271260553,
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Programming-and-reading-ETM-trace-unit-registers",
        "syscollection" : "default"
      },
      "Title" : "Programming and reading ETM trace unit registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Programming-and-reading-ETM-trace-unit-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Programming-and-reading-ETM-trace-unit-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Programming-and-reading-ETM-trace-unit-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/Modes-of-operation-and-execution/Programming-and-reading-ETM-trace-unit-registers",
      "Excerpt" : "Programming and reading ETM trace unit registers You program and read the ETM trace unit registers using the Debug APB ... This provides a direct method of programming the ETM trace unit.",
      "FirstSentences" : "Programming and reading ETM trace unit registers You program and read the ETM trace unit registers using the Debug APB interface. This provides a direct method of programming the ETM trace unit."
    }, {
      "title" : "Cryptography Extension",
      "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/About-the-Cortex-A53-processor-functions/Cryptography-Extension",
      "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/About-the-Cortex-A53-processor-functions/Cryptography-Extension",
      "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/Functional-Description/About-the-Cortex-A53-processor-functions/Cryptography-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/About-the-Cortex-A53-processor-functions/Cryptography-Extension",
      "excerpt" : "Cryptography Extension The optional Cortex-A53 MPCore Cryptography Extension supports the Armv8 ... The Cryptography Extension adds new A64, A32, and T32 instructions to Advanced SIMD that ...",
      "firstSentences" : "Cryptography Extension The optional Cortex-A53 MPCore Cryptography Extension supports the Armv8 Cryptography Extensions. The Cryptography Extension adds new A64, A32, and T32 instructions to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
        "excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0500",
          "document_version" : "j",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4938566",
          "sysurihash" : "7U2FgFW4p6vtixjF",
          "urihash" : "7U2FgFW4p6vtixjF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en",
          "systransactionid" : 864256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531993913000,
          "topparentid" : 4938566,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614856985000,
          "sysconcepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
          "concepts" : "proprietary notice ; Arm ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148706000,
          "permanentid" : "d94dd5465ca2c2e0ab8ec33c11d9973497b6874acd5db00449492e5934bb",
          "syslanguage" : [ "English" ],
          "itemid" : "6040c319ee937942ba3012e5",
          "transactionid" : 864256,
          "title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A53" ],
          "date" : 1649148706000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "ddi0500:j:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148706349161271,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2248,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148625254,
          "syssize" : 2248,
          "sysdate" : 1649148706000,
          "haslayout" : "1",
          "topparent" : "4938566",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4938566,
          "navigationhierarchiescategories" : [ "IoT" ],
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
          "wordcount" : 173,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
          "document_revision" : "j",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0500/j/?lang=en",
          "modified" : 1648226729000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148706349161271,
          "uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en",
        "Excerpt" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, ... All rights reserved. ... Arm shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "Arm Cortex-A53 MPCore Processor Technical Reference Manual Copyright 2013-2014, 2016, 2018 Arm. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cryptography Extension ",
        "document_number" : "ddi0500",
        "document_version" : "j",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4938566",
        "sysurihash" : "uny4grGðeIWG1zqh",
        "urihash" : "uny4grGðeIWG1zqh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/About-the-Cortex-A53-processor-functions/Cryptography-Extension",
        "systransactionid" : 857915,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531993913000,
        "topparentid" : 4938566,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614856985000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "attachmentparentid" : 4938566,
        "parentitem" : "6040c319ee937942ba3012e5",
        "documenttype" : "html",
        "isattachment" : "4938566",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648226794000,
        "permanentid" : "66ca1469a438096dd0bf4e02b8840a0bbb5b432ecd7905ab7fd74d1e8c49",
        "syslanguage" : [ "English" ],
        "itemid" : "6040c319ee937942ba301309",
        "transactionid" : 857915,
        "title" : "Cryptography Extension ",
        "products" : [ "Cortex-A53" ],
        "date" : 1648226794000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "ddi0500:j:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648226794238275982,
        "sysisattachment" : "4938566",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4938566,
        "size" : 605,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Functional-Description/About-the-Cortex-A53-processor-functions/Cryptography-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648226736229,
        "syssize" : 605,
        "sysdate" : 1648226794000,
        "haslayout" : "1",
        "topparent" : "4938566",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4938566,
        "navigationhierarchiescategories" : [ "IoT" ],
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648226794000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Functional-Description/About-the-Cortex-A53-processor-functions/Cryptography-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0500/j/Functional-Description/About-the-Cortex-A53-processor-functions/Cryptography-Extension?lang=en",
        "modified" : 1648226729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648226794238275982,
        "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/About-the-Cortex-A53-processor-functions/Cryptography-Extension",
        "syscollection" : "default"
      },
      "Title" : "Cryptography Extension",
      "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/About-the-Cortex-A53-processor-functions/Cryptography-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/About-the-Cortex-A53-processor-functions/Cryptography-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/Functional-Description/About-the-Cortex-A53-processor-functions/Cryptography-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Functional-Description/About-the-Cortex-A53-processor-functions/Cryptography-Extension",
      "Excerpt" : "Cryptography Extension The optional Cortex-A53 MPCore Cryptography Extension supports the Armv8 ... The Cryptography Extension adds new A64, A32, and T32 instructions to Advanced SIMD that ...",
      "FirstSentences" : "Cryptography Extension The optional Cortex-A53 MPCore Cryptography Extension supports the Armv8 Cryptography Extensions. The Cryptography Extension adds new A64, A32, and T32 instructions to ..."
    } ],
    "totalNumberOfChildResults" : 554,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Syncbridge ",
      "document_number" : "ddi0500",
      "document_version" : "j",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4938566",
      "sysurihash" : "Rpb1x4fSWDqz4HB9",
      "urihash" : "Rpb1x4fSWDqz4HB9",
      "sysuri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/ETM-trace-unit-functional-description/Syncbridge",
      "systransactionid" : 857915,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1531993913000,
      "topparentid" : 4938566,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614856985000,
      "sysconcepts" : "ATB ; synchronous bridge ; trace",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
      "attachmentparentid" : 4938566,
      "parentitem" : "6040c319ee937942ba3012e5",
      "concepts" : "ATB ; synchronous bridge ; trace",
      "documenttype" : "html",
      "isattachment" : "4938566",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648226794000,
      "permanentid" : "feedfe379a1965420c75ab51f36695a1ae679542d6f0717200e7d32bc3cc",
      "syslanguage" : [ "English" ],
      "itemid" : "6040c31eee937942ba3014aa",
      "transactionid" : 857915,
      "title" : "Syncbridge ",
      "products" : [ "Cortex-A53" ],
      "date" : 1648226794000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "ddi0500:j:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648226794351182493,
      "sysisattachment" : "4938566",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4938566,
      "size" : 115,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/ETM-trace-unit-functional-description/Syncbridge?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648226736229,
      "syssize" : 115,
      "sysdate" : 1648226794000,
      "haslayout" : "1",
      "topparent" : "4938566",
      "label_version" : "r0p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4938566,
      "navigationhierarchiescategories" : [ "IoT" ],
      "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-A53 MPCore processor.",
      "wordcount" : 15,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
      "document_revision" : "j",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648226794000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/ETM-trace-unit-functional-description/Syncbridge?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0500/j/Embedded-Trace-Macrocell/ETM-trace-unit-functional-description/Syncbridge?lang=en",
      "modified" : 1648226729000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648226794351182493,
      "uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/ETM-trace-unit-functional-description/Syncbridge",
      "syscollection" : "default"
    },
    "Title" : "Syncbridge",
    "Uri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/ETM-trace-unit-functional-description/Syncbridge",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/ETM-trace-unit-functional-description/Syncbridge",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0500/j/Embedded-Trace-Macrocell/ETM-trace-unit-functional-description/Syncbridge?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0500/j/en/Embedded-Trace-Macrocell/ETM-trace-unit-functional-description/Syncbridge",
    "Excerpt" : "Syncbridge The ATB interface from the trace out block goes through an ATB synchronous bridge. ... Syncbridge Cortex-A53",
    "FirstSentences" : "Syncbridge The ATB interface from the trace out block goes through an ATB synchronous bridge. Syncbridge Cortex-A53"
  }, {
    "title" : "Hardware Description",
    "uri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en/hardware-description",
    "excerpt" : "Chapter 2. ... Hardware Description This chapter describes the LogicTile Express 20MG, V2F-1XV7, ... It contains the following sections: Overview of the daughterboard hardware. ... Resets.",
    "firstSentences" : "Chapter 2. Hardware Description This chapter describes the LogicTile Express 20MG, V2F-1XV7, daughterboard hardware. It contains the following sections: Overview of the daughterboard hardware.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM LogicTile Express 20MG Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0498/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en",
      "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 12 October 2012 First release Revision B 31 March 2013 Second release ...",
      "firstSentences" : "ARM LogicTile Express 20MG Technical Reference Manual V2F-1XV7 Copyright 2012-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM LogicTile Express 20MG Technical Reference Manual ",
        "document_number" : "ddi0498",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3523098",
        "sysurihash" : "4ð2KfER5lðX6NxMQ",
        "urihash" : "4ð2KfER5lðX6NxMQ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1400856088000,
        "topparentid" : 3523098,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526241000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084706000,
        "permanentid" : "507fc5e499ff609bd71e2493465a88d4b93d02193392281944d498180750",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9078218259fe2368e2acfd",
        "transactionid" : 863762,
        "title" : "ARM LogicTile Express 20MG Technical Reference Manual ",
        "products" : [ "Logictile Express", "FPGA" ],
        "date" : 1649084706000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0498:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084706148693700,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3129,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084626128,
        "syssize" : 3129,
        "sysdate" : 1649084706000,
        "haslayout" : "1",
        "topparent" : "3523098",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523098,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM LogicTile Express 20MG, V2F-1XV7, daughterboard.",
        "wordcount" : 244,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084706000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0498/d/?lang=en",
        "modified" : 1647597435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084706148693700,
        "uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM LogicTile Express 20MG Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0498/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en",
      "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 12 October 2012 First release Revision B 31 March 2013 Second release ...",
      "FirstSentences" : "ARM LogicTile Express 20MG Technical Reference Manual V2F-1XV7 Copyright 2012-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "SCC Serial Configuration Controller",
      "uri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/daughterboard-configuration-controller-fpga-serial-interface/scc-serial-configuration-controller",
      "printableUri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/daughterboard-configuration-controller-fpga-serial-interface/scc-serial-configuration-controller",
      "clickUri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/daughterboard-configuration-controller-fpga-serial-interface/scc-serial-configuration-controller?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/daughterboard-configuration-controller-fpga-serial-interface/scc-serial-configuration-controller",
      "excerpt" : "Note If the SCC serial interface is not implemented in the FPGA design, ARM ... Figure 2.13. ... Table 2.8. ... Daughterboard Configuration Controller AC timing requirements for SCC interface ...",
      "firstSentences" : "SCC Serial Configuration Controller The SCC serial interface operates at 0.5MHz. The serial interface is similar to a memory-mapped peripheral because it has an address and a data phase. Figure 2. ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM LogicTile Express 20MG Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en",
        "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 12 October 2012 First release Revision B 31 March 2013 Second release ...",
        "firstSentences" : "ARM LogicTile Express 20MG Technical Reference Manual V2F-1XV7 Copyright 2012-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM LogicTile Express 20MG Technical Reference Manual ",
          "document_number" : "ddi0498",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3523098",
          "sysurihash" : "4ð2KfER5lðX6NxMQ",
          "urihash" : "4ð2KfER5lðX6NxMQ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0498/d/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1400856088000,
          "topparentid" : 3523098,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526241000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084706000,
          "permanentid" : "507fc5e499ff609bd71e2493465a88d4b93d02193392281944d498180750",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9078218259fe2368e2acfd",
          "transactionid" : 863762,
          "title" : "ARM LogicTile Express 20MG Technical Reference Manual ",
          "products" : [ "Logictile Express", "FPGA" ],
          "date" : 1649084706000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0498:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084706148693700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3129,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084626128,
          "syssize" : 3129,
          "sysdate" : 1649084706000,
          "haslayout" : "1",
          "topparent" : "3523098",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3523098,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM LogicTile Express 20MG, V2F-1XV7, daughterboard.",
          "wordcount" : 244,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0498/d/?lang=en",
          "modified" : 1647597435000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084706148693700,
          "uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM LogicTile Express 20MG Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en",
        "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 12 October 2012 First release Revision B 31 March 2013 Second release ...",
        "FirstSentences" : "ARM LogicTile Express 20MG Technical Reference Manual V2F-1XV7 Copyright 2012-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SCC Serial Configuration Controller ",
        "document_number" : "ddi0498",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3523098",
        "sysurihash" : "P9epczJNKbpntf4i",
        "urihash" : "P9epczJNKbpntf4i",
        "sysuri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/daughterboard-configuration-controller-fpga-serial-interface/scc-serial-configuration-controller",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1400856088000,
        "topparentid" : 3523098,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526241000,
        "sysconcepts" : "timing diagrams ; Daughterboard Configuration Controller ; read operations ; data phase ; serial interface ; FPGA ; nRSTREQ signals ; internal registers ; CFGLOAD determines",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 3523098,
        "parentitem" : "5e9078218259fe2368e2acfd",
        "concepts" : "timing diagrams ; Daughterboard Configuration Controller ; read operations ; data phase ; serial interface ; FPGA ; nRSTREQ signals ; internal registers ; CFGLOAD determines",
        "documenttype" : "html",
        "isattachment" : "3523098",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084671000,
        "permanentid" : "319e15d4e69dae9b004df127e90ddca93b60ccc82a5b91f06c90eb63d41f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9078228259fe2368e2ad38",
        "transactionid" : 863761,
        "title" : "SCC Serial Configuration Controller ",
        "products" : [ "Logictile Express", "FPGA" ],
        "date" : 1649084671000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0498:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084671355141910,
        "sysisattachment" : "3523098",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3523098,
        "size" : 2026,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/daughterboard-configuration-controller-fpga-serial-interface/scc-serial-configuration-controller?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084626128,
        "syssize" : 2026,
        "sysdate" : 1649084671000,
        "haslayout" : "1",
        "topparent" : "3523098",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523098,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM LogicTile Express 20MG, V2F-1XV7, daughterboard.",
        "wordcount" : 129,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084671000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/daughterboard-configuration-controller-fpga-serial-interface/scc-serial-configuration-controller?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0498/d/hardware-description/daughterboard-configuration-controller-fpga-serial-interface/scc-serial-configuration-controller?lang=en",
        "modified" : 1647597435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084671355141910,
        "uri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/daughterboard-configuration-controller-fpga-serial-interface/scc-serial-configuration-controller",
        "syscollection" : "default"
      },
      "Title" : "SCC Serial Configuration Controller",
      "Uri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/daughterboard-configuration-controller-fpga-serial-interface/scc-serial-configuration-controller",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/daughterboard-configuration-controller-fpga-serial-interface/scc-serial-configuration-controller",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/daughterboard-configuration-controller-fpga-serial-interface/scc-serial-configuration-controller?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/daughterboard-configuration-controller-fpga-serial-interface/scc-serial-configuration-controller",
      "Excerpt" : "Note If the SCC serial interface is not implemented in the FPGA design, ARM ... Figure 2.13. ... Table 2.8. ... Daughterboard Configuration Controller AC timing requirements for SCC interface ...",
      "FirstSentences" : "SCC Serial Configuration Controller The SCC serial interface operates at 0.5MHz. The serial interface is similar to a memory-mapped peripheral because it has an address and a data phase. Figure 2. ..."
    }, {
      "title" : "PCI Express Bus (PCIe)",
      "uri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/system-interconnect/pci-express-bus--pcie-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/system-interconnect/pci-express-bus--pcie-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/system-interconnect/pci-express-bus--pcie-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/system-interconnect/pci-express-bus--pcie-",
      "excerpt" : "Figure 2.4. ... Upper header PCI-Express Lanes. ... Table 2.2. ... Lower header PCI-Express Lanes. ... FPGA -GTX connectivity PCIe lane GTX location Lane 0 X0Y19 Lane 1 X0Y18 Lane 2 X0Y17 Lane ...",
      "firstSentences" : "PCI Express Bus (PCIe) The daughterboard can implement a root complex to connect,through the motherboard PCIe switch, to the PCI Express Gen1 Card slots on the motherboard. The daughterboard ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM LogicTile Express 20MG Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en",
        "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 12 October 2012 First release Revision B 31 March 2013 Second release ...",
        "firstSentences" : "ARM LogicTile Express 20MG Technical Reference Manual V2F-1XV7 Copyright 2012-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM LogicTile Express 20MG Technical Reference Manual ",
          "document_number" : "ddi0498",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3523098",
          "sysurihash" : "4ð2KfER5lðX6NxMQ",
          "urihash" : "4ð2KfER5lðX6NxMQ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0498/d/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1400856088000,
          "topparentid" : 3523098,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526241000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084706000,
          "permanentid" : "507fc5e499ff609bd71e2493465a88d4b93d02193392281944d498180750",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9078218259fe2368e2acfd",
          "transactionid" : 863762,
          "title" : "ARM LogicTile Express 20MG Technical Reference Manual ",
          "products" : [ "Logictile Express", "FPGA" ],
          "date" : 1649084706000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0498:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084706148693700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3129,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084626128,
          "syssize" : 3129,
          "sysdate" : 1649084706000,
          "haslayout" : "1",
          "topparent" : "3523098",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3523098,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM LogicTile Express 20MG, V2F-1XV7, daughterboard.",
          "wordcount" : 244,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0498/d/?lang=en",
          "modified" : 1647597435000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084706148693700,
          "uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM LogicTile Express 20MG Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en",
        "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 12 October 2012 First release Revision B 31 March 2013 Second release ...",
        "FirstSentences" : "ARM LogicTile Express 20MG Technical Reference Manual V2F-1XV7 Copyright 2012-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PCI Express Bus (PCIe) ",
        "document_number" : "ddi0498",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3523098",
        "sysurihash" : "yNwNw8YVEX2DAP0H",
        "urihash" : "yNwNw8YVEX2DAP0H",
        "sysuri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/system-interconnect/pci-express-bus--pcie-",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1400856088000,
        "topparentid" : 3523098,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526241000,
        "sysconcepts" : "root complex ; PCI express ; PCIe ; daughterboards ; motherboard ; shows the connectivity ; headers ; lanes ; PCI-Express ; Note Xilinx ; sideband signals ; tile sites ; IP softblock ; Gigabit Transceiver ; Card slots ; open-collector",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 3523098,
        "parentitem" : "5e9078218259fe2368e2acfd",
        "concepts" : "root complex ; PCI express ; PCIe ; daughterboards ; motherboard ; shows the connectivity ; headers ; lanes ; PCI-Express ; Note Xilinx ; sideband signals ; tile sites ; IP softblock ; Gigabit Transceiver ; Card slots ; open-collector",
        "documenttype" : "html",
        "isattachment" : "3523098",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084671000,
        "permanentid" : "34956e84fd7d157f57cdf41bf3acf4869ff4328e6ef86cef3db40a102c12",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9078228259fe2368e2ad2a",
        "transactionid" : 863761,
        "title" : "PCI Express Bus (PCIe) ",
        "products" : [ "Logictile Express", "FPGA" ],
        "date" : 1649084671000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0498:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084671189257892,
        "sysisattachment" : "3523098",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3523098,
        "size" : 2347,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/system-interconnect/pci-express-bus--pcie-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084626111,
        "syssize" : 2347,
        "sysdate" : 1649084671000,
        "haslayout" : "1",
        "topparent" : "3523098",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523098,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM LogicTile Express 20MG, V2F-1XV7, daughterboard.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084671000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/system-interconnect/pci-express-bus--pcie-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0498/d/hardware-description/system-interconnect/pci-express-bus--pcie-?lang=en",
        "modified" : 1647597435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084671189257892,
        "uri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/system-interconnect/pci-express-bus--pcie-",
        "syscollection" : "default"
      },
      "Title" : "PCI Express Bus (PCIe)",
      "Uri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/system-interconnect/pci-express-bus--pcie-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/system-interconnect/pci-express-bus--pcie-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/system-interconnect/pci-express-bus--pcie-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/system-interconnect/pci-express-bus--pcie-",
      "Excerpt" : "Figure 2.4. ... Upper header PCI-Express Lanes. ... Table 2.2. ... Lower header PCI-Express Lanes. ... FPGA -GTX connectivity PCIe lane GTX location Lane 0 X0Y19 Lane 1 X0Y18 Lane 2 X0Y17 Lane ...",
      "FirstSentences" : "PCI Express Bus (PCIe) The daughterboard can implement a root complex to connect,through the motherboard PCIe switch, to the PCI Express Gen1 Card slots on the motherboard. The daughterboard ..."
    }, {
      "title" : "SATA connectors",
      "uri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/system-interconnect/sata-connectors",
      "printableUri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/system-interconnect/sata-connectors",
      "clickUri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/system-interconnect/sata-connectors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/system-interconnect/sata-connectors",
      "excerpt" : "SATA connectors Eight SATA lanes, four transmit and four receive, from the FPGA connect to four SATA connectors. ... See Figure A.6. ... ARM does not provide an example SATA controller.",
      "firstSentences" : "SATA connectors Eight SATA lanes, four transmit and four receive, from the FPGA connect to four SATA connectors. See Figure A.6. ARM does not provide an example SATA controller. SATA connectors ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM LogicTile Express 20MG Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en",
        "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 12 October 2012 First release Revision B 31 March 2013 Second release ...",
        "firstSentences" : "ARM LogicTile Express 20MG Technical Reference Manual V2F-1XV7 Copyright 2012-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM LogicTile Express 20MG Technical Reference Manual ",
          "document_number" : "ddi0498",
          "document_version" : "d",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3523098",
          "sysurihash" : "4ð2KfER5lðX6NxMQ",
          "urihash" : "4ð2KfER5lðX6NxMQ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0498/d/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1400856088000,
          "topparentid" : 3523098,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526241000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084706000,
          "permanentid" : "507fc5e499ff609bd71e2493465a88d4b93d02193392281944d498180750",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9078218259fe2368e2acfd",
          "transactionid" : 863762,
          "title" : "ARM LogicTile Express 20MG Technical Reference Manual ",
          "products" : [ "Logictile Express", "FPGA" ],
          "date" : 1649084706000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0498:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084706148693700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3129,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084626128,
          "syssize" : 3129,
          "sysdate" : 1649084706000,
          "haslayout" : "1",
          "topparent" : "3523098",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3523098,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM LogicTile Express 20MG, V2F-1XV7, daughterboard.",
          "wordcount" : 244,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0498/d/?lang=en",
          "modified" : 1647597435000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084706148693700,
          "uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM LogicTile Express 20MG Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0498/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0498/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en",
        "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 12 October 2012 First release Revision B 31 March 2013 Second release ...",
        "FirstSentences" : "ARM LogicTile Express 20MG Technical Reference Manual V2F-1XV7 Copyright 2012-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SATA connectors ",
        "document_number" : "ddi0498",
        "document_version" : "d",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3523098",
        "sysurihash" : "8MpcxRNtCb52n3qX",
        "urihash" : "8MpcxRNtCb52n3qX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/system-interconnect/sata-connectors",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1400856088000,
        "topparentid" : 3523098,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526241000,
        "sysconcepts" : "SATA connectors ; ARM ; FPGA",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 3523098,
        "parentitem" : "5e9078218259fe2368e2acfd",
        "concepts" : "SATA connectors ; ARM ; FPGA",
        "documenttype" : "html",
        "isattachment" : "3523098",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084671000,
        "permanentid" : "bc4ea82c3e5f8934ae53f32713830ecb78727aa18221ad4521030e344cbb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9078228259fe2368e2ad2d",
        "transactionid" : 863761,
        "title" : "SATA connectors ",
        "products" : [ "Logictile Express", "FPGA" ],
        "date" : 1649084671000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0498:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084671158115330,
        "sysisattachment" : "3523098",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3523098,
        "size" : 234,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/system-interconnect/sata-connectors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084626111,
        "syssize" : 234,
        "sysdate" : 1649084671000,
        "haslayout" : "1",
        "topparent" : "3523098",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523098,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM LogicTile Express 20MG, V2F-1XV7, daughterboard.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084671000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/system-interconnect/sata-connectors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0498/d/hardware-description/system-interconnect/sata-connectors?lang=en",
        "modified" : 1647597435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084671158115330,
        "uri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/system-interconnect/sata-connectors",
        "syscollection" : "default"
      },
      "Title" : "SATA connectors",
      "Uri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/system-interconnect/sata-connectors",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/system-interconnect/sata-connectors",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description/system-interconnect/sata-connectors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en/hardware-description/system-interconnect/sata-connectors",
      "Excerpt" : "SATA connectors Eight SATA lanes, four transmit and four receive, from the FPGA connect to four SATA connectors. ... See Figure A.6. ... ARM does not provide an example SATA controller.",
      "FirstSentences" : "SATA connectors Eight SATA lanes, four transmit and four receive, from the FPGA connect to four SATA connectors. See Figure A.6. ARM does not provide an example SATA controller. SATA connectors ..."
    } ],
    "totalNumberOfChildResults" : 73,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Hardware Description ",
      "document_number" : "ddi0498",
      "document_version" : "d",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3523098",
      "sysurihash" : "6vWLxvqljAðAwOjY",
      "urihash" : "6vWLxvqljAðAwOjY",
      "sysuri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description",
      "systransactionid" : 863761,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1400856088000,
      "topparentid" : 3523098,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586526241000,
      "sysconcepts" : "FPGA ; daughterboard ; design settings ; Temperature monitoring ; trace ; Power ; initialization",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
      "attachmentparentid" : 3523098,
      "parentitem" : "5e9078218259fe2368e2acfd",
      "concepts" : "FPGA ; daughterboard ; design settings ; Temperature monitoring ; trace ; Power ; initialization",
      "documenttype" : "html",
      "isattachment" : "3523098",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084671000,
      "permanentid" : "dbdadbdcb6f142d892c712de625192160350e4c5d3ce92264bd4896486b9",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9078228259fe2368e2ad20",
      "transactionid" : 863761,
      "title" : "Hardware Description ",
      "products" : [ "Logictile Express", "FPGA" ],
      "date" : 1649084671000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0498:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084671418073074,
      "sysisattachment" : "3523098",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3523098,
      "size" : 560,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084626128,
      "syssize" : 560,
      "sysdate" : 1649084671000,
      "haslayout" : "1",
      "topparent" : "3523098",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3523098,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM LogicTile Express 20MG, V2F-1XV7, daughterboard.",
      "wordcount" : 47,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084671000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0498/d/hardware-description?lang=en",
      "modified" : 1647597435000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084671418073074,
      "uri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description",
      "syscollection" : "default"
    },
    "Title" : "Hardware Description",
    "Uri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0498/d/en/hardware-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0498/d/hardware-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0498/d/en/hardware-description",
    "Excerpt" : "Chapter 2. ... Hardware Description This chapter describes the LogicTile Express 20MG, V2F-1XV7, ... It contains the following sections: Overview of the daughterboard hardware. ... Resets.",
    "FirstSentences" : "Chapter 2. Hardware Description This chapter describes the LogicTile Express 20MG, V2F-1XV7, daughterboard hardware. It contains the following sections: Overview of the daughterboard hardware."
  }, {
    "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100446/0200/en",
    "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
    "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
    "firstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "AArch64 Register Descriptions",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions",
      "excerpt" : "AArch64 Register Descriptions This chapter describes the AArch64 registers for the Cortex-A55 core Advanced ... It contains the following sections: Accessing the AArch64 feature identification ...",
      "firstSentences" : "AArch64 Register Descriptions This chapter describes the AArch64 registers for the Cortex-A55 core Advanced SIMD and floating-point support. It contains the following sections: Accessing the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "firstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100446",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818873",
          "sysurihash" : "skgkðeM37bh9f3i8",
          "urihash" : "skgkðeM37bh9f3i8",
          "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1542976728000,
          "topparentid" : 4818873,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585321695000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114787000,
          "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e16dfb2608e4d7f0a2f50",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114787000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "100446:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114787340904733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4472,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114773549,
          "syssize" : 4472,
          "sysdate" : 1655114787000,
          "haslayout" : "1",
          "topparent" : "4818873",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818873,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114787000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100446/0200/?lang=en",
          "modified" : 1655114755000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114787340904733,
          "uri" : "https://developer.arm.com/documentation/100446/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "FirstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch64 Register Descriptions ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "tUYus6lJ8CySz9ñA",
        "urihash" : "tUYus6lJ8CySz9ñA",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1542976728000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585321695000,
        "sysconcepts" : "AArch64 register ; floating-point ; feature identification ; Advanced SIMD ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818873,
        "parentitem" : "5e7e16dfb2608e4d7f0a2f50",
        "concepts" : "AArch64 register ; floating-point ; feature identification ; Advanced SIMD ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4818873",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114786000,
        "permanentid" : "233d99fb4ffaf3894bd1c6da00850a0c650f6964e4b1d3871852928ee8b6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e16dfb2608e4d7f0a2f57",
        "transactionid" : 902345,
        "title" : "AArch64 Register Descriptions ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114786000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114786976224679,
        "sysisattachment" : "4818873",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818873,
        "size" : 587,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114773531,
        "syssize" : 587,
        "sysdate" : 1655114786000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114786000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/aarch64-register-descriptions?lang=en",
        "modified" : 1655114755000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114786976224679,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "AArch64 Register Descriptions",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions",
      "Excerpt" : "AArch64 Register Descriptions This chapter describes the AArch64 registers for the Cortex-A55 core Advanced ... It contains the following sections: Accessing the AArch64 feature identification ...",
      "FirstSentences" : "AArch64 Register Descriptions This chapter describes the AArch64 registers for the Cortex-A55 core Advanced SIMD and floating-point support. It contains the following sections: Accessing the ..."
    }, {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/functional-description",
      "excerpt" : "Functional description This chapter introduces the optional Advanced SIMD and floating-point support. ... It contains the following section: About the Advanced SIMD and floating-point support.",
      "firstSentences" : "Functional description This chapter introduces the optional Advanced SIMD and floating-point support. It contains the following section: About the Advanced SIMD and floating-point support.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "firstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100446",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818873",
          "sysurihash" : "skgkðeM37bh9f3i8",
          "urihash" : "skgkðeM37bh9f3i8",
          "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1542976728000,
          "topparentid" : 4818873,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585321695000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114787000,
          "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e16dfb2608e4d7f0a2f50",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114787000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "100446:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114787340904733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4472,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114773549,
          "syssize" : 4472,
          "sysdate" : 1655114787000,
          "haslayout" : "1",
          "topparent" : "4818873",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818873,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114787000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100446/0200/?lang=en",
          "modified" : 1655114755000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114787340904733,
          "uri" : "https://developer.arm.com/documentation/100446/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "FirstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "R2fFgTVBFBCZuICG",
        "urihash" : "R2fFgTVBFBCZuICG",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/functional-description",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1542976728000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585321695000,
        "sysconcepts" : "floating-point support ; Advanced SIMD ; Functional",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818873,
        "parentitem" : "5e7e16dfb2608e4d7f0a2f50",
        "concepts" : "floating-point support ; Advanced SIMD ; Functional",
        "documenttype" : "html",
        "isattachment" : "4818873",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114786000,
        "permanentid" : "da8e160c13adb53b02bc05a9294d6d7c59b3bcb53c2a49383c3f3b556fa4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e16dfb2608e4d7f0a2f55",
        "transactionid" : 902345,
        "title" : "Functional description ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114786000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114786808290780,
        "sysisattachment" : "4818873",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818873,
        "size" : 222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114773531,
        "syssize" : 222,
        "sysdate" : 1655114786000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114786000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/functional-description?lang=en",
        "modified" : 1655114755000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114786808290780,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/functional-description",
      "Excerpt" : "Functional description This chapter introduces the optional Advanced SIMD and floating-point support. ... It contains the following section: About the Advanced SIMD and floating-point support.",
      "FirstSentences" : "Functional description This chapter introduces the optional Advanced SIMD and floating-point support. It contains the following section: About the Advanced SIMD and floating-point support."
    }, {
      "title" : "AArch64 register summary",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/aarch64-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/aarch64-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/aarch64-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/aarch64-register-summary",
      "excerpt" : "AArch64 register summary The core has several Advanced SIMD and floating-point system registers in the ... Each register has a specific purpose, specific usage constraints, configurations, and ...",
      "firstSentences" : "AArch64 register summary The core has several Advanced SIMD and floating-point system registers in the AArch64 execution state. Each register has a specific purpose, specific usage constraints, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "firstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100446",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818873",
          "sysurihash" : "skgkðeM37bh9f3i8",
          "urihash" : "skgkðeM37bh9f3i8",
          "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1542976728000,
          "topparentid" : 4818873,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585321695000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114787000,
          "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e16dfb2608e4d7f0a2f50",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114787000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "IoT" ],
          "document_id" : "100446:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114787340904733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4472,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114773549,
          "syssize" : 4472,
          "sysdate" : 1655114787000,
          "haslayout" : "1",
          "topparent" : "4818873",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818873,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114787000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100446/0200/?lang=en",
          "modified" : 1655114755000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114787340904733,
          "uri" : "https://developer.arm.com/documentation/100446/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
        "FirstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch64 register summary ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "DFQw5TbðZTGwðs4n",
        "urihash" : "DFQw5TbðZTGwðs4n",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/aarch64-register-summary",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1542976728000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585321695000,
        "sysconcepts" : "floating-point system ; Advanced SIMD ; execution state ; registers ; core ; Type Reset ; usage constraints ; configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818873,
        "parentitem" : "5e7e16dfb2608e4d7f0a2f50",
        "concepts" : "floating-point system ; Advanced SIMD ; execution state ; registers ; core ; Type Reset ; usage constraints ; configurations",
        "documenttype" : "html",
        "isattachment" : "4818873",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114786000,
        "permanentid" : "797152cd85740f6115818531e8a72984b61d3f89c6b16b9f14f265f2d293",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e16dfb2608e4d7f0a2f59",
        "transactionid" : 902345,
        "title" : "AArch64 register summary ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114786000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "IoT" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114786619139110,
        "sysisattachment" : "4818873",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818873,
        "size" : 946,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/aarch64-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114773531,
        "syssize" : 946,
        "sysdate" : 1655114786000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 60,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114786000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/aarch64-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/aarch64-register-descriptions/aarch64-register-summary?lang=en",
        "modified" : 1655114755000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114786619139110,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/aarch64-register-summary",
        "syscollection" : "default"
      },
      "Title" : "AArch64 register summary",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/aarch64-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/aarch64-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/aarch64-register-descriptions/aarch64-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/aarch64-register-descriptions/aarch64-register-summary",
      "Excerpt" : "AArch64 register summary The core has several Advanced SIMD and floating-point system registers in the ... Each register has a specific purpose, specific usage constraints, configurations, and ...",
      "FirstSentences" : "AArch64 register summary The core has several Advanced SIMD and floating-point system registers in the AArch64 execution state. Each register has a specific purpose, specific usage constraints, ..."
    } ],
    "totalNumberOfChildResults" : 27,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
      "document_number" : "100446",
      "document_version" : "0200",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4818873",
      "sysurihash" : "skgkðeM37bh9f3i8",
      "urihash" : "skgkðeM37bh9f3i8",
      "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
      "systransactionid" : 902345,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1542976728000,
      "topparentid" : 4818873,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585321695000,
      "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
      "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114787000,
      "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e16dfb2608e4d7f0a2f50",
      "transactionid" : 902345,
      "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
      "products" : [ "Cortex-A55" ],
      "date" : 1655114787000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "IoT" ],
      "document_id" : "100446:0200:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114787340904733,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4472,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114773549,
      "syssize" : 4472,
      "sysdate" : 1655114787000,
      "haslayout" : "1",
      "topparent" : "4818873",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4818873,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
      "wordcount" : 295,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114787000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100446/0200/?lang=en",
      "modified" : 1655114755000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114787340904733,
      "uri" : "https://developer.arm.com/documentation/100446/0200/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
    "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Advanced SIMD and Floating-point ...",
    "FirstSentences" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
  }, {
    "title" : "AArch32 UNPREDICTABLE Behaviors",
    "uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
    "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
    "clickUri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
    "excerpt" : "AArch32 UNPREDICTABLE Behaviors This appendix describes the cases in which the Cortex-A55 ... It contains the following sections: Use of R15 by Instruction. ... Other UNPREDICTABLE behaviors.",
    "firstSentences" : "AArch32 UNPREDICTABLE Behaviors This appendix describes the cases in which the Cortex-A55 core implementation diverges from the preferred behavior described in Armv8-A AArch32 unpredictable ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A55 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "krñUm6BIsNjAjyOA",
        "urihash" : "krñUm6BIsNjAjyOA",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1543164718000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318384000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114788000,
        "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f0a3736a0d2e8627dc",
        "transactionid" : 902345,
        "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114788000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114788409488710,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4390,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114718020,
        "syssize" : 4390,
        "sysdate" : 1655114788000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 290,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114788000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/?lang=en",
        "modified" : 1655114708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114788409488710,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "UNPREDICTABLE instructions within an IT Block",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "excerpt" : "UNPREDICTABLE instructions within an IT Block Conditional instructions within an IT Block, described as ... The Cortex-A55 core does not implement an unconditional execution policy for the ...",
      "firstSentences" : "UNPREDICTABLE instructions within an IT Block Conditional instructions within an IT Block, described as being unpredictable in the Arm Architecture Reference Manual Armv8, for Armv8-A architecture ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "document_number" : "100442",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818485",
          "sysurihash" : "krñUm6BIsNjAjyOA",
          "urihash" : "krñUm6BIsNjAjyOA",
          "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1543164718000,
          "topparentid" : 4818485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114788000,
          "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09f0a3736a0d2e8627dc",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114788000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100442:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114788409488710,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114718020,
          "syssize" : 4390,
          "sysdate" : 1655114788000,
          "haslayout" : "1",
          "topparent" : "4818485",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818485,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 290,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114788000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100442/0200/?lang=en",
          "modified" : 1655114708000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114788409488710,
          "uri" : "https://developer.arm.com/documentation/100442/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "UNPREDICTABLE instructions within an IT Block ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "z531Hñ2ðWpMymysJ",
        "urihash" : "z531Hñ2ðWpMymysJ",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1543164718000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318384000,
        "sysconcepts" : "instructions ; Arm Architecture Reference Manual Armv8 ; execution policy ; A55 core ; profile pseudo-code ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818485,
        "parentitem" : "5e7e09f0a3736a0d2e8627dc",
        "concepts" : "instructions ; Arm Architecture Reference Manual Armv8 ; execution policy ; A55 core ; profile pseudo-code ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4818485",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114785000,
        "permanentid" : "4b7dfcbc7a942a71968e0ecc8af52a5b8842bc5cf58aa0c15a6ef0b9b16a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f5a3736a0d2e862c14",
        "transactionid" : 902345,
        "title" : "UNPREDICTABLE instructions within an IT Block ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114785000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114785769360464,
        "sysisattachment" : "4818485",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818485,
        "size" : 542,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114718006,
        "syssize" : 542,
        "sysdate" : 1655114785000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114785000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
        "modified" : 1655114708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114785769360464,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
        "syscollection" : "default"
      },
      "Title" : "UNPREDICTABLE instructions within an IT Block",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors/unpredictable-instructions-within-an-it-block",
      "Excerpt" : "UNPREDICTABLE instructions within an IT Block Conditional instructions within an IT Block, described as ... The Cortex-A55 core does not implement an unconditional execution policy for the ...",
      "FirstSentences" : "UNPREDICTABLE instructions within an IT Block Conditional instructions within an IT Block, described as being unpredictable in the Arm Architecture Reference Manual Armv8, for Armv8-A architecture ..."
    }, {
      "title" : "Debug events",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-events?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
      "excerpt" : "Debug events A debug event can be a software debug event or a halting debug event. ... A core responds to a debug event in one of the following ways: Ignores the debug ... Enters debug state.",
      "firstSentences" : "Debug events A debug event can be a software debug event or a halting debug event. A core responds to a debug event in one of the following ways: Ignores the debug event. Takes a debug exception.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "document_number" : "100442",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818485",
          "sysurihash" : "krñUm6BIsNjAjyOA",
          "urihash" : "krñUm6BIsNjAjyOA",
          "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1543164718000,
          "topparentid" : 4818485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114788000,
          "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09f0a3736a0d2e8627dc",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114788000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100442:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114788409488710,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114718020,
          "syssize" : 4390,
          "sysdate" : 1655114788000,
          "haslayout" : "1",
          "topparent" : "4818485",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818485,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 290,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114788000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100442/0200/?lang=en",
          "modified" : 1655114708000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114788409488710,
          "uri" : "https://developer.arm.com/documentation/100442/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug events ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "RuKgG2Eð5Cw0XJJJ",
        "urihash" : "RuKgG2Eð5Cw0XJJJ",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1543164718000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318384000,
        "sysconcepts" : "Manual Armv8 ; architecture ; exception ; core ; halting",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818485,
        "parentitem" : "5e7e09f0a3736a0d2e8627dc",
        "concepts" : "Manual Armv8 ; architecture ; exception ; core ; halting",
        "documenttype" : "html",
        "isattachment" : "4818485",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114785000,
        "permanentid" : "d4053cd9f7b75f894bd350ef7bd04b9a1bec2d80ffb2e26f82943b2cb2f7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f4a3736a0d2e862b05",
        "transactionid" : 902345,
        "title" : "Debug events ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114785000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114785738516378,
        "sysisattachment" : "4818485",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818485,
        "size" : 366,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-events?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114718006,
        "syssize" : 366,
        "sysdate" : 1655114785000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114785000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-events?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/debug-descriptions/debug/debug-events?lang=en",
        "modified" : 1655114708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114785738516378,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
        "syscollection" : "default"
      },
      "Title" : "Debug events",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-events?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-events",
      "Excerpt" : "Debug events A debug event can be a software debug event or a halting debug event. ... A core responds to a debug event in one of the following ways: Ignores the debug ... Enters debug state.",
      "FirstSentences" : "Debug events A debug event can be a software debug event or a halting debug event. A core responds to a debug event in one of the following ways: Ignores the debug event. Takes a debug exception."
    }, {
      "title" : "External access permissions to debug registers",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
      "excerpt" : "External access permissions to debug registers External access permission to the debug registers is subject ... The following table describes the core response to accesses through the external ...",
      "firstSentences" : "External access permissions to debug registers External access permission to the debug registers is subject to the conditions at the time of the access. The following table describes the core ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "document_number" : "100442",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818485",
          "sysurihash" : "krñUm6BIsNjAjyOA",
          "urihash" : "krñUm6BIsNjAjyOA",
          "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
          "systransactionid" : 902345,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1543164718000,
          "topparentid" : 4818485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114788000,
          "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09f0a3736a0d2e8627dc",
          "transactionid" : 902345,
          "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1655114788000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100442:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114788409488710,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114718020,
          "syssize" : 4390,
          "sysdate" : 1655114788000,
          "haslayout" : "1",
          "topparent" : "4818485",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818485,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 290,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114788000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100442/0200/?lang=en",
          "modified" : 1655114708000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114788409488710,
          "uri" : "https://developer.arm.com/documentation/100442/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A55 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A55 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External access permissions to debug registers ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "OJtq8Kxnn3K3NhDz",
        "urihash" : "OJtq8Kxnn3K3NhDz",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
        "systransactionid" : 902345,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1543164718000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318384000,
        "sysconcepts" : "access permissions ; registers ; power domain ; stops ; Double Lock ; low-power state ; entry ; SDAD ; DoubleLockStatus",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818485,
        "parentitem" : "5e7e09f0a3736a0d2e8627dc",
        "concepts" : "access permissions ; registers ; power domain ; stops ; Double Lock ; low-power state ; entry ; SDAD ; DoubleLockStatus",
        "documenttype" : "html",
        "isattachment" : "4818485",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114785000,
        "permanentid" : "6c65f73c479e78747db8eaeec193f1db88226dd6a3a475316511ed3f4266",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f4a3736a0d2e862b04",
        "transactionid" : 902345,
        "title" : "External access permissions to debug registers ",
        "products" : [ "Cortex-A55" ],
        "date" : 1655114785000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114785605680435,
        "sysisattachment" : "4818485",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818485,
        "size" : 1464,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114718006,
        "syssize" : 1464,
        "sysdate" : 1655114785000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 105,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114785000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers?lang=en",
        "modified" : 1655114708000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114785605680435,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
        "syscollection" : "default"
      },
      "Title" : "External access permissions to debug registers",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/debug-descriptions/debug/debug-register-interfaces/external-access-permissions-to-debug-registers",
      "Excerpt" : "External access permissions to debug registers External access permission to the debug registers is subject ... The following table describes the core response to accesses through the external ...",
      "FirstSentences" : "External access permissions to debug registers External access permission to the debug registers is subject to the conditions at the time of the access. The following table describes the core ..."
    } ],
    "totalNumberOfChildResults" : 568,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AArch32 UNPREDICTABLE Behaviors ",
      "document_number" : "100442",
      "document_version" : "0200",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4818485",
      "sysurihash" : "5WvAZpTbexJLSPip",
      "urihash" : "5WvAZpTbexJLSPip",
      "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
      "systransactionid" : 902345,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1543164718000,
      "topparentid" : 4818485,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585318384000,
      "sysconcepts" : "unpredictable behaviors ; instructions ; accesses crossing ; core implementation ; Use of R15 ; boundaries ; Load ; Armv8",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
      "attachmentparentid" : 4818485,
      "parentitem" : "5e7e09f0a3736a0d2e8627dc",
      "concepts" : "unpredictable behaviors ; instructions ; accesses crossing ; core implementation ; Use of R15 ; boundaries ; Load ; Armv8",
      "documenttype" : "html",
      "isattachment" : "4818485",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114785000,
      "permanentid" : "d74da27b4eff5f6975363943a9dcc06bb658dc2573ae2f2c93f8f4eea033",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e09f5a3736a0d2e862c12",
      "transactionid" : 902345,
      "title" : "AArch32 UNPREDICTABLE Behaviors ",
      "products" : [ "Cortex-A55" ],
      "date" : 1655114785000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "100442:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114785882447979,
      "sysisattachment" : "4818485",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4818485,
      "size" : 470,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114718020,
      "syssize" : 470,
      "sysdate" : 1655114785000,
      "haslayout" : "1",
      "topparent" : "4818485",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4818485,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 42,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114785000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
      "modified" : 1655114708000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114785882447979,
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
      "syscollection" : "default"
    },
    "Title" : "AArch32 UNPREDICTABLE Behaviors",
    "Uri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
    "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
    "ClickUri" : "https://developer.arm.com/documentation/100442/0200/appendices/aarch32-unpredictable-behaviors?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/appendices/aarch32-unpredictable-behaviors",
    "Excerpt" : "AArch32 UNPREDICTABLE Behaviors This appendix describes the cases in which the Cortex-A55 ... It contains the following sections: Use of R15 by Instruction. ... Other UNPREDICTABLE behaviors.",
    "FirstSentences" : "AArch32 UNPREDICTABLE Behaviors This appendix describes the cases in which the Cortex-A55 core implementation diverges from the preferred behavior described in Armv8-A AArch32 unpredictable ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "excerpt" : "Issue ... Non-Confidential ... Second release for r0p0 ... First release for r1p0 ... First release for r2p0 ... First release for r3p0 ... Document History First early access release for r3p1",
    "firstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p1 Technical Reference Manual Copyright © 2017–2020 Arm Limited or its affiliates. All rights reserved. 100806_0401_00_en Arm® CoreSight™ System- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
      "excerpt" : "All rights reserved. ... Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "27ñ5t99x03h2yhLH",
        "urihash" : "27ñ5t99x03h2yhLH",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
        "systransactionid" : 900407,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1654781421000,
        "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
        "syslanguage" : [ "English" ],
        "itemid" : "60193826eee5236980d08720",
        "transactionid" : 900407,
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1654781421000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654781421780971528,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5310,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654781401799,
        "syssize" : 5310,
        "sysdate" : 1654781421000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 337,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654781421000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1654781421780971528,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
      "Excerpt" : "All rights reserved. ... Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Narrow timestamp synchronous bridge",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "excerpt" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp ... The narrow timestamp synchronous bridge has the following key features: Supports ... 2 Low-power features.",
      "firstSentences" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp synchronous bridge enables the transfer of timestamp information across synchronous clock and domain boundaries. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "excerpt" : "All rights reserved. ... Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "document_number" : "100806",
          "document_version" : "0401",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4466606",
          "sysurihash" : "27ñ5t99x03h2yhLH",
          "urihash" : "27ñ5t99x03h2yhLH",
          "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
          "systransactionid" : 900407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1606397820000,
          "topparentid" : 4466606,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612265510000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654781421000,
          "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
          "syslanguage" : [ "English" ],
          "itemid" : "60193826eee5236980d08720",
          "transactionid" : 900407,
          "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600" ],
          "date" : 1654781421000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "100806:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654781421780971528,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5310,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654781401799,
          "syssize" : 5310,
          "sysdate" : 1654781421000,
          "haslayout" : "1",
          "topparent" : "4466606",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466606,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
          "wordcount" : 337,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654781421000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100806/0401/?lang=en",
          "modified" : 1652198289000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1654781421780971528,
          "uri" : "https://developer.arm.com/documentation/100806/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "Excerpt" : "All rights reserved. ... Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Narrow timestamp synchronous bridge ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "vDl14rñHwFðrpWUw",
        "urihash" : "vDl14rñHwFðrpWUw",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
        "systransactionid" : 885126,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "narrow timestamp ; SYNC ; connections ; css600 ; ntssyncbridge ; power management ; slave interfaces ; key features ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "attachmentparentid" : 4466606,
        "parentitem" : "60193826eee5236980d08720",
        "concepts" : "narrow timestamp ; SYNC ; connections ; css600 ; ntssyncbridge ; power management ; slave interfaces ; key features ; subsections",
        "documenttype" : "html",
        "isattachment" : "4466606",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652198338000,
        "permanentid" : "96189fa42a3ff467bff89e9f89a255793a9a661675ff6c0dcf0ffe150f6e",
        "syslanguage" : [ "English" ],
        "itemid" : "60193828eee5236980d08771",
        "transactionid" : 885126,
        "title" : "Narrow timestamp synchronous bridge ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1652198338000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652198338482410923,
        "sysisattachment" : "4466606",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466606,
        "size" : 706,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652198296559,
        "syssize" : 706,
        "sysdate" : 1652198338000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652198338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652198338482410923,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
        "syscollection" : "default"
      },
      "Title" : "Narrow timestamp synchronous bridge",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-synchronous-bridge",
      "Excerpt" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp ... The narrow timestamp synchronous bridge has the following key features: Supports ... 2 Low-power features.",
      "FirstSentences" : "5 Narrow timestamp synchronous bridge The css600_ntssyncbridge narrow timestamp synchronous bridge enables the transfer of timestamp information across synchronous clock and domain boundaries. The ..."
    }, {
      "title" : "APB3 to APB4 adapter",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "excerpt" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP- ... There is no Verilog module for css600_apb3toapb4adapter.",
      "firstSentences" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP-XACT tooling product. There is no Verilog module for css600_ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "excerpt" : "All rights reserved. ... Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "document_number" : "100806",
          "document_version" : "0401",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4466606",
          "sysurihash" : "27ñ5t99x03h2yhLH",
          "urihash" : "27ñ5t99x03h2yhLH",
          "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
          "systransactionid" : 900407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1606397820000,
          "topparentid" : 4466606,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612265510000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654781421000,
          "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
          "syslanguage" : [ "English" ],
          "itemid" : "60193826eee5236980d08720",
          "transactionid" : 900407,
          "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600" ],
          "date" : 1654781421000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "100806:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654781421780971528,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5310,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654781401799,
          "syssize" : 5310,
          "sysdate" : 1654781421000,
          "haslayout" : "1",
          "topparent" : "4466606",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466606,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
          "wordcount" : 337,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654781421000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100806/0401/?lang=en",
          "modified" : 1652198289000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1654781421780971528,
          "uri" : "https://developer.arm.com/documentation/100806/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "Excerpt" : "All rights reserved. ... Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB3 to APB4 adapter ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "sj4HC07G58ZZoJBU",
        "urihash" : "sj4HC07G58ZZoJBU",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
        "systransactionid" : 885126,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "APB4 adapter ; apb3toapb4adapter ; css600 ; APB3 ; connections ; IP-XACT ; CoreSight SoC ; slave interface ; Verilog module ; tooling product ; phantom component",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "attachmentparentid" : 4466606,
        "parentitem" : "60193826eee5236980d08720",
        "concepts" : "APB4 adapter ; apb3toapb4adapter ; css600 ; APB3 ; connections ; IP-XACT ; CoreSight SoC ; slave interface ; Verilog module ; tooling product ; phantom component",
        "documenttype" : "html",
        "isattachment" : "4466606",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652198338000,
        "permanentid" : "42359dda108962cab8563cd1ac30848a3e390fea443f664efc7c0cc32ae3",
        "syslanguage" : [ "English" ],
        "itemid" : "60193827eee5236980d08744",
        "transactionid" : 885126,
        "title" : "APB3 to APB4 adapter ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1652198338000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652198338504933987,
        "sysisattachment" : "4466606",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466606,
        "size" : 472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652198297466,
        "syssize" : 472,
        "sysdate" : 1652198338000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652198338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652198338504933987,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
        "syscollection" : "default"
      },
      "Title" : "APB3 to APB4 adapter",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/APB-infrastructure-components-functional-description/APB3-to-APB4-adapter",
      "Excerpt" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP- ... There is no Verilog module for css600_apb3toapb4adapter.",
      "FirstSentences" : "6 APB3 to APB4 adapter The css600_apb3toapb4adapter is an IP-XACT phantom component that is provided to support stitching in an IP-XACT tooling product. There is no Verilog module for css600_ ..."
    }, {
      "title" : "Narrow timestamp replicator",
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "printableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "clickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "excerpt" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and ... The narrow timestamp replicator has the following key features: 1:n distribution of narrow ...",
      "firstSentences" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and synchronization data to multiple master interfaces. The narrow timestamp replicator has the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "excerpt" : "All rights reserved. ... Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "document_number" : "100806",
          "document_version" : "0401",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4466606",
          "sysurihash" : "27ñ5t99x03h2yhLH",
          "urihash" : "27ñ5t99x03h2yhLH",
          "sysuri" : "https://developer.arm.com/documentation/100806/0401/en",
          "systransactionid" : 900407,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1606397820000,
          "topparentid" : 4466606,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612265510000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; developer ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1654781421000,
          "permanentid" : "00a2647622e2b9fa40ca0912c33916492c2ce2cd00d43fbfefab3d910584",
          "syslanguage" : [ "English" ],
          "itemid" : "60193826eee5236980d08720",
          "transactionid" : 900407,
          "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600" ],
          "date" : 1654781421000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Debugging" ],
          "document_id" : "100806:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1654781421780971528,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5310,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1654781401799,
          "syssize" : 5310,
          "sysdate" : 1654781421000,
          "haslayout" : "1",
          "topparent" : "4466606",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466606,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
          "wordcount" : 337,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1654781421000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100806/0401/?lang=en",
          "modified" : 1652198289000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1654781421780971528,
          "uri" : "https://developer.arm.com/documentation/100806/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100806/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100806/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en",
        "Excerpt" : "All rights reserved. ... Other brands and names mentioned in this document may be the trademarks of their ... (LES-PRE-20349) ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600 Technical Reference Manual Revision r4p1 Copyright \\u00A9 2017-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Narrow timestamp replicator ",
        "document_number" : "100806",
        "document_version" : "0401",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4466606",
        "sysurihash" : "NvwGt6rrVñHD54f7",
        "urihash" : "NvwGt6rrVñHD54f7",
        "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
        "systransactionid" : 885126,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1606397820000,
        "topparentid" : 4466606,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612265510000,
        "sysconcepts" : "narrow timestamp ; master interfaces ; external connections ; key features ; synchronization data ; Configurable ; ntsreplicator",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "attachmentparentid" : 4466606,
        "parentitem" : "60193826eee5236980d08720",
        "concepts" : "narrow timestamp ; master interfaces ; external connections ; key features ; synchronization data ; Configurable ; ntsreplicator",
        "documenttype" : "html",
        "isattachment" : "4466606",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1652198338000,
        "permanentid" : "4c90b4b19cf094a6aa9b4ff961c80a45a0a7bfd5f96606f59ccc3909c9ea",
        "syslanguage" : [ "English" ],
        "itemid" : "60193828eee5236980d08776",
        "transactionid" : 885126,
        "title" : "Narrow timestamp replicator ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1652198338000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100806:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1652198338516811422,
        "sysisattachment" : "4466606",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466606,
        "size" : 512,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652198296559,
        "syssize" : 512,
        "sysdate" : 1652198338000,
        "haslayout" : "1",
        "topparent" : "4466606",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466606,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652198338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
        "modified" : 1652198289000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652198338516811422,
        "uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
        "syscollection" : "default"
      },
      "Title" : "Narrow timestamp replicator",
      "Uri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "ClickUri" : "https://developer.arm.com/documentation/100806/0401/Timestamp-components-functional-description/Narrow-timestamp-replicator?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/Timestamp-components-functional-description/Narrow-timestamp-replicator",
      "Excerpt" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and ... The narrow timestamp replicator has the following key features: 1:n distribution of narrow ...",
      "FirstSentences" : "8 Narrow timestamp replicator The css600_ntsreplicator distributes the encoded timestamp and synchronization data to multiple master interfaces. The narrow timestamp replicator has the following ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
      "document_number" : "100806",
      "document_version" : "0401",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4466606",
      "sysauthor" : "ARM",
      "sysurihash" : "KyFQkLUIE139iZq3",
      "urihash" : "KyFQkLUIE139iZq3",
      "sysuri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
      "keywords" : "CoreSight, CoreSight SoC Components",
      "systransactionid" : 885127,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1606397820000,
      "topparentid" : 4466606,
      "numberofpages" : 907,
      "sysconcepts" : "assignments ; registers ; indication ; claim tag ; identification registers ; reads ; continuation code ; implementer ; architecture ; reusable IP ; functionality ; slave interfaces ; Disabled state ; transactions ; subsections ; Arm Limited",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
      "attachmentparentid" : 4466606,
      "parentitem" : "60193826eee5236980d08720",
      "concepts" : "assignments ; registers ; indication ; claim tag ; identification registers ; reads ; continuation code ; implementer ; architecture ; reusable IP ; functionality ; slave interfaces ; Disabled state ; transactions ; subsections ; Arm Limited",
      "documenttype" : "pdf",
      "isattachment" : "4466606",
      "sysindexeddate" : 1652198344000,
      "permanentid" : "254d6a7eeaa3cec0887a3c77cda39fca9f4f1462bfe3995b790c0771b75f",
      "syslanguage" : [ "English" ],
      "itemid" : "6019382ceee5236980d08852",
      "transactionid" : 885127,
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual ",
      "subject" : "This book describes the CoreSight SoC-600 System Components.",
      "date" : 1652198341000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100806:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652198341904939907,
      "sysisattachment" : "4466606",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4466606,
      "size" : 4700160,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652198302184,
      "syssubject" : "This book describes the CoreSight SoC-600 System Components.",
      "syssize" : 4700160,
      "sysdate" : 1652198341000,
      "topparent" : "4466606",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 4466606,
      "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
      "wordcount" : 4613,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652198344000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652198341904939907,
      "uri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6019382ceee5236980d08852",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100806/0401/en/pdf/coresight_soc600_technical_reference_manual_100806_0401_00_en.pdf",
    "Excerpt" : "Issue ... Non-Confidential ... Second release for r0p0 ... First release for r1p0 ... First release for r2p0 ... First release for r3p0 ... Document History First early access release for r3p1",
    "FirstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p1 Technical Reference Manual Copyright © 2017–2020 Arm Limited or its affiliates. All rights reserved. 100806_0401_00_en Arm® CoreSight™ System- ..."
  }, {
    "title" : "TRCIDR13, ID Register 13",
    "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "clickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "excerpt" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. ... Configurations This register is available in all configurations.",
    "firstSentences" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations. Attributes Width 32 Functional group ETE Register ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA510 Core",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  CortexA510 Core ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "2PaduqñXDsUmz9e3",
        "urihash" : "2PaduqñXDsUmz9e3",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
        "systransactionid" : 910248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656438437000,
        "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
        "syslanguage" : [ "English" ],
        "itemid" : "610115969ebe3a7dbd3a7a53",
        "transactionid" : 910248,
        "title" : "Arm  CortexA510 Core ",
        "products" : [ "Cortex-A510" ],
        "date" : 1656438437000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656438437791968045,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4881,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656438418318,
        "syssize" : 4881,
        "sysdate" : 1656438437000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 328,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656438437000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1656438437791968045,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA510 Core",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "excerpt" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. ... Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "firstSentences" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core",
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexA510 Core ",
          "document_number" : "101604",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5043797",
          "sysurihash" : "2PaduqñXDsUmz9e3",
          "urihash" : "2PaduqñXDsUmz9e3",
          "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
          "systransactionid" : 910248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621900800000,
          "topparentid" : 5043797,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627461014000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656438437000,
          "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
          "syslanguage" : [ "English" ],
          "itemid" : "610115969ebe3a7dbd3a7a53",
          "transactionid" : 910248,
          "title" : "Arm  CortexA510 Core ",
          "products" : [ "Cortex-A510" ],
          "date" : 1656438437000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101604:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656438437791968045,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656438418318,
          "syssize" : 4881,
          "sysdate" : 1656438437000,
          "haslayout" : "1",
          "topparent" : "5043797",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043797,
          "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
          "wordcount" : 328,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
          "document_revision" : "0003-16",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656438437000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0003/?lang=en",
          "modified" : 1645007859000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1656438437791968045,
          "uri" : "https://developer.arm.com/documentation/101604/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core",
        "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PMEVCNTSR3, PMU Event Counter Snapshot Register ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "kqy6cZCeuXfRCFUc",
        "urihash" : "kqy6cZCeuXfRCFUc",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "pmevcntsr3 ; Reset ; EL0 sample ; See individual ; PMU Register ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "attachmentparentid" : 5043797,
        "parentitem" : "610115969ebe3a7dbd3a7a53",
        "concepts" : "pmevcntsr3 ; Reset ; EL0 sample ; See individual ; PMU Register ; assignments",
        "documenttype" : "html",
        "isattachment" : "5043797",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080648000,
        "permanentid" : "94403c5f2ab6f86abcf772afd06c02cc0d6e3809570b019aacba56fcedc5",
        "syslanguage" : [ "English" ],
        "itemid" : "6101159c9ebe3a7dbd3a7b66",
        "transactionid" : 863678,
        "title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register ",
        "products" : [ "Cortex-A510" ],
        "date" : 1649080648000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649080648071094614,
        "sysisattachment" : "5043797",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5043797,
        "size" : 599,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080526042,
        "syssize" : 599,
        "sysdate" : 1649080648000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080648071094614,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
        "syscollection" : "default"
      },
      "Title" : "PMEVCNTSR3, PMU Event Counter Snapshot Register",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/Memory-mapped-PMU-register-summary/PMEVCNTSR3--PMU-Event-Counter-Snapshot-Register",
      "Excerpt" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. ... Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ...",
      "FirstSentences" : "PMEVCNTSR3, PMU Event Counter Snapshot Register Captured copy of PMEVCNTR<n>_EL0. Once captured, the value in PMSSEVCNTR<n> is unaffected by writes to PMSSEVCNTR<n>_EL0 and PMCR_EL0.P. ..."
    }, {
      "title" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "excerpt" : "This field determines the minimum value of AArch64-ICH_VMCR_EL2.VBPR0. 100 5 virtual pre- ... [18:5] ... Access MRS <Xt>, ICH_VTR_EL2 <systemreg> op0 op1 CRn CRm op2 ICH_VTR_EL2 0b11 0b100 ...",
      "firstSentences" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register Reports supported GIC virtualization features. Configurations This register is available in all configurations. Attributes Width 64 Functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core",
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexA510 Core ",
          "document_number" : "101604",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5043797",
          "sysurihash" : "2PaduqñXDsUmz9e3",
          "urihash" : "2PaduqñXDsUmz9e3",
          "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
          "systransactionid" : 910248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621900800000,
          "topparentid" : 5043797,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627461014000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656438437000,
          "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
          "syslanguage" : [ "English" ],
          "itemid" : "610115969ebe3a7dbd3a7a53",
          "transactionid" : 910248,
          "title" : "Arm  CortexA510 Core ",
          "products" : [ "Cortex-A510" ],
          "date" : 1656438437000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101604:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656438437791968045,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656438418318,
          "syssize" : 4881,
          "sysdate" : 1656438437000,
          "haslayout" : "1",
          "topparent" : "5043797",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043797,
          "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
          "wordcount" : 328,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
          "document_revision" : "0003-16",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656438437000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0003/?lang=en",
          "modified" : 1645007859000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1656438437791968045,
          "uri" : "https://developer.arm.com/documentation/101604/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core",
        "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "JñZ1xkfzhvh16qOl",
        "urihash" : "JñZ1xkfzhvh16qOl",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "virtual priority ; registers ; configurations ; CPU interface ; direct injection ; SEIs ; EL2 ; PRIbits ; identifier",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "attachmentparentid" : 5043797,
        "parentitem" : "610115969ebe3a7dbd3a7a53",
        "concepts" : "virtual priority ; registers ; configurations ; CPU interface ; direct injection ; SEIs ; EL2 ; PRIbits ; identifier",
        "documenttype" : "html",
        "isattachment" : "5043797",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080648000,
        "permanentid" : "b4443ea24c4162e28bfae97e81919da0d78f492670224e0e99322a168412",
        "syslanguage" : [ "English" ],
        "itemid" : "6101159b9ebe3a7dbd3a7b32",
        "transactionid" : 863678,
        "title" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register ",
        "products" : [ "Cortex-A510" ],
        "date" : 1649080648000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649080648049603319,
        "sysisattachment" : "5043797",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5043797,
        "size" : 2469,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080526464,
        "syssize" : 2469,
        "sysdate" : 1649080648000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 173,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080648049603319,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
        "syscollection" : "default"
      },
      "Title" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/GIC-register-summary/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register",
      "Excerpt" : "This field determines the minimum value of AArch64-ICH_VMCR_EL2.VBPR0. 100 5 virtual pre- ... [18:5] ... Access MRS <Xt>, ICH_VTR_EL2 <systemreg> op0 op1 CRn CRm op2 ICH_VTR_EL2 0b11 0b100 ...",
      "FirstSentences" : "ICH_VTR_EL2, Interrupt Controller VGIC Type Register Reports supported GIC virtualization features. Configurations This register is available in all configurations. Attributes Width 64 Functional ..."
    }, {
      "title" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register",
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "printableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "clickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "excerpt" : "[6] HWEN161 Enable use of PBHA[2] on memory accesses due to page table walks using TTBR1_EL2. ... PSTATE.EL == EL3 then\\n return IMP_ATCR_EL2; MSR S3_4_C15_C7_0, <Xt> if PSTATE.EL == EL0 then\\ ...",
      "firstSentences" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL2 translation regime.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA510 Core",
        "uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CortexA510 Core ",
          "document_number" : "101604",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5043797",
          "sysurihash" : "2PaduqñXDsUmz9e3",
          "urihash" : "2PaduqñXDsUmz9e3",
          "sysuri" : "https://developer.arm.com/documentation/101604/0003/en",
          "systransactionid" : 910248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1621900800000,
          "topparentid" : 5043797,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627461014000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; Non-Confidential ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1656438437000,
          "permanentid" : "8578cedcee036de71e87118ba07859fe75ab0fcddf1d0a3ce8d11fd39eae",
          "syslanguage" : [ "English" ],
          "itemid" : "610115969ebe3a7dbd3a7a53",
          "transactionid" : 910248,
          "title" : "Arm  CortexA510 Core ",
          "products" : [ "Cortex-A510" ],
          "date" : 1656438437000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101604:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1656438437791968045,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1656438418318,
          "syssize" : 4881,
          "sysdate" : 1656438437000,
          "haslayout" : "1",
          "topparent" : "5043797",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5043797,
          "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
          "wordcount" : 328,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
          "document_revision" : "0003-16",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1656438437000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101604/0003/?lang=en",
          "modified" : 1645007859000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1656438437791968045,
          "uri" : "https://developer.arm.com/documentation/101604/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA510 Core",
        "Uri" : "https://developer.arm.com/documentation/101604/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101604/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 30 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register ",
        "document_number" : "101604",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5043797",
        "sysurihash" : "qh11A5vh4eicNDKY",
        "urihash" : "qh11A5vh4eicNDKY",
        "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 5043797,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627461014000,
        "sysconcepts" : "PBHA ; translation ; configurations ; register ; control ; EL2 ; See individual ; group Generic ; memory accesses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "attachmentparentid" : 5043797,
        "parentitem" : "610115969ebe3a7dbd3a7a53",
        "concepts" : "PBHA ; translation ; configurations ; register ; control ; EL2 ; See individual ; group Generic ; memory accesses",
        "documenttype" : "html",
        "isattachment" : "5043797",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080648000,
        "permanentid" : "ce963f117deb1c402f02566fcbc49f8d065dfd6f658a7dc0d49d11d7aad4",
        "syslanguage" : [ "English" ],
        "itemid" : "6101159a9ebe3a7dbd3a7ade",
        "transactionid" : 863678,
        "title" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register ",
        "products" : [ "Cortex-A510" ],
        "date" : 1649080648000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101604:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649080648007473720,
        "sysisattachment" : "5043797",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5043797,
        "size" : 3577,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080526433,
        "syssize" : 3577,
        "sysdate" : 1649080648000,
        "haslayout" : "1",
        "topparent" : "5043797",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043797,
        "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-16",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080648000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
        "modified" : 1645007859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080648007473720,
        "uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
        "syscollection" : "default"
      },
      "Title" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register",
      "Uri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101604/0003/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/AArch64-registers/Generic-system-control-register-summary/IMP-ATCR-EL2--CPU-Auxiliary-Translation-Control-Register",
      "Excerpt" : "[6] HWEN161 Enable use of PBHA[2] on memory accesses due to page table walks using TTBR1_EL2. ... PSTATE.EL == EL3 then\\n return IMP_ATCR_EL2; MSR S3_4_C15_C7_0, <Xt> if PSTATE.EL == EL0 then\\ ...",
      "FirstSentences" : "IMP_ATCR_EL2, CPU Auxiliary Translation Control Register This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL2 translation regime."
    } ],
    "totalNumberOfChildResults" : 129,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "TRCIDR13, ID Register 13 ",
      "document_number" : "101604",
      "document_version" : "0003",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5043797",
      "sysurihash" : "FUTim95dftV0opaI",
      "urihash" : "FUTim95dftV0opaI",
      "sysuri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
      "systransactionid" : 863678,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1621900800000,
      "topparentid" : 5043797,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627461014000,
      "sysconcepts" : "register ; configurations ; trcidr13 ; tracing ; Functional group ; assignments ; Reset ; ID",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
      "attachmentparentid" : 5043797,
      "parentitem" : "610115969ebe3a7dbd3a7a53",
      "concepts" : "register ; configurations ; trcidr13 ; tracing ; Functional group ; assignments ; Reset ; ID",
      "documenttype" : "html",
      "isattachment" : "5043797",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080648000,
      "permanentid" : "254153edc5907f386edf625afce8bb02e0c8c53c77831a0a67eed129a0a1",
      "syslanguage" : [ "English" ],
      "itemid" : "6101159d9ebe3a7dbd3a7bc2",
      "transactionid" : 863678,
      "title" : "TRCIDR13, ID Register 13 ",
      "products" : [ "Cortex-A510" ],
      "date" : 1649080648000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101604:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1649080648112414187,
      "sysisattachment" : "5043797",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5043797,
      "size" : 401,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080526136,
      "syssize" : 401,
      "sysdate" : 1649080648000,
      "haslayout" : "1",
      "topparent" : "5043797",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5043797,
      "content_description" : "This manual is for the Cortex-A510 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "wordcount" : 45,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
      "document_revision" : "0003-16",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080648000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
      "modified" : 1645007859000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080648112414187,
      "uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
      "syscollection" : "default"
    },
    "Title" : "TRCIDR13, ID Register 13",
    "Uri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "PrintableUri" : "https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "ClickUri" : "https://developer.arm.com/documentation/101604/0003/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101604/0003/en/External-registers/ETE-register-summary/TRCIDR13--ID-Register-13",
    "Excerpt" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. ... Configurations This register is available in all configurations.",
    "FirstSentences" : "TRCIDR13, ID Register 13 Returns the tracing capabilities of the trace unit. Configurations This register is available in all configurations. Attributes Width 32 Functional group ETE Register ..."
  }, {
    "title" : "Software Lock Status Register",
    "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/software-lock-status-register",
    "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/software-lock-status-register",
    "clickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/software-lock-status-register?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/software-lock-status-register",
    "excerpt" : "Software Lock Status Register The TRCLSR determines if the software lock is ... Usage constraints There are no usage constraints. ... Configurations Available in all configurations.",
    "firstSentences" : "Software Lock Status Register The TRCLSR determines if the software lock is implemented and indicates the current status of the software lock. Usage constraints There are no usage constraints.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
      "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "orqTgðñVUNy8z7EJ",
        "urihash" : "orqTgðñVUNy8z7EJ",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114660000,
        "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de012a3736a0d2e861bff",
        "transactionid" : 902343,
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114660000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114660922913481,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4409,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610738,
        "syssize" : 4409,
        "sysdate" : 1655114660000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114660000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114660922913481,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
      "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
    },
    "childResults" : [ {
      "title" : "OS Lock Access Register",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/os-lock-access-register",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/os-lock-access-register",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/os-lock-access-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/os-lock-access-register",
      "excerpt" : "OS Lock Access Register The TRCOSLAR sets and clears the OS Lock, to lock out external ... Usage constraints There are no usage constraints. ... Configurations Available in all configurations.",
      "firstSentences" : "OS Lock Access Register The TRCOSLAR sets and clears the OS Lock, to lock out external debugger accesses to the Cortex-R8 processor ETM registers. Usage constraints There are no usage constraints.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "document_number" : "100400",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3447206",
          "sysurihash" : "orqTgðñVUNy8z7EJ",
          "urihash" : "orqTgðñVUNy8z7EJ",
          "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
          "systransactionid" : 902343,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554467268000,
          "topparentid" : 3447206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307666000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114660000,
          "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de012a3736a0d2e861bff",
          "transactionid" : 902343,
          "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-R8" ],
          "date" : 1655114660000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100400:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114660922913481,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4409,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114610738,
          "syssize" : 4409,
          "sysdate" : 1655114660000,
          "haslayout" : "1",
          "topparent" : "3447206",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447206,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114660000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100400/0003/?lang=en",
          "modified" : 1655114596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114660922913481,
          "uri" : "https://developer.arm.com/documentation/100400/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "OS Lock Access Register ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "jzmedLgKZSwb0Grk",
        "urihash" : "jzmedLgKZSwb0Grk",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/os-lock-access-register",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "usage constraints ; assignments ; configurations ; registers ; accesses ; WO Reset ; R8 processor ; WI",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "attachmentparentid" : 3447206,
        "parentitem" : "5e7de012a3736a0d2e861bff",
        "concepts" : "usage constraints ; assignments ; configurations ; registers ; accesses ; WO Reset ; R8 processor ; WI",
        "documenttype" : "html",
        "isattachment" : "3447206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114658000,
        "permanentid" : "75b17b093a0bfe4364e1b1067df28bacf796a19a38ad1062cab7b5f562ee",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de014a3736a0d2e861d27",
        "transactionid" : 902343,
        "title" : "OS Lock Access Register ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114658000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114658187938098,
        "sysisattachment" : "3447206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447206,
        "size" : 670,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/os-lock-access-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610628,
        "syssize" : 670,
        "sysdate" : 1655114658000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 61,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/os-lock-access-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/embedded-trace-macrocell/register-descriptions/os-lock-access-register?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114658187938098,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/os-lock-access-register",
        "syscollection" : "default"
      },
      "Title" : "OS Lock Access Register",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/os-lock-access-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/os-lock-access-register",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/os-lock-access-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/os-lock-access-register",
      "Excerpt" : "OS Lock Access Register The TRCOSLAR sets and clears the OS Lock, to lock out external ... Usage constraints There are no usage constraints. ... Configurations Available in all configurations.",
      "FirstSentences" : "OS Lock Access Register The TRCOSLAR sets and clears the OS Lock, to lock out external debugger accesses to the Cortex-R8 processor ETM registers. Usage constraints There are no usage constraints."
    }, {
      "title" : "FPU register summary",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/floating-point-unit-programmers-model/fpu-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/floating-point-unit-programmers-model/fpu-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/floating-point-unit-programmers-model/fpu-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/floating-point-unit-programmers-model/fpu-register-summary",
      "excerpt" : "FPU register summary Summary of the FPU system registers. ... All FPU system registers are 32-bit wide. ... Reserved register addresses are RAZ\\/WI. ... accessing the FPU system registers.",
      "firstSentences" : "FPU register summary Summary of the FPU system registers. All FPU system registers are 32-bit wide. Reserved register addresses are RAZ\\/WI. Table 5-2 FPU system registers Name Type Reset ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "document_number" : "100400",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3447206",
          "sysurihash" : "orqTgðñVUNy8z7EJ",
          "urihash" : "orqTgðñVUNy8z7EJ",
          "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
          "systransactionid" : 902343,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554467268000,
          "topparentid" : 3447206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307666000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114660000,
          "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de012a3736a0d2e861bff",
          "transactionid" : 902343,
          "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-R8" ],
          "date" : 1655114660000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100400:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114660922913481,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4409,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114610738,
          "syssize" : 4409,
          "sysdate" : 1655114660000,
          "haslayout" : "1",
          "topparent" : "3447206",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447206,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114660000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100400/0003/?lang=en",
          "modified" : 1655114596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114660922913481,
          "uri" : "https://developer.arm.com/documentation/100400/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "FPU register summary ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "uozQñ8ñjTzCRQzlI",
        "urihash" : "uozQñ8ñjTzCRQzlI",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/floating-point-unit-programmers-model/fpu-register-summary",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "See Floating-Point ; Manual Armv7 ; system registers ; RO ; Processor modes ; Type Reset ; subsections ; WI",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "attachmentparentid" : 3447206,
        "parentitem" : "5e7de012a3736a0d2e861bff",
        "concepts" : "See Floating-Point ; Manual Armv7 ; system registers ; RO ; Processor modes ; Type Reset ; subsections ; WI",
        "documenttype" : "html",
        "isattachment" : "3447206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114658000,
        "permanentid" : "4d6bad619c52512eb1a48c5aa599c25b407ef3f6cc2dca8c23b4cf1aa5ec",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de013a3736a0d2e861c6c",
        "transactionid" : 902343,
        "title" : "FPU register summary ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114658000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114658155678392,
        "sysisattachment" : "3447206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447206,
        "size" : 837,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/floating-point-unit-programmers-model/fpu-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610581,
        "syssize" : 837,
        "sysdate" : 1655114658000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/floating-point-unit-programmers-model/fpu-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/floating-point-unit-programmers-model/fpu-register-summary?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114658155678392,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en/floating-point-unit-programmers-model/fpu-register-summary",
        "syscollection" : "default"
      },
      "Title" : "FPU register summary",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en/floating-point-unit-programmers-model/fpu-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/floating-point-unit-programmers-model/fpu-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/floating-point-unit-programmers-model/fpu-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/floating-point-unit-programmers-model/fpu-register-summary",
      "Excerpt" : "FPU register summary Summary of the FPU system registers. ... All FPU system registers are 32-bit wide. ... Reserved register addresses are RAZ\\/WI. ... accessing the FPU system registers.",
      "FirstSentences" : "FPU register summary Summary of the FPU system registers. All FPU system registers are 32-bit wide. Reserved register addresses are RAZ\\/WI. Table 5-2 FPU system registers Name Type Reset ..."
    }, {
      "title" : "Accessing the FPU registers",
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/floating-point-unit-programmers-model/fpu-register-summary/accessing-the-fpu-registers",
      "printableUri" : "https://developer.arm.com/documentation/100400/0003/en/floating-point-unit-programmers-model/fpu-register-summary/accessing-the-fpu-registers",
      "clickUri" : "https://developer.arm.com/documentation/100400/0003/floating-point-unit-programmers-model/fpu-register-summary/accessing-the-fpu-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/floating-point-unit-programmers-model/fpu-register-summary/accessing-the-fpu-registers",
      "excerpt" : "Accessing the FPU registers Access to the FPU registers is controlled by the CPACR. ... To use the FPU, you must define the CPACR and Floating-Point Exception Register (FPEXC) registers to ...",
      "firstSentences" : "Accessing the FPU registers Access to the FPU registers is controlled by the CPACR. To use the FPU, you must define the CPACR and Floating-Point Exception Register (FPEXC) registers to enable the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "document_number" : "100400",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3447206",
          "sysurihash" : "orqTgðñVUNy8z7EJ",
          "urihash" : "orqTgðñVUNy8z7EJ",
          "sysuri" : "https://developer.arm.com/documentation/100400/0003/en",
          "systransactionid" : 902343,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1554467268000,
          "topparentid" : 3447206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307666000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114660000,
          "permanentid" : "c67b666673d0cf06d925cec7a3e9f306b70dc21c61d0222087c9ab03b785",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de012a3736a0d2e861bff",
          "transactionid" : 902343,
          "title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-R8" ],
          "date" : 1655114660000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "100400:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114660922913481,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4409,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114610738,
          "syssize" : 4409,
          "sysdate" : 1655114660000,
          "haslayout" : "1",
          "topparent" : "3447206",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447206,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114660000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100400/0003/?lang=en",
          "modified" : 1655114596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114660922913481,
          "uri" : "https://developer.arm.com/documentation/100400/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100400/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100400/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-R8 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-R8 MPCore Processor Technical Reference Manual Copyright 2015-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Accessing the FPU registers ",
        "document_number" : "100400",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3447206",
        "sysurihash" : "Hyi8YIQð6ClT2qPk",
        "urihash" : "Hyi8YIQð6ClT2qPk",
        "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/floating-point-unit-programmers-model/fpu-register-summary/accessing-the-fpu-registers",
        "systransactionid" : 902343,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1554467268000,
        "topparentid" : 3447206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307666000,
        "sysconcepts" : "FPU registers ; CPACR",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
        "attachmentparentid" : 3447206,
        "parentitem" : "5e7de012a3736a0d2e861bff",
        "concepts" : "FPU registers ; CPACR",
        "documenttype" : "html",
        "isattachment" : "3447206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114658000,
        "permanentid" : "2c0669726ef40cac333c7961dcdfde458d2f1c969aa7ca93b4cf415a2b5e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de013a3736a0d2e861c6e",
        "transactionid" : 902343,
        "title" : "Accessing the FPU registers ",
        "products" : [ "Cortex-R8" ],
        "date" : 1655114658000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "100400:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114658121396330,
        "sysisattachment" : "3447206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447206,
        "size" : 439,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100400/0003/floating-point-unit-programmers-model/fpu-register-summary/accessing-the-fpu-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114610581,
        "syssize" : 439,
        "sysdate" : 1655114658000,
        "haslayout" : "1",
        "topparent" : "3447206",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447206,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/floating-point-unit-programmers-model/fpu-register-summary/accessing-the-fpu-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100400/0003/floating-point-unit-programmers-model/fpu-register-summary/accessing-the-fpu-registers?lang=en",
        "modified" : 1655114596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114658121396330,
        "uri" : "https://developer.arm.com/documentation/100400/0003/en/floating-point-unit-programmers-model/fpu-register-summary/accessing-the-fpu-registers",
        "syscollection" : "default"
      },
      "Title" : "Accessing the FPU registers",
      "Uri" : "https://developer.arm.com/documentation/100400/0003/en/floating-point-unit-programmers-model/fpu-register-summary/accessing-the-fpu-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/floating-point-unit-programmers-model/fpu-register-summary/accessing-the-fpu-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100400/0003/floating-point-unit-programmers-model/fpu-register-summary/accessing-the-fpu-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/floating-point-unit-programmers-model/fpu-register-summary/accessing-the-fpu-registers",
      "Excerpt" : "Accessing the FPU registers Access to the FPU registers is controlled by the CPACR. ... To use the FPU, you must define the CPACR and Floating-Point Exception Register (FPEXC) registers to ...",
      "FirstSentences" : "Accessing the FPU registers Access to the FPU registers is controlled by the CPACR. To use the FPU, you must define the CPACR and Floating-Point Exception Register (FPEXC) registers to enable the ..."
    } ],
    "totalNumberOfChildResults" : 391,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Software Lock Status Register ",
      "document_number" : "100400",
      "document_version" : "0003",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3447206",
      "sysurihash" : "SFmba85Oh2nxbOuX",
      "urihash" : "SFmba85Oh2nxbOuX",
      "sysuri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/software-lock-status-register",
      "systransactionid" : 902343,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1554467268000,
      "topparentid" : 3447206,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585307666000,
      "sysconcepts" : "software lock ; usage constraints ; assignments ; configurations ; interface ; RO Reset ; SLI ; WI ; determines",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589" ],
      "attachmentparentid" : 3447206,
      "parentitem" : "5e7de012a3736a0d2e861bff",
      "concepts" : "software lock ; usage constraints ; assignments ; configurations ; interface ; RO Reset ; SLI ; WI ; determines",
      "documenttype" : "html",
      "isattachment" : "3447206",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114658000,
      "permanentid" : "c0404d8e0c16b3fd047fd81342583c3b7b7fac72ac0dc908f0db26564604",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7de014a3736a0d2e861d36",
      "transactionid" : 902343,
      "title" : "Software Lock Status Register ",
      "products" : [ "Cortex-R8" ],
      "date" : 1655114658000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Real-time Processors" ],
      "document_id" : "100400:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114658229342011,
      "sysisattachment" : "3447206",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3447206,
      "size" : 867,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/software-lock-status-register?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114610613,
      "syssize" : 867,
      "sysdate" : 1655114658000,
      "haslayout" : "1",
      "topparent" : "3447206",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3447206,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "Arm Cortex-R8 MPCore Technical Reference Manual (TRM) providing reference information on the processor design, implementation, registers, and interfaces. The guide includes documentation on the Memory Protection Unit (MPU), interrupt controller, debug, level 1 and level 2 interfaces.",
      "wordcount" : 69,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114658000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/software-lock-status-register?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100400/0003/embedded-trace-macrocell/register-descriptions/software-lock-status-register?lang=en",
      "modified" : 1655114596000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114658229342011,
      "uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/software-lock-status-register",
      "syscollection" : "default"
    },
    "Title" : "Software Lock Status Register",
    "Uri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/software-lock-status-register",
    "PrintableUri" : "https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/software-lock-status-register",
    "ClickUri" : "https://developer.arm.com/documentation/100400/0003/embedded-trace-macrocell/register-descriptions/software-lock-status-register?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100400/0003/en/embedded-trace-macrocell/register-descriptions/software-lock-status-register",
    "Excerpt" : "Software Lock Status Register The TRCLSR determines if the software lock is ... Usage constraints There are no usage constraints. ... Configurations Available in all configurations.",
    "FirstSentences" : "Software Lock Status Register The TRCLSR determines if the software lock is implemented and indicates the current status of the software lock. Usage constraints There are no usage constraints."
  }, {
    "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60b871f615ea424a9cf05728",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "excerpt" : "Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... ARM Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... LES-PRE-20349 Confidentiality Status",
    "firstSentences" : "ARM® Cortex-A34 Processor Revision: r0p1 Technical Reference Manual Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100246_0001_00_en ARM® Cortex-A34 Processor",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100246/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100246/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
      "firstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
        "document_number" : "100246",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4611252",
        "sysurihash" : "ðlðwYwIF2Qw1qBrr",
        "urihash" : "ðlðwYwIF2Qw1qBrr",
        "sysuri" : "https://developer.arm.com/documentation/100246/0001/en",
        "systransactionid" : 902341,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488644449000,
        "topparentid" : 4611252,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622700530000,
        "sysconcepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
        "concepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114515000,
        "permanentid" : "788b1f1c9f547009251a86b3020234c888e5241d13c1ed71f1c2a4ab80b1",
        "syslanguage" : [ "English" ],
        "itemid" : "60b871f215ea424a9cf05577",
        "transactionid" : 902341,
        "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
        "products" : [ "Cortex-A34" ],
        "date" : 1655114515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100246:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114515039084929,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4208,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114510308,
        "syssize" : 4208,
        "sysdate" : 1655114515000,
        "haslayout" : "1",
        "topparent" : "4611252",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4611252,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 279,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100246/0001/?lang=en",
        "modified" : 1655114486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114515039084929,
        "uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100246/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
      "FirstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Revisions/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "excerpt" : "Trace ID Register. ... CTI Peripheral Identification Register 2. r0p1 Bits [9:0] updated in CPTR_EL3. ... Cross trigger register summary. ... GIC signals. ... All versions Revisions Cortex-A34",
      "firstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table B-1 Issue 0000-00 Change Location Affects First release for r0p0. - - Table B-2 Issue 0001-00 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "firstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "document_number" : "100246",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4611252",
          "sysurihash" : "ðlðwYwIF2Qw1qBrr",
          "urihash" : "ðlðwYwIF2Qw1qBrr",
          "sysuri" : "https://developer.arm.com/documentation/100246/0001/en",
          "systransactionid" : 902341,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1488644449000,
          "topparentid" : 4611252,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1622700530000,
          "sysconcepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
          "concepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114515000,
          "permanentid" : "788b1f1c9f547009251a86b3020234c888e5241d13c1ed71f1c2a4ab80b1",
          "syslanguage" : [ "English" ],
          "itemid" : "60b871f215ea424a9cf05577",
          "transactionid" : 902341,
          "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A34" ],
          "date" : 1655114515000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100246:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114515039084929,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114510308,
          "syssize" : 4208,
          "sysdate" : 1655114515000,
          "haslayout" : "1",
          "topparent" : "4611252",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4611252,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114515000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100246/0001/?lang=en",
          "modified" : 1655114486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114515039084929,
          "uri" : "https://developer.arm.com/documentation/100246/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "FirstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "100246",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4611252",
        "sysurihash" : "pTa3GxMxpkrIRgðc",
        "urihash" : "pTa3GxMxpkrIRgðc",
        "sysuri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
        "systransactionid" : 902341,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488644449000,
        "topparentid" : 4611252,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622700530000,
        "sysconcepts" : "register ; EL1 ; GIC signals ; Multiprocessor Affinity ; Interface Identification ; technical changes ; nVSEI ; nREI",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
        "attachmentparentid" : 4611252,
        "parentitem" : "60b871f215ea424a9cf05577",
        "concepts" : "register ; EL1 ; GIC signals ; Multiprocessor Affinity ; Interface Identification ; technical changes ; nVSEI ; nREI",
        "documenttype" : "html",
        "isattachment" : "4611252",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114515000,
        "permanentid" : "e6a0312741fdefa206e5e7141b78dc3f71662b7c0639a52f3d40fccdb766",
        "syslanguage" : [ "English" ],
        "itemid" : "60b871f615ea424a9cf0570a",
        "transactionid" : 902341,
        "title" : "Revisions ",
        "products" : [ "Cortex-A34" ],
        "date" : 1655114515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100246:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114515176842031,
        "sysisattachment" : "4611252",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4611252,
        "size" : 1085,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Revisions/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114510308,
        "syssize" : 1085,
        "sysdate" : 1655114515000,
        "haslayout" : "1",
        "topparent" : "4611252",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4611252,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Revisions/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100246/0001/Appendices/Revisions/Revisions?lang=en",
        "modified" : 1655114486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114515176842031,
        "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Revisions/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices/Revisions/Revisions",
      "Excerpt" : "Trace ID Register. ... CTI Peripheral Identification Register 2. r0p1 Bits [9:0] updated in CPTR_EL3. ... Cross trigger register summary. ... GIC signals. ... All versions Revisions Cortex-A34",
      "FirstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table B-1 Issue 0000-00 Change Location Affects First release for r0p0. - - Table B-2 Issue 0001-00 ..."
    }, {
      "title" : "Appendices",
      "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "printableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "clickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "excerpt" : "Appendices Table of Contents A Signal Descriptions About the signal descriptions Processor configuration signals Clock signals Reset signals GIC ... B Revisions Revisions Appendices Cortex-A34",
      "firstSentences" : "Appendices Table of Contents A Signal Descriptions About the signal descriptions Processor configuration signals Clock signals Reset signals GIC signals Generic Timer signals Power management ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "firstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "document_number" : "100246",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4611252",
          "sysurihash" : "ðlðwYwIF2Qw1qBrr",
          "urihash" : "ðlðwYwIF2Qw1qBrr",
          "sysuri" : "https://developer.arm.com/documentation/100246/0001/en",
          "systransactionid" : 902341,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1488644449000,
          "topparentid" : 4611252,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1622700530000,
          "sysconcepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
          "concepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114515000,
          "permanentid" : "788b1f1c9f547009251a86b3020234c888e5241d13c1ed71f1c2a4ab80b1",
          "syslanguage" : [ "English" ],
          "itemid" : "60b871f215ea424a9cf05577",
          "transactionid" : 902341,
          "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A34" ],
          "date" : 1655114515000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100246:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114515039084929,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114510308,
          "syssize" : 4208,
          "sysdate" : 1655114515000,
          "haslayout" : "1",
          "topparent" : "4611252",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4611252,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114515000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100246/0001/?lang=en",
          "modified" : 1655114486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114515039084929,
          "uri" : "https://developer.arm.com/documentation/100246/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "FirstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Appendices ",
        "document_number" : "100246",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4611252",
        "sysurihash" : "LXmeK4l3nEaGJGtE",
        "urihash" : "LXmeK4l3nEaGJGtE",
        "sysuri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
        "systransactionid" : 902341,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488644449000,
        "topparentid" : 4611252,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622700530000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
        "attachmentparentid" : 4611252,
        "parentitem" : "60b871f215ea424a9cf05577",
        "documenttype" : "html",
        "isattachment" : "4611252",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114515000,
        "permanentid" : "e85f02d58b6d86a2309b2e6dc1e43725252fa295b0177434f129a4ac9c03",
        "syslanguage" : [ "English", "Catalan" ],
        "itemid" : "60b871f615ea424a9cf056f0",
        "transactionid" : 902341,
        "title" : "Appendices ",
        "products" : [ "Cortex-A34" ],
        "date" : 1655114515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100246:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114515091589484,
        "sysisattachment" : "4611252",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4611252,
        "size" : 551,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114510308,
        "syssize" : 551,
        "sysdate" : 1655114515000,
        "haslayout" : "1",
        "topparent" : "4611252",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4611252,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100246/0001/Appendices?lang=en",
        "modified" : 1655114486000,
        "latest_version" : "true",
        "language" : [ "English", "Catalan" ],
        "sysrowid" : 1655114515091589484,
        "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
        "syscollection" : "default"
      },
      "Title" : "Appendices",
      "Uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "ClickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices",
      "Excerpt" : "Appendices Table of Contents A Signal Descriptions About the signal descriptions Processor configuration signals Clock signals Reset signals GIC ... B Revisions Revisions Appendices Cortex-A34",
      "FirstSentences" : "Appendices Table of Contents A Signal Descriptions About the signal descriptions Processor configuration signals Clock signals Reset signals GIC signals Generic Timer signals Power management ..."
    }, {
      "title" : "Signal Descriptions",
      "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "printableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "clickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Signal-Descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "excerpt" : "AXI interface signals. ... ETM signals. ... PMU interface signals. ... CTI interface signals. ... DFT interface signals. ... MBIST interface signals. ... Signal Descriptions Cortex-A34",
      "firstSentences" : "Signal Descriptions This appendix describes the signals at the external interfaces of the processor. It contains the following sections: About the signal descriptions. Processor configuration ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "firstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "document_number" : "100246",
          "document_version" : "0001",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4611252",
          "sysurihash" : "ðlðwYwIF2Qw1qBrr",
          "urihash" : "ðlðwYwIF2Qw1qBrr",
          "sysuri" : "https://developer.arm.com/documentation/100246/0001/en",
          "systransactionid" : 902341,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1488644449000,
          "topparentid" : 4611252,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1622700530000,
          "sysconcepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
          "concepts" : "Non-Confidential ; Confidential First ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114515000,
          "permanentid" : "788b1f1c9f547009251a86b3020234c888e5241d13c1ed71f1c2a4ab80b1",
          "syslanguage" : [ "English" ],
          "itemid" : "60b871f215ea424a9cf05577",
          "transactionid" : 902341,
          "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A34" ],
          "date" : 1655114515000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100246:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114515039084929,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114510308,
          "syssize" : 4208,
          "sysdate" : 1655114515000,
          "haslayout" : "1",
          "topparent" : "4611252",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4611252,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114515000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100246/0001/?lang=en",
          "modified" : 1655114486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114515039084929,
          "uri" : "https://developer.arm.com/documentation/100246/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100246/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100246/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A34 Processor Technical Reference Manual ...",
        "FirstSentences" : "ARM\\u00AE Cortex-A34 Processor Technical Reference Manual Revision r0p1 Copyright \\u00A9 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Signal Descriptions ",
        "document_number" : "100246",
        "document_version" : "0001",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4611252",
        "sysurihash" : "As5znD6Oð8VTFBT6",
        "urihash" : "As5znD6Oð8VTFBT6",
        "sysuri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
        "systransactionid" : 902341,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1488644449000,
        "topparentid" : 4611252,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622700530000,
        "sysconcepts" : "interface signals ; Broadcast",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
        "attachmentparentid" : 4611252,
        "parentitem" : "60b871f215ea424a9cf05577",
        "concepts" : "interface signals ; Broadcast",
        "documenttype" : "html",
        "isattachment" : "4611252",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114515000,
        "permanentid" : "17c73a3461db462f82c5aa83898ee2916de3a8aecf4bfa08b6120089734e",
        "syslanguage" : [ "English" ],
        "itemid" : "60b871f615ea424a9cf056f1",
        "transactionid" : 902341,
        "title" : "Signal Descriptions ",
        "products" : [ "Cortex-A34" ],
        "date" : 1655114515000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100246:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114515045536164,
        "sysisattachment" : "4611252",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4611252,
        "size" : 645,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Signal-Descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114510308,
        "syssize" : 645,
        "sysdate" : 1655114515000,
        "haslayout" : "1",
        "topparent" : "4611252",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4611252,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114515000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Signal-Descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100246/0001/Appendices/Signal-Descriptions?lang=en",
        "modified" : 1655114486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114515045536164,
        "uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
        "syscollection" : "default"
      },
      "Title" : "Signal Descriptions",
      "Uri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/100246/0001/Appendices/Signal-Descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/Appendices/Signal-Descriptions",
      "Excerpt" : "AXI interface signals. ... ETM signals. ... PMU interface signals. ... CTI interface signals. ... DFT interface signals. ... MBIST interface signals. ... Signal Descriptions Cortex-A34",
      "FirstSentences" : "Signal Descriptions This appendix describes the signals at the external interfaces of the processor. It contains the following sections: About the signal descriptions. Processor configuration ..."
    } ],
    "totalNumberOfChildResults" : 355,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Cortex-A34 Processor Technical Reference Manual ",
      "document_number" : "100246",
      "document_version" : "0001",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4611252",
      "sysauthor" : "ARM",
      "sysurihash" : "j7XBBxðe1DL2O7cE",
      "urihash" : "j7XBBxðe1DL2O7cE",
      "sysuri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
      "systransactionid" : 902341,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1488644449000,
      "topparentid" : 4611252,
      "numberofpages" : 568,
      "sysconcepts" : "usage constraints ; instructions ; registers ; configurations ; reset ; Advances SIMD ; interfacing ; translations ; A34 processor ; L2 caches ; power domains ; configuration notes ; condition codes ; signals ; trace unit ; maintenance operations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572" ],
      "attachmentparentid" : 4611252,
      "parentitem" : "60b871f215ea424a9cf05577",
      "concepts" : "usage constraints ; instructions ; registers ; configurations ; reset ; Advances SIMD ; interfacing ; translations ; A34 processor ; L2 caches ; power domains ; configuration notes ; condition codes ; signals ; trace unit ; maintenance operations",
      "documenttype" : "pdf",
      "isattachment" : "4611252",
      "sysindexeddate" : 1655114517000,
      "permanentid" : "48dc5e852ec17b3047f3eaac2805316993ddc89010cbd40e9e71ddaa117a",
      "syslanguage" : [ "English" ],
      "itemid" : "60b871f615ea424a9cf05728",
      "transactionid" : 902341,
      "title" : "ARM Cortex-A34 Processor Technical Reference Manual ",
      "subject" : "Cortex-A34 Technical Reference Manual. TRM. This book gives reference documentation for the Cortex-A34 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
      "date" : 1655114517000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100246:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114517454978166,
      "sysisattachment" : "4611252",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4611252,
      "size" : 2476957,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60b871f615ea424a9cf05728",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114514899,
      "syssubject" : "Cortex-A34 Technical Reference Manual. TRM. This book gives reference documentation for the Cortex-A34 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
      "syssize" : 2476957,
      "sysdate" : 1655114517000,
      "topparent" : "4611252",
      "author" : "ARM",
      "label_version" : "r0p1",
      "systopparentid" : 4611252,
      "content_description" : "This Technical Reference Manual is for the Cortex-A34 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 4963,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A34" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114517000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60b871f615ea424a9cf05728",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114517454978166,
      "uri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Cortex-A34 Processor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60b871f615ea424a9cf05728",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100246/0001/en/pdf/cortex_a34_trm_100246_0001_00_en.pdf",
    "Excerpt" : "Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... ARM Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... LES-PRE-20349 Confidentiality Status",
    "FirstSentences" : "ARM® Cortex-A34 Processor Revision: r0p1 Technical Reference Manual Copyright © 2016, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100246_0001_00_en ARM® Cortex-A34 Processor"
  }, {
    "title" : "c13 registers",
    "uri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c13-registers",
    "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c13-registers",
    "clickUri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/c13-registers?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c13-registers",
    "excerpt" : "c13 registers The processor can access different 32-bit wide system registers. ... Registers where CRn has the value thirteen are called c13 registers.",
    "firstSentences" : "c13 registers The processor can access different 32-bit wide system registers. Registers where CRn has the value thirteen are called c13 registers. The following table shows the 32-bit wide system ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "MjgOb8RMzkrIzVAñ",
        "urihash" : "MjgOb8RMzkrIzVAñ",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca40cbfe76649ba525d9",
        "transactionid" : 902340,
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441893387701,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4287,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429983,
        "syssize" : 4287,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 283,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441893387701,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
    },
    "childResults" : [ {
      "title" : "CHI interface signals",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/appendices/signal-descriptions/chi-interface-signals",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/appendices/signal-descriptions/chi-interface-signals",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/appendices/signal-descriptions/chi-interface-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/appendices/signal-descriptions/chi-interface-signals",
      "excerpt" : "CHI interface signals The CHI protocol supports clock, configuration, data handling, and address map ... This interface exists only if the processor is configured to have the CHI interface.",
      "firstSentences" : "CHI interface signals The CHI protocol supports clock, configuration, data handling, and address map signals when the processor uses this protocol for the master memory interface. This interface ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "document_number" : "100241",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4194177",
          "sysurihash" : "MjgOb8RMzkrIzVAñ",
          "urihash" : "MjgOb8RMzkrIzVAñ",
          "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
          "systransactionid" : 902340,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549271399000,
          "topparentid" : 4194177,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302080000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114442000,
          "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca40cbfe76649ba525d9",
          "transactionid" : 902340,
          "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1655114441000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100241:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114441893387701,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4287,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114429983,
          "syssize" : 4287,
          "sysdate" : 1655114441000,
          "haslayout" : "1",
          "topparent" : "4194177",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4194177,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114442000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100241/0100/?lang=en",
          "modified" : 1655114399000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114441893387701,
          "uri" : "https://developer.arm.com/documentation/100241/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CHI interface signals ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "TJzpUgR7n2oOeyCs",
        "urihash" : "TJzpUgR7n2oOeyCs",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/appendices/signal-descriptions/chi-interface-signals",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "link active ; Signal Direction ; CHI interface ; Output Request ; Input Cortex ; clock ; memory ; configuration ; virtual channel ; payload TXREQLCRDV ; Node Identifier ; data handling",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 4194177,
        "parentitem" : "5e7dca40cbfe76649ba525d9",
        "concepts" : "link active ; Signal Direction ; CHI interface ; Output Request ; Input Cortex ; clock ; memory ; configuration ; virtual channel ; payload TXREQLCRDV ; Node Identifier ; data handling",
        "documenttype" : "html",
        "isattachment" : "4194177",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "9961f689a6740ba786daf4bd756375bddffb172fa57b0b65a98263afddd6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca42cbfe76649ba52788",
        "transactionid" : 902340,
        "title" : "CHI interface signals ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441367030854,
        "sysisattachment" : "4194177",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4194177,
        "size" : 4017,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/appendices/signal-descriptions/chi-interface-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429951,
        "syssize" : 4017,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 174,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/appendices/signal-descriptions/chi-interface-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/appendices/signal-descriptions/chi-interface-signals?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441367030854,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en/appendices/signal-descriptions/chi-interface-signals",
        "syscollection" : "default"
      },
      "Title" : "CHI interface signals",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en/appendices/signal-descriptions/chi-interface-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/appendices/signal-descriptions/chi-interface-signals",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/appendices/signal-descriptions/chi-interface-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/appendices/signal-descriptions/chi-interface-signals",
      "Excerpt" : "CHI interface signals The CHI protocol supports clock, configuration, data handling, and address map ... This interface exists only if the processor is configured to have the CHI interface.",
      "FirstSentences" : "CHI interface signals The CHI protocol supports clock, configuration, data handling, and address map signals when the processor uses this protocol for the master memory interface. This interface ..."
    }, {
      "title" : "Configuration options for the ETM unit and trace resources",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
      "excerpt" : "Configuration options for the ETM unit and trace resources The ETM unit is configurable. ... The processor implements options for the ETM unit and its resources.",
      "firstSentences" : "Configuration options for the ETM unit and trace resources The ETM unit is configurable. The processor implements options for the ETM unit and its resources. Table C3-1 Configuration of trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "document_number" : "100241",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4194177",
          "sysurihash" : "MjgOb8RMzkrIzVAñ",
          "urihash" : "MjgOb8RMzkrIzVAñ",
          "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
          "systransactionid" : 902340,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549271399000,
          "topparentid" : 4194177,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302080000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114442000,
          "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca40cbfe76649ba525d9",
          "transactionid" : 902340,
          "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1655114441000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100241:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114441893387701,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4287,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114429983,
          "syssize" : 4287,
          "sysdate" : 1655114441000,
          "haslayout" : "1",
          "topparent" : "4194177",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4194177,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114442000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100241/0100/?lang=en",
          "modified" : 1655114399000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114441893387701,
          "uri" : "https://developer.arm.com/documentation/100241/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configuration options for the ETM unit and trace resources ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "rToekCorkza2v1Ru",
        "urihash" : "rToekCorkza2v1Ru",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "ETM unit ; instruction tracing ; Context ID comparators ; Data address ; Configuration options ; cycle ; Exception levels ; EL0 ; Low-power behavior ; Global timestamp ; minimum threshold",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 4194177,
        "parentitem" : "5e7dca40cbfe76649ba525d9",
        "concepts" : "ETM unit ; instruction tracing ; Context ID comparators ; Data address ; Configuration options ; cycle ; Exception levels ; EL0 ; Low-power behavior ; Global timestamp ; minimum threshold",
        "documenttype" : "html",
        "isattachment" : "4194177",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "f73a326f615646c9483c5d33c8d842e4e9eddb96578df1f4ae54a1876d0b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca42cbfe76649ba526ce",
        "transactionid" : 902340,
        "title" : "Configuration options for the ETM unit and trace resources ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441361823405,
        "sysisattachment" : "4194177",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4194177,
        "size" : 2044,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429811,
        "syssize" : 2044,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 113,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441361823405,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
        "syscollection" : "default"
      },
      "Title" : "Configuration options for the ETM unit and trace resources",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm/configuration-options-for-the-etm-unit-and-trace-resources",
      "Excerpt" : "Configuration options for the ETM unit and trace resources The ETM unit is configurable. ... The processor implements options for the ETM unit and its resources.",
      "FirstSentences" : "Configuration options for the ETM unit and trace resources The ETM unit is configurable. The processor implements options for the ETM unit and its resources. Table C3-1 Configuration of trace ..."
    }, {
      "title" : "Integration Instruction ATB Data Register",
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
      "printableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
      "clickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/integration-instruction-atb-data-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
      "excerpt" : "[31:5] ... Reserved, res0. ... The TRCITIDATAR can be accessed through the external debug interface, offset 0xEEC. ... Integration Instruction ATB Data Register Cortex-A32",
      "firstSentences" : "Integration Instruction ATB Data Register The TRCITIDATAR characteristics are: Purpose Sets the state of the ATDATAMn output pins shown in the following table. Usage constraints Available when bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "document_number" : "100241",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4194177",
          "sysurihash" : "MjgOb8RMzkrIzVAñ",
          "urihash" : "MjgOb8RMzkrIzVAñ",
          "sysuri" : "https://developer.arm.com/documentation/100241/0100/en",
          "systransactionid" : 902340,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549271399000,
          "topparentid" : 4194177,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302080000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114442000,
          "permanentid" : "d569e4b5d8d0b42f5bd958b1875c3259eeb7ae3680f387820e293df8b3a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca40cbfe76649ba525d9",
          "transactionid" : 902340,
          "title" : "Arm Cortex-A32 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1655114441000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100241:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114441893387701,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4287,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114429983,
          "syssize" : 4287,
          "sysdate" : 1655114441000,
          "haslayout" : "1",
          "topparent" : "4194177",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4194177,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114442000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100241/0100/?lang=en",
          "modified" : 1655114399000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114441893387701,
          "uri" : "https://developer.arm.com/documentation/100241/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100241/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100241/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Integration Instruction ATB Data Register ",
        "document_number" : "100241",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4194177",
        "sysurihash" : "7wP4jñvVsqSh8dPV",
        "urihash" : "7wP4jñvVsqSh8dPV",
        "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
        "systransactionid" : 902340,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549271399000,
        "topparentid" : 4194177,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302080000,
        "sysconcepts" : "output pins ; register ; configurations ; offset 0xEEC ; Figure C10 ; See ETM ; Usage constraints ; ATB Data ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 4194177,
        "parentitem" : "5e7dca40cbfe76649ba525d9",
        "concepts" : "output pins ; register ; configurations ; offset 0xEEC ; Figure C10 ; See ETM ; Usage constraints ; ATB Data ; assignments",
        "documenttype" : "html",
        "isattachment" : "4194177",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114442000,
        "permanentid" : "01cc5a5b394a2ae2e085a7bc89aa89b491d8642e546d946bc91e076e866e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca42cbfe76649ba5274f",
        "transactionid" : 902340,
        "title" : "Integration Instruction ATB Data Register ",
        "products" : [ "Cortex-A32" ],
        "date" : 1655114441000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100241:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114441334723176,
        "sysisattachment" : "4194177",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4194177,
        "size" : 1070,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/integration-instruction-atb-data-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114429826,
        "syssize" : 1070,
        "sysdate" : 1655114441000,
        "haslayout" : "1",
        "topparent" : "4194177",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4194177,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114442000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/integration-instruction-atb-data-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100241/0100/debug/etm-registers/integration-instruction-atb-data-register?lang=en",
        "modified" : 1655114399000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114441334723176,
        "uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
        "syscollection" : "default"
      },
      "Title" : "Integration Instruction ATB Data Register",
      "Uri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
      "ClickUri" : "https://developer.arm.com/documentation/100241/0100/debug/etm-registers/integration-instruction-atb-data-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/debug/etm-registers/integration-instruction-atb-data-register",
      "Excerpt" : "[31:5] ... Reserved, res0. ... The TRCITIDATAR can be accessed through the external debug interface, offset 0xEEC. ... Integration Instruction ATB Data Register Cortex-A32",
      "FirstSentences" : "Integration Instruction ATB Data Register The TRCITIDATAR characteristics are: Purpose Sets the state of the ATDATAMn output pins shown in the following table. Usage constraints Available when bit ..."
    } ],
    "totalNumberOfChildResults" : 338,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "c13 registers ",
      "document_number" : "100241",
      "document_version" : "0100",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4194177",
      "sysurihash" : "mvVINowzjgpXqjYd",
      "urihash" : "mvVINowzjgpXqjYd",
      "sysuri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c13-registers",
      "systransactionid" : 902340,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549271399000,
      "topparentid" : 4194177,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585302080000,
      "sysconcepts" : "registers ; c13 ; AArch32 state",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
      "attachmentparentid" : 4194177,
      "parentitem" : "5e7dca40cbfe76649ba525d9",
      "concepts" : "registers ; c13 ; AArch32 state",
      "documenttype" : "html",
      "isattachment" : "4194177",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114442000,
      "permanentid" : "30072a2b76f27d43ed59945f99f34bca914954ac5973338491d5bfce2863",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dca41cbfe76649ba52646",
      "transactionid" : 902340,
      "title" : "c13 registers ",
      "products" : [ "Cortex-A32" ],
      "date" : 1655114441000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "100241:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114441370782599,
      "sysisattachment" : "4194177",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4194177,
      "size" : 800,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/c13-registers?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114429592,
      "syssize" : 800,
      "sysdate" : 1655114441000,
      "haslayout" : "1",
      "topparent" : "4194177",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4194177,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-A32 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 80,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114442000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/c13-registers?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100241/0100/register-descriptions/aarch32-system-registers/c13-registers?lang=en",
      "modified" : 1655114399000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114441370782599,
      "uri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c13-registers",
      "syscollection" : "default"
    },
    "Title" : "c13 registers",
    "Uri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c13-registers",
    "PrintableUri" : "https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c13-registers",
    "ClickUri" : "https://developer.arm.com/documentation/100241/0100/register-descriptions/aarch32-system-registers/c13-registers?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100241/0100/en/register-descriptions/aarch32-system-registers/c13-registers",
    "Excerpt" : "c13 registers The processor can access different 32-bit wide system registers. ... Registers where CRn has the value thirteen are called c13 registers.",
    "FirstSentences" : "c13 registers The processor can access different 32-bit wide system registers. Registers where CRn has the value thirteen are called c13 registers. The following table shows the 32-bit wide system ..."
  }, {
    "title" : "AXI privilege information",
    "uri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/axi-master-interface/axi-privilege-information",
    "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/axi-master-interface/axi-privilege-information",
    "clickUri" : "https://developer.arm.com/documentation/100236/0100/functional-description/axi-master-interface/axi-privilege-information?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/functional-description/axi-master-interface/axi-privilege-information",
    "excerpt" : "AXI privilege information AXI provides information about the privilege level of an access on the ... However, when accesses might be cached or merged together, the resulting transaction can ...",
    "firstSentences" : "AXI privilege information AXI provides information about the privilege level of an access on the ARPROTM[0] and AWPROTM[0] signals. However, when accesses might be cached or merged together, the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 160,
    "percentScore" : 28.462723,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "tkpriPUATLv0Dtmh",
        "urihash" : "tkpriPUATLv0Dtmh",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114349000,
        "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd03f7158f500bd5c4a5f",
        "transactionid" : 902337,
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114349000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114349910778213,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114327143,
        "syssize" : 4343,
        "sysdate" : 1655114349000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 287,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114349000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114349910778213,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
    },
    "childResults" : [ {
      "title" : "Auxiliary Control Register, EL1",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch64-system-registers/auxiliary-control-register--el1",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch64-system-registers/auxiliary-control-register--el1",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch64-system-registers/auxiliary-control-register--el1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch64-system-registers/auxiliary-control-register--el1",
      "excerpt" : "Auxiliary Control Register, EL1 ACTLR_EL1 The processor does not implement the ACTLR_EL1 register. ... This register is always res0. ... Auxiliary Control Register, EL1 Cortex-A35",
      "firstSentences" : "Auxiliary Control Register, EL1 ACTLR_EL1 The processor does not implement the ACTLR_EL1 register. This register is always res0. Auxiliary Control Register, EL1 Cortex-A35",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "document_number" : "100236",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3439500",
          "sysurihash" : "tkpriPUATLv0Dtmh",
          "urihash" : "tkpriPUATLv0Dtmh",
          "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
          "systransactionid" : 902337,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549268538000,
          "topparentid" : 3439500,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585238079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114349000,
          "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7cd03f7158f500bd5c4a5f",
          "transactionid" : 902337,
          "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1655114349000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100236:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114349910778213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114327143,
          "syssize" : 4343,
          "sysdate" : 1655114349000,
          "haslayout" : "1",
          "topparent" : "3439500",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439500,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100236/0100/?lang=en",
          "modified" : 1655114265000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114349910778213,
          "uri" : "https://developer.arm.com/documentation/100236/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Auxiliary Control Register, EL1 ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "E5vlfBHQvbhEDpfs",
        "urihash" : "E5vlfBHQvbhEDpfs",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch64-system-registers/auxiliary-control-register--el1",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "res0 ; register",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439500,
        "parentitem" : "5e7cd03f7158f500bd5c4a5f",
        "concepts" : "res0 ; register",
        "documenttype" : "html",
        "isattachment" : "3439500",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114348000,
        "permanentid" : "133bf10079a20c259d5a7f29dab63eedff57a8141a6b7d7ea1788cf2feee",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd0407158f500bd5c4b4a",
        "transactionid" : 902337,
        "title" : "Auxiliary Control Register, EL1 ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114348000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114348649351494,
        "sysisattachment" : "3439500",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439500,
        "size" : 171,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch64-system-registers/auxiliary-control-register--el1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114326502,
        "syssize" : 171,
        "sysdate" : 1655114348000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114348000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch64-system-registers/auxiliary-control-register--el1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/register-descriptions/aarch64-system-registers/auxiliary-control-register--el1?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114348649351494,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch64-system-registers/auxiliary-control-register--el1",
        "syscollection" : "default"
      },
      "Title" : "Auxiliary Control Register, EL1",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch64-system-registers/auxiliary-control-register--el1",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch64-system-registers/auxiliary-control-register--el1",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch64-system-registers/auxiliary-control-register--el1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch64-system-registers/auxiliary-control-register--el1",
      "Excerpt" : "Auxiliary Control Register, EL1 ACTLR_EL1 The processor does not implement the ACTLR_EL1 register. ... This register is always res0. ... Auxiliary Control Register, EL1 Cortex-A35",
      "FirstSentences" : "Auxiliary Control Register, EL1 ACTLR_EL1 The processor does not implement the ACTLR_EL1 register. This register is always res0. Auxiliary Control Register, EL1 Cortex-A35"
    }, {
      "title" : "c15 registers",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c15-registers",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c15-registers",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c15-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c15-registers",
      "excerpt" : "c15 registers The processor can access different 32-bit wide system registers. ... Registers where CRn has the value fifteen are called c15 registers.",
      "firstSentences" : "c15 registers The processor can access different 32-bit wide system registers. Registers where CRn has the value fifteen are called c15 registers. The following table shows the 32-bit wide system ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "document_number" : "100236",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3439500",
          "sysurihash" : "tkpriPUATLv0Dtmh",
          "urihash" : "tkpriPUATLv0Dtmh",
          "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
          "systransactionid" : 902337,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549268538000,
          "topparentid" : 3439500,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585238079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114349000,
          "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7cd03f7158f500bd5c4a5f",
          "transactionid" : 902337,
          "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1655114349000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100236:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114349910778213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114327143,
          "syssize" : 4343,
          "sysdate" : 1655114349000,
          "haslayout" : "1",
          "topparent" : "3439500",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439500,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100236/0100/?lang=en",
          "modified" : 1655114265000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114349910778213,
          "uri" : "https://developer.arm.com/documentation/100236/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "c15 registers ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "mkoNxP677NvnPwzD",
        "urihash" : "mkoNxP677NvnPwzD",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c15-registers",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "c15 registers ; reset ; interface ; configuration ; Auxiliary Control ; summary Op1 ; AArch32 state ; CBAR",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439500,
        "parentitem" : "5e7cd03f7158f500bd5c4a5f",
        "concepts" : "c15 registers ; reset ; interface ; configuration ; Auxiliary Control ; summary Op1 ; AArch32 state ; CBAR",
        "documenttype" : "html",
        "isattachment" : "3439500",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114348000,
        "permanentid" : "7f4be87241163a68414641d189700d23d6b563d29f9b89a0786f9db9019d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd03f7158f500bd5c4ace",
        "transactionid" : 902337,
        "title" : "c15 registers ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114348000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114348648222850,
        "sysisattachment" : "3439500",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439500,
        "size" : 1608,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c15-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114326721,
        "syssize" : 1608,
        "sysdate" : 1655114348000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 93,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114348000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c15-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/register-descriptions/aarch32-system-registers/c15-registers?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114348648222850,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c15-registers",
        "syscollection" : "default"
      },
      "Title" : "c15 registers",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c15-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c15-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/c15-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/c15-registers",
      "Excerpt" : "c15 registers The processor can access different 32-bit wide system registers. ... Registers where CRn has the value fifteen are called c15 registers.",
      "FirstSentences" : "c15 registers The processor can access different 32-bit wide system registers. Registers where CRn has the value fifteen are called c15 registers. The following table shows the 32-bit wide system ..."
    }, {
      "title" : "Interrupt Status Register",
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/interrupt-status-register",
      "printableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/interrupt-status-register",
      "clickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/interrupt-status-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/interrupt-status-register",
      "excerpt" : "I, [7] IRQ pending bit. ... 1 An FIQ interrupt is pending. ... [5:0] ... Reserved, res0. ... To access the ISR: MRC p15, 0, <Rt>, c12, c1, 1; Read ISR into Rt Register access is encoded as ...",
      "firstSentences" : "Interrupt Status Register The ISR characteristics are: Purpose Shows whether an IRQ, FIQ, or external abort is pending. An indicated pending abort might be a physical abort or a virtual abort.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 160,
      "percentScore" : 28.462723,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "document_number" : "100236",
          "document_version" : "0100",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "3439500",
          "sysurihash" : "tkpriPUATLv0Dtmh",
          "urihash" : "tkpriPUATLv0Dtmh",
          "sysuri" : "https://developer.arm.com/documentation/100236/0100/en",
          "systransactionid" : 902337,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549268538000,
          "topparentid" : 3439500,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585238079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1655114349000,
          "permanentid" : "f2401412ba429106c6dd12f6cd87d2095983a2b4c445f509669198035741",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7cd03f7158f500bd5c4a5f",
          "transactionid" : 902337,
          "title" : "Arm Cortex-A35 Processor Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1655114349000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application Processors" ],
          "document_id" : "100236:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655114349910778213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655114327143,
          "syssize" : 4343,
          "sysdate" : 1655114349000,
          "haslayout" : "1",
          "topparent" : "3439500",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439500,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655114349000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100236/0100/?lang=en",
          "modified" : 1655114265000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655114349910778213,
          "uri" : "https://developer.arm.com/documentation/100236/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100236/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100236/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interrupt Status Register ",
        "document_number" : "100236",
        "document_version" : "0100",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "3439500",
        "sysurihash" : "9ðmJFWdbaq4iHQP7",
        "urihash" : "9ðmJFWdbaq4iHQP7",
        "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/interrupt-status-register",
        "systransactionid" : 902337,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549268538000,
        "topparentid" : 3439500,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585238079000,
        "sysconcepts" : "RO RO ; pending ; register ; EL1 ; ISR ; EL3 ; EL0 ; IRQ ; Non-secure states ; Usage constraints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439500,
        "parentitem" : "5e7cd03f7158f500bd5c4a5f",
        "concepts" : "RO RO ; pending ; register ; EL1 ; ISR ; EL3 ; EL0 ; IRQ ; Non-secure states ; Usage constraints",
        "documenttype" : "html",
        "isattachment" : "3439500",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1655114348000,
        "permanentid" : "f578f51925be540fe34ab95cf814cb10fc7732c47911d8556dfea3722f42",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7cd0407158f500bd5c4b16",
        "transactionid" : 902337,
        "title" : "Interrupt Status Register ",
        "products" : [ "Cortex-A35" ],
        "date" : 1655114348000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application Processors" ],
        "document_id" : "100236:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114348617297117,
        "sysisattachment" : "3439500",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439500,
        "size" : 1210,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/interrupt-status-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114326627,
        "syssize" : 1210,
        "sysdate" : 1655114348000,
        "haslayout" : "1",
        "topparent" : "3439500",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439500,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 100,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114348000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/interrupt-status-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100236/0100/register-descriptions/aarch32-system-registers/interrupt-status-register?lang=en",
        "modified" : 1655114265000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114348617297117,
        "uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/interrupt-status-register",
        "syscollection" : "default"
      },
      "Title" : "Interrupt Status Register",
      "Uri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/interrupt-status-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/interrupt-status-register",
      "ClickUri" : "https://developer.arm.com/documentation/100236/0100/register-descriptions/aarch32-system-registers/interrupt-status-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/register-descriptions/aarch32-system-registers/interrupt-status-register",
      "Excerpt" : "I, [7] IRQ pending bit. ... 1 An FIQ interrupt is pending. ... [5:0] ... Reserved, res0. ... To access the ISR: MRC p15, 0, <Rt>, c12, c1, 1; Read ISR into Rt Register access is encoded as ...",
      "FirstSentences" : "Interrupt Status Register The ISR characteristics are: Purpose Shows whether an IRQ, FIQ, or external abort is pending. An indicated pending abort might be a physical abort or a virtual abort."
    } ],
    "totalNumberOfChildResults" : 557,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AXI privilege information ",
      "document_number" : "100236",
      "document_version" : "0100",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "3439500",
      "sysurihash" : "K71AyPXm0eB5qoT5",
      "urihash" : "K71AyPXm0eB5qoT5",
      "sysuri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/axi-master-interface/axi-privilege-information",
      "systransactionid" : 902337,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549268538000,
      "topparentid" : 3439500,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585238079000,
      "sysconcepts" : "transaction ; accesses ; AXI ; data combined ; signals",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
      "attachmentparentid" : 3439500,
      "parentitem" : "5e7cd03f7158f500bd5c4a5f",
      "concepts" : "transaction ; accesses ; AXI ; data combined ; signals",
      "documenttype" : "html",
      "isattachment" : "3439500",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1655114348000,
      "permanentid" : "31247c31412fdbbfcc753af9ee5bdd076936b1aad1f822391ab189d61bad",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7cd03f7158f500bd5c4aa2",
      "transactionid" : 902337,
      "title" : "AXI privilege information ",
      "products" : [ "Cortex-A35" ],
      "date" : 1655114348000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application Processors" ],
      "document_id" : "100236:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114348656277098,
      "sysisattachment" : "3439500",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3439500,
      "size" : 1405,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100236/0100/functional-description/axi-master-interface/axi-privilege-information?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114326846,
      "syssize" : 1405,
      "sysdate" : 1655114348000,
      "haslayout" : "1",
      "topparent" : "3439500",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3439500,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-A35 processor. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 94,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114348000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100236/0100/functional-description/axi-master-interface/axi-privilege-information?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100236/0100/functional-description/axi-master-interface/axi-privilege-information?lang=en",
      "modified" : 1655114265000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114348656277098,
      "uri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/axi-master-interface/axi-privilege-information",
      "syscollection" : "default"
    },
    "Title" : "AXI privilege information",
    "Uri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/axi-master-interface/axi-privilege-information",
    "PrintableUri" : "https://developer.arm.com/documentation/100236/0100/en/functional-description/axi-master-interface/axi-privilege-information",
    "ClickUri" : "https://developer.arm.com/documentation/100236/0100/functional-description/axi-master-interface/axi-privilege-information?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100236/0100/en/functional-description/axi-master-interface/axi-privilege-information",
    "Excerpt" : "AXI privilege information AXI provides information about the privilege level of an access on the ... However, when accesses might be cached or merged together, the resulting transaction can ...",
    "FirstSentences" : "AXI privilege information AXI provides information about the privilege level of an access on the ARPROTM[0] and AWPROTM[0] signals. However, when accesses might be cached or merged together, the ..."
  }, {
    "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/genc006911/a/en/pdf/BP132-DC-11001-r0p1-00rel0_errata.pdf",
    "printableUri" : "https://developer.arm.com/documentation/genc006911/a/en/pdf/BP132-DC-11001-r0p1-00rel0_errata.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f27dfc63951795e690a6e7c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc006911/a/en/pdf/BP132-DC-11001-r0p1-00rel0_errata.pdf",
    "excerpt" : "The document title ... A concise explanation of your comments ... PR222-GENC-006911 ... Non Confidential ... © Copyright ARM Limited 2006. ... All rights reserved. ... Page 3 of 12 ... 8",
    "firstSentences" : "Date of Issue:01-Feb-2006 AMBA 3 AXI™ Asynchronous Bridge (BP132) Document Revision 2.0 ARM Errata Notice PrimeCell® Infrastructure AMBA 3 AXI™ Asynchronous Bridge (BP132) Errata Notice This ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/genc006911/a/en",
      "printableUri" : "https://developer.arm.com/documentation/genc006911/a/en",
      "clickUri" : "https://developer.arm.com/documentation/genc006911/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc006911/a/en",
      "excerpt" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 3 AXI ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice ",
        "document_number" : "genc006911",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3837162",
        "sysurihash" : "JrLAOaDqXFRywchc",
        "urihash" : "JrLAOaDqXFRywchc",
        "sysuri" : "https://developer.arm.com/documentation/genc006911/a/en",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595466061000,
        "topparentid" : 3837162,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596448710000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717563000,
        "permanentid" : "b841d799f251a76a87d7489da4f50dd1e165a40fbc62bf4a911184a673fa",
        "syslanguage" : [ "English" ],
        "itemid" : "5f27dfc63951795e690a6e7a",
        "transactionid" : 861258,
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice ",
        "products" : [ "AXI" ],
        "date" : 1648717563000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "genc006911:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717563473671472,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 233,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/genc006911/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717562219,
        "syssize" : 233,
        "sysdate" : 1648717563000,
        "haslayout" : "1",
        "topparent" : "3837162",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3837162,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p1 of BP132.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717563000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/genc006911/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/genc006911/a/?lang=en",
        "modified" : 1642580283000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717563473671472,
        "uri" : "https://developer.arm.com/documentation/genc006911/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/genc006911/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/genc006911/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/genc006911/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc006911/a/en",
      "Excerpt" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 3 AXI ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/genc006911/a/en",
      "printableUri" : "https://developer.arm.com/documentation/genc006911/a/en",
      "clickUri" : "https://developer.arm.com/documentation/genc006911/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc006911/a/en",
      "excerpt" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice This document is only available in a PDF version. ... Click Download to view.",
      "firstSentences" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 3 AXI ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice ",
        "document_number" : "genc006911",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3837162",
        "sysurihash" : "JrLAOaDqXFRywchc",
        "urihash" : "JrLAOaDqXFRywchc",
        "sysuri" : "https://developer.arm.com/documentation/genc006911/a/en",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595466061000,
        "topparentid" : 3837162,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596448710000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717563000,
        "permanentid" : "b841d799f251a76a87d7489da4f50dd1e165a40fbc62bf4a911184a673fa",
        "syslanguage" : [ "English" ],
        "itemid" : "5f27dfc63951795e690a6e7a",
        "transactionid" : 861258,
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice ",
        "products" : [ "AXI" ],
        "date" : 1648717563000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "genc006911:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717563473671472,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 233,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/genc006911/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717562219,
        "syssize" : 233,
        "sysdate" : 1648717563000,
        "haslayout" : "1",
        "topparent" : "3837162",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3837162,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p1 of BP132.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717563000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/genc006911/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/genc006911/a/?lang=en",
        "modified" : 1642580283000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717563473671472,
        "uri" : "https://developer.arm.com/documentation/genc006911/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/genc006911/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/genc006911/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/genc006911/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc006911/a/en",
      "Excerpt" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice This document is only available in a PDF version. ... Click Download to view.",
      "FirstSentences" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 3 AXI ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice ",
      "document_number" : "genc006911",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3837162",
      "sysurihash" : "vHð7kXq2ShlpzKzw",
      "urihash" : "vHð7kXq2ShlpzKzw",
      "sysuri" : "https://developer.arm.com/documentation/genc006911/a/en/pdf/BP132-DC-11001-r0p1-00rel0_errata.pdf",
      "systransactionid" : 861258,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595466061000,
      "topparentid" : 3837162,
      "numberofpages" : 12,
      "sysconcepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
      "attachmentparentid" : 3837162,
      "parentitem" : "5f27dfc63951795e690a6e7a",
      "concepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
      "documenttype" : "pdf",
      "isattachment" : "3837162",
      "sysindexeddate" : 1648717563000,
      "permanentid" : "a7bd576a4f4227ed435181503f01d102b1a102db333f82b9bc898a23731c",
      "syslanguage" : [ "English" ],
      "itemid" : "5f27dfc63951795e690a6e7c",
      "transactionid" : 861258,
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice ",
      "date" : 1648717563000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "genc006911:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717563603636739,
      "sysisattachment" : "3837162",
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "sysattachmentparentid" : 3837162,
      "size" : 23793,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f27dfc63951795e690a6e7c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717563302,
      "syssize" : 23793,
      "sysdate" : 1648717563000,
      "topparent" : "3837162",
      "label_version" : "a",
      "systopparentid" : 3837162,
      "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p1 of BP132.",
      "wordcount" : 254,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717563000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f27dfc63951795e690a6e7c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717563603636739,
      "uri" : "https://developer.arm.com/documentation/genc006911/a/en/pdf/BP132-DC-11001-r0p1-00rel0_errata.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/genc006911/a/en/pdf/BP132-DC-11001-r0p1-00rel0_errata.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/genc006911/a/en/pdf/BP132-DC-11001-r0p1-00rel0_errata.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f27dfc63951795e690a6e7c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc006911/a/en/pdf/BP132-DC-11001-r0p1-00rel0_errata.pdf",
    "Excerpt" : "The document title ... A concise explanation of your comments ... PR222-GENC-006911 ... Non Confidential ... © Copyright ARM Limited 2006. ... All rights reserved. ... Page 3 of 12 ... 8",
    "FirstSentences" : "Date of Issue:01-Feb-2006 AMBA 3 AXI™ Asynchronous Bridge (BP132) Document Revision 2.0 ARM Errata Notice PrimeCell® Infrastructure AMBA 3 AXI™ Asynchronous Bridge (BP132) Errata Notice This ..."
  }, {
    "title" : "What is the CLI option --pareto-metric BwCycMemBlkH used for?",
    "uri" : "https://developer.arm.com/documentation/ka002160/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002160/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002160/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002160/1-0/en",
    "excerpt" : "Article ID: KA002160 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 ... In particular we have found that this benefits the MobileNetV2 networks by up to 30% at a ... KBA",
    "firstSentences" : "Article ID: KA002160 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential Answer When compiling some networks with Vela for Shared SRAM ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What is the CLI option --pareto-metric BwCycMemBlkH used for? ",
      "document_number" : "ka002160",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4600854",
      "sysurihash" : "UPIaðWðjXTHUeQwe",
      "urihash" : "UPIaðWðjXTHUeQwe",
      "sysuri" : "https://developer.arm.com/documentation/ka002160/1-0/en",
      "systransactionid" : 861258,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1626355808000,
      "topparentid" : 4600854,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1626355910000,
      "sysconcepts" : "MobileNetV2 networks ; inference ; cost",
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba087cd74e712c449720f" ],
      "concepts" : "MobileNetV2 networks ; inference ; cost",
      "documenttype" : "html",
      "sysindexeddate" : 1648717551000,
      "permanentid" : "505618faae1d7388ee117a5b8f241e5260f47ad2753b1e24706e1d8de64a",
      "syslanguage" : [ "English" ],
      "itemid" : "60f038c63d73a34b640e0dca",
      "transactionid" : 861258,
      "title" : "What is the CLI option --pareto-metric BwCycMemBlkH used for? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML005", "ML006" ],
      "date" : 1648717551000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002160:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717551463793445,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 584,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002160/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717548683,
      "syssize" : 584,
      "sysdate" : 1648717551000,
      "haslayout" : "1",
      "topparent" : "4600854",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4600854,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 69,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Machine Learning|Ethos-U|Ethos-U Functional Model" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717551000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002160/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002160/1-0/?lang=en",
      "modified" : 1626355910000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717551463793445,
      "uri" : "https://developer.arm.com/documentation/ka002160/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is the CLI option --pareto-metric BwCycMemBlkH used for?",
    "Uri" : "https://developer.arm.com/documentation/ka002160/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002160/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002160/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002160/1-0/en",
    "Excerpt" : "Article ID: KA002160 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 ... In particular we have found that this benefits the MobileNetV2 networks by up to 30% at a ... KBA",
    "FirstSentences" : "Article ID: KA002160 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential Answer When compiling some networks with Vela for Shared SRAM ..."
  }, {
    "title" : "AMBA Test Interface Controller Data Sheet",
    "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e147588295d1e18d34e47",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "excerpt" : "Where the term ARM is used it means “ARM or any of its subsidiaries as appropriate”. ... All rights reserved. ... DDI 0043E DDI 0043E ... Web Address ... http://www.arm.com ... 1.3 ... 1-6",
    "firstSentences" : "AMBA Test Interface Controller Copyright © 1995-1997 ARM Limited. All rights reserved. DDI 0043E Data Sheet ii AMBA Test Interface Controller Data Sheet Copyright © 1995-1997 ARM Limited. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Test Interface Controller Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
      "excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Test Interface Controller Data Sheet ",
        "document_number" : "ddi0043",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4876904",
        "sysurihash" : "au5WjCPPn1ñ1HqeO",
        "urihash" : "au5WjCPPn1ñ1HqeO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185273264000,
        "topparentid" : 4876904,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369653000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717525000,
        "permanentid" : "6252138c8a6abf4ca7997d46bf0ddf79bd0d26fd13b09c9b388baffa6a6e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e147588295d1e18d34e3f",
        "transactionid" : 861258,
        "title" : "AMBA Test Interface Controller Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1648717525000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0043:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717525053817602,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1943,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717523914,
        "syssize" : 1943,
        "sysdate" : 1648717525000,
        "haslayout" : "1",
        "topparent" : "4876904",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876904,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717525000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0043/e/?lang=en",
        "modified" : 1638963555000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717525053817602,
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Test Interface Controller Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
      "Excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "AMBA Test Interface Controller",
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "excerpt" : "Chapter 1. ... AMBA Test Interface Controller The Test Interface Controller is a state machine that ... It controls the External Bus Interface (EBI) to sample or drive the ASB data bus BD.",
      "firstSentences" : "Chapter 1. AMBA Test Interface Controller The Test Interface Controller is a state machine that provides an AMBA bus master for system test. It controls the External Bus Interface (EBI) to sample ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Test Interface Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Test Interface Controller Data Sheet ",
          "document_number" : "ddi0043",
          "document_version" : "e",
          "content_type" : "Datasheet",
          "systopparent" : "4876904",
          "sysurihash" : "au5WjCPPn1ñ1HqeO",
          "urihash" : "au5WjCPPn1ñ1HqeO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "systransactionid" : 861258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185273264000,
          "topparentid" : 4876904,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369653000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717525000,
          "permanentid" : "6252138c8a6abf4ca7997d46bf0ddf79bd0d26fd13b09c9b388baffa6a6e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e147588295d1e18d34e3f",
          "transactionid" : 861258,
          "title" : "AMBA Test Interface Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648717525000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0043:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717525053817602,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1943,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717523914,
          "syssize" : 1943,
          "sysdate" : 1648717525000,
          "haslayout" : "1",
          "topparent" : "4876904",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876904,
          "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717525000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0043/e/?lang=en",
          "modified" : 1638963555000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717525053817602,
          "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Test Interface Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "Excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Test Interface Controller ",
        "document_number" : "ddi0043",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4876904",
        "sysurihash" : "BzKubpljSvouFlGl",
        "urihash" : "BzKubpljSvouFlGl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185273264000,
        "topparentid" : 4876904,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369653000,
        "sysconcepts" : "Interface Controller ; AMBA ; state machine ; EBI",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876904,
        "parentitem" : "5e8e147588295d1e18d34e3f",
        "concepts" : "Interface Controller ; AMBA ; state machine ; EBI",
        "documenttype" : "html",
        "isattachment" : "4876904",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717525000,
        "permanentid" : "d65573854caa5dad05701fa8cf83fa630ded9455d7f79b8aefd8f2adc5dd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e147588295d1e18d34e41",
        "transactionid" : 861258,
        "title" : "AMBA Test Interface Controller ",
        "products" : [ "AMBA" ],
        "date" : 1648717525000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0043:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717525237052659,
        "sysisattachment" : "4876904",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876904,
        "size" : 357,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717523914,
        "syssize" : 357,
        "sysdate" : 1648717525000,
        "haslayout" : "1",
        "topparent" : "4876904",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876904,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
        "wordcount" : 38,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717525000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0043/e/amba-test-interface-controller?lang=en",
        "modified" : 1638963555000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717525237052659,
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
        "syscollection" : "default"
      },
      "Title" : "AMBA Test Interface Controller",
      "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "Excerpt" : "Chapter 1. ... AMBA Test Interface Controller The Test Interface Controller is a state machine that ... It controls the External Bus Interface (EBI) to sample or drive the ASB data bus BD.",
      "FirstSentences" : "Chapter 1. AMBA Test Interface Controller The Test Interface Controller is a state machine that provides an AMBA bus master for system test. It controls the External Bus Interface (EBI) to sample ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "excerpt" : "Functional Description The Test Interface Controller has two fundamental modes of ... system test. ... The default bus master is selected during reset, when an AMBA system is in low power mode ...",
      "firstSentences" : "Functional Description The Test Interface Controller has two fundamental modes of operation: default bus master. system test. The default bus master is selected during reset, when an AMBA system ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Test Interface Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Test Interface Controller Data Sheet ",
          "document_number" : "ddi0043",
          "document_version" : "e",
          "content_type" : "Datasheet",
          "systopparent" : "4876904",
          "sysurihash" : "au5WjCPPn1ñ1HqeO",
          "urihash" : "au5WjCPPn1ñ1HqeO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "systransactionid" : 861258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185273264000,
          "topparentid" : 4876904,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369653000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717525000,
          "permanentid" : "6252138c8a6abf4ca7997d46bf0ddf79bd0d26fd13b09c9b388baffa6a6e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e147588295d1e18d34e3f",
          "transactionid" : 861258,
          "title" : "AMBA Test Interface Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648717525000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0043:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717525053817602,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1943,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717523914,
          "syssize" : 1943,
          "sysdate" : 1648717525000,
          "haslayout" : "1",
          "topparent" : "4876904",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876904,
          "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717525000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0043/e/?lang=en",
          "modified" : 1638963555000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717525053817602,
          "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Test Interface Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "Excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0043",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4876904",
        "sysurihash" : "HxuW2zIzmgE9EyAB",
        "urihash" : "HxuW2zIzmgE9EyAB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185273264000,
        "topparentid" : 4876904,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369653000,
        "sysconcepts" : "bus master ; TIC ; AMBA ; TREQB ; TREQA ; TACK signal ; ADDRESS vector ; Inputs Outputs ; external tester ; data transfers",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876904,
        "parentitem" : "5e8e147588295d1e18d34e3f",
        "concepts" : "bus master ; TIC ; AMBA ; TREQB ; TREQA ; TACK signal ; ADDRESS vector ; Inputs Outputs ; external tester ; data transfers",
        "documenttype" : "html",
        "isattachment" : "4876904",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717525000,
        "permanentid" : "641859bc6eece94d1c7df0df9ebe11f25fc09c3d722721e45ef38ab5151e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e147588295d1e18d34e44",
        "transactionid" : 861258,
        "title" : "Functional Description ",
        "products" : [ "AMBA" ],
        "date" : 1648717525000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0043:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717525209162586,
        "sysisattachment" : "4876904",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876904,
        "size" : 1093,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717523914,
        "syssize" : 1093,
        "sysdate" : 1648717525000,
        "haslayout" : "1",
        "topparent" : "4876904",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876904,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
        "wordcount" : 96,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717525000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
        "modified" : 1638963555000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717525209162586,
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "Excerpt" : "Functional Description The Test Interface Controller has two fundamental modes of ... system test. ... The default bus master is selected during reset, when an AMBA system is in low power mode ...",
      "FirstSentences" : "Functional Description The Test Interface Controller has two fundamental modes of operation: default bus master. system test. The default bus master is selected during reset, when an AMBA system ..."
    }, {
      "title" : "Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "excerpt" : "Overview The AMBA Test Interface Controller (TIC) is an ASB bus master that accepts test ... The TIC latches address vectors from the test bus and drives the ASB address bus. ... Figure 1.1.",
      "firstSentences" : "Overview The AMBA Test Interface Controller (TIC) is an ASB bus master that accepts test vectors from the external test bus (the 32-bit external data bus, if available) and initiates bus transfers.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Test Interface Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Test Interface Controller Data Sheet ",
          "document_number" : "ddi0043",
          "document_version" : "e",
          "content_type" : "Datasheet",
          "systopparent" : "4876904",
          "sysurihash" : "au5WjCPPn1ñ1HqeO",
          "urihash" : "au5WjCPPn1ñ1HqeO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "systransactionid" : 861258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185273264000,
          "topparentid" : 4876904,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369653000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717525000,
          "permanentid" : "6252138c8a6abf4ca7997d46bf0ddf79bd0d26fd13b09c9b388baffa6a6e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e147588295d1e18d34e3f",
          "transactionid" : 861258,
          "title" : "AMBA Test Interface Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648717525000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0043:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717525053817602,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1943,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717523914,
          "syssize" : 1943,
          "sysdate" : 1648717525000,
          "haslayout" : "1",
          "topparent" : "4876904",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876904,
          "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717525000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0043/e/?lang=en",
          "modified" : 1638963555000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717525053817602,
          "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Test Interface Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "Excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. ... All rights reserved. ... Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Overview ",
        "document_number" : "ddi0043",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4876904",
        "sysurihash" : "YKAkNlAD9cMYydQP",
        "urihash" : "YKAkNlAD9cMYydQP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185273264000,
        "topparentid" : 4876904,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369653000,
        "sysconcepts" : "data bus ; interface controller ; TIC ; accesses ; ASB ; AMBA ; block diagram ; highest priority",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876904,
        "parentitem" : "5e8e147588295d1e18d34e3f",
        "concepts" : "data bus ; interface controller ; TIC ; accesses ; ASB ; AMBA ; block diagram ; highest priority",
        "documenttype" : "html",
        "isattachment" : "4876904",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717525000,
        "permanentid" : "ad8e18106866fb667f418521dbcda4b0906382706ac05ad91d173f2cd9cd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e147588295d1e18d34e42",
        "transactionid" : 861258,
        "title" : "Overview ",
        "products" : [ "AMBA" ],
        "date" : 1648717525000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0043:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717525126177842,
        "sysisattachment" : "4876904",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876904,
        "size" : 983,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717523914,
        "syssize" : 983,
        "sysdate" : 1648717525000,
        "haslayout" : "1",
        "topparent" : "4876904",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876904,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717525000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0043/e/amba-test-interface-controller/overview?lang=en",
        "modified" : 1638963555000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717525126177842,
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
        "syscollection" : "default"
      },
      "Title" : "Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "Excerpt" : "Overview The AMBA Test Interface Controller (TIC) is an ASB bus master that accepts test ... The TIC latches address vectors from the test bus and drives the ASB address bus. ... Figure 1.1.",
      "FirstSentences" : "Overview The AMBA Test Interface Controller (TIC) is an ASB bus master that accepts test vectors from the external test bus (the 32-bit external data bus, if available) and initiates bus transfers."
    } ],
    "totalNumberOfChildResults" : 8,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA Test Interface Controller Data Sheet ",
      "document_number" : "ddi0043",
      "document_version" : "e",
      "content_type" : "Datasheet",
      "systopparent" : "4876904",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "ru6wMfKyx8ghzznS",
      "urihash" : "ru6wMfKyx8ghzznS",
      "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
      "systransactionid" : 861258,
      "copyright" : "Copyright © 1995-1997 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1185273264000,
      "topparentid" : 4876904,
      "numberofpages" : 16,
      "sysconcepts" : "address vectors ; ARM Limited ; test mode ; data bus ; AMBA systems ; transfers ; signals ; TIC ; HIGH phase ; active LOW ; rising edge ; drives BTRAN ; state machine ; subsequent cycles ; TBUS ; TREQB",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4876904,
      "parentitem" : "5e8e147588295d1e18d34e3f",
      "concepts" : "address vectors ; ARM Limited ; test mode ; data bus ; AMBA systems ; transfers ; signals ; TIC ; HIGH phase ; active LOW ; rising edge ; drives BTRAN ; state machine ; subsequent cycles ; TBUS ; TREQB",
      "documenttype" : "pdf",
      "isattachment" : "4876904",
      "sysindexeddate" : 1648717525000,
      "permanentid" : "b290ab97740568a59a07034f2c5dc476dba1a09875c0e4a9d28e9bf23aaa",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e147588295d1e18d34e47",
      "transactionid" : 861258,
      "title" : "AMBA Test Interface Controller Data Sheet ",
      "date" : 1648717525000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0043:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717525240788627,
      "sysisattachment" : "4876904",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4876904,
      "size" : 122844,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e147588295d1e18d34e47",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717524689,
      "syssize" : 122844,
      "sysdate" : 1648717525000,
      "topparent" : "4876904",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 4876904,
      "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
      "wordcount" : 536,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717525000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e147588295d1e18d34e47",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717525240788627,
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
      "syscollection" : "default"
    },
    "Title" : "AMBA Test Interface Controller Data Sheet",
    "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e147588295d1e18d34e47",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "Excerpt" : "Where the term ARM is used it means “ARM or any of its subsidiaries as appropriate”. ... All rights reserved. ... DDI 0043E DDI 0043E ... Web Address ... http://www.arm.com ... 1.3 ... 1-6",
    "FirstSentences" : "AMBA Test Interface Controller Copyright © 1995-1997 ARM Limited. All rights reserved. DDI 0043E Data Sheet ii AMBA Test Interface Controller Data Sheet Copyright © 1995-1997 ARM Limited. All ..."
  }, {
    "title" : "Interface attributes",
    "uri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "clickUri" : "https://developer.arm.com/documentation/dto0011/a/functional-description/interface-attributes?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "excerpt" : "Interface attributes The master and slave interface attributes for the AXI downwards-synchronizing ... Attribute Description Value Write ID capability The maximum number of different AWID ...",
    "firstSentences" : "Interface attributes The master and slave interface attributes for the AXI downwards-synchronizing bridge are described in: Table 2 Table 3. Attribute Description Value Write ID capability The ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
      "excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
      "firstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
        "document_number" : "dto0011",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993893",
        "sysurihash" : "YYwQPRW4fE3zF7GN",
        "urihash" : "YYwQPRW4fE3zF7GN",
        "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671885000,
        "topparentid" : 4993893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586848476000,
        "sysconcepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "concepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717496000,
        "permanentid" : "53811ff0aa7490b1ed7a7c532e4fe345d23623dac989dc667d9a2dffab0d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9562dc8259fe2368e2bd21",
        "transactionid" : 861257,
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
        "products" : [ "AMBA 3" ],
        "date" : 1648717496000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0011:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717496152667686,
        "navigationhierarchiescontenttype" : "Technical Overview",
        "size" : 360,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717483597,
        "syssize" : 360,
        "sysdate" : 1648717496000,
        "haslayout" : "1",
        "topparent" : "4993893",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993893,
        "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717496000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0011/a/?lang=en",
        "modified" : 1640097116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717496152667686,
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/dto0011/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
      "Excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
      "FirstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ..."
    },
    "childResults" : [ {
      "title" : "AC characteristics",
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/dto0011/a/physical-data/ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "excerpt" : "AC characteristics The downwards-synchronizing bridge adheres to the following timing guidelines. ... The figures refer to the percentage of clock cycle allowed for each function: inputs to ...",
      "firstSentences" : "AC characteristics The downwards-synchronizing bridge adheres to the following timing guidelines. The figures refer to the percentage of clock cycle allowed for each function: inputs to registers ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "firstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0011",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993893",
          "sysurihash" : "YYwQPRW4fE3zF7GN",
          "urihash" : "YYwQPRW4fE3zF7GN",
          "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671885000,
          "topparentid" : 4993893,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586848476000,
          "sysconcepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717496000,
          "permanentid" : "53811ff0aa7490b1ed7a7c532e4fe345d23623dac989dc667d9a2dffab0d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9562dc8259fe2368e2bd21",
          "transactionid" : 861257,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648717496000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0011:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717496152667686,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717483597,
          "syssize" : 360,
          "sysdate" : 1648717496000,
          "haslayout" : "1",
          "topparent" : "4993893",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993893,
          "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
          "wordcount" : 30,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717496000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0011/a/?lang=en",
          "modified" : 1640097116000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717496152667686,
          "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "Excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "FirstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AC characteristics ",
        "document_number" : "dto0011",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993893",
        "sysurihash" : "82ILyAJLXw3obu70",
        "urihash" : "82ILyAJLXw3obu70",
        "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671885000,
        "topparentid" : 4993893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586848476000,
        "sysconcepts" : "fast clock ; rising edge ; timing ; target speed ; Artisan SAGE ; combinatorial paths ; downwards-synchronizing bridge ; constraints",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993893,
        "parentitem" : "5e9562dc8259fe2368e2bd21",
        "concepts" : "fast clock ; rising edge ; timing ; target speed ; Artisan SAGE ; combinatorial paths ; downwards-synchronizing bridge ; constraints",
        "documenttype" : "html",
        "isattachment" : "4993893",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717496000,
        "permanentid" : "eff11f7b50f408f32bd55657ec9143b729e08db02d8bff267539a1e83a75",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9562dc8259fe2368e2bd2d",
        "transactionid" : 861257,
        "title" : "AC characteristics ",
        "products" : [ "AMBA 3" ],
        "date" : 1648717496000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0011:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717496638309818,
        "sysisattachment" : "4993893",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993893,
        "size" : 755,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/physical-data/ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717483597,
        "syssize" : 755,
        "sysdate" : 1648717496000,
        "haslayout" : "1",
        "topparent" : "4993893",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993893,
        "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
        "wordcount" : 81,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717496000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/physical-data/ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0011/a/physical-data/ac-characteristics?lang=en",
        "modified" : 1640097116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717496638309818,
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC characteristics",
      "Uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/physical-data/ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "Excerpt" : "AC characteristics The downwards-synchronizing bridge adheres to the following timing guidelines. ... The figures refer to the percentage of clock cycle allowed for each function: inputs to ...",
      "FirstSentences" : "AC characteristics The downwards-synchronizing bridge adheres to the following timing guidelines. The figures refer to the percentage of clock cycle allowed for each function: inputs to registers ..."
    }, {
      "title" : "Confidentiality status",
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "clickUri" : "https://developer.arm.com/documentation/dto0011/a/preliminary-material/confidentiality-status?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "excerpt" : "Confidentiality status This document is Non-Confidential. ... The right to use, copy and disclose this document may be subject to licence restrictions in ... Confidentiality status AMBA 3",
      "firstSentences" : "Confidentiality status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to licence restrictions in accordance with the terms of the agreement ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "firstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0011",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993893",
          "sysurihash" : "YYwQPRW4fE3zF7GN",
          "urihash" : "YYwQPRW4fE3zF7GN",
          "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671885000,
          "topparentid" : 4993893,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586848476000,
          "sysconcepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717496000,
          "permanentid" : "53811ff0aa7490b1ed7a7c532e4fe345d23623dac989dc667d9a2dffab0d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9562dc8259fe2368e2bd21",
          "transactionid" : 861257,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648717496000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0011:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717496152667686,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717483597,
          "syssize" : 360,
          "sysdate" : 1648717496000,
          "haslayout" : "1",
          "topparent" : "4993893",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993893,
          "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
          "wordcount" : 30,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717496000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0011/a/?lang=en",
          "modified" : 1640097116000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717496152667686,
          "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "Excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "FirstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Confidentiality status ",
        "document_number" : "dto0011",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993893",
        "sysurihash" : "JxwQVv2NS5sc4M1O",
        "urihash" : "JxwQVv2NS5sc4M1O",
        "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1184671885000,
        "topparentid" : 4993893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586848476000,
        "sysconcepts" : "ARM ; terms of the agreement ; accordance",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993893,
        "parentitem" : "5e9562dc8259fe2368e2bd21",
        "concepts" : "ARM ; terms of the agreement ; accordance",
        "documenttype" : "html",
        "isattachment" : "4993893",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717496000,
        "permanentid" : "90e413c103082a5dc6bd2d5889cd83153e7ebd2fde813bad9c249113f41b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9562dc8259fe2368e2bd26",
        "transactionid" : 861257,
        "title" : "Confidentiality status ",
        "products" : [ "AMBA 3" ],
        "date" : 1648717496000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0011:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717496641005981,
        "sysisattachment" : "4993893",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993893,
        "size" : 288,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/preliminary-material/confidentiality-status?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717483597,
        "syssize" : 288,
        "sysdate" : 1648717496000,
        "haslayout" : "1",
        "topparent" : "4993893",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993893,
        "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717496000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/preliminary-material/confidentiality-status?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0011/a/preliminary-material/confidentiality-status?lang=en",
        "modified" : 1640097116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717496641005981,
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
        "syscollection" : "default"
      },
      "Title" : "Confidentiality status",
      "Uri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/preliminary-material/confidentiality-status?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "Excerpt" : "Confidentiality status This document is Non-Confidential. ... The right to use, copy and disclose this document may be subject to licence restrictions in ... Confidentiality status AMBA 3",
      "FirstSentences" : "Confidentiality status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to licence restrictions in accordance with the terms of the agreement ..."
    }, {
      "title" : "Physical data",
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "clickUri" : "https://developer.arm.com/documentation/dto0011/a/physical-data?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "excerpt" : "Physical data This section describes: AC characteristics Gate count. ... Physical data AMBA 3",
      "firstSentences" : "Physical data This section describes: AC characteristics Gate count. Physical data AMBA 3",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "firstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0011",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993893",
          "sysurihash" : "YYwQPRW4fE3zF7GN",
          "urihash" : "YYwQPRW4fE3zF7GN",
          "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671885000,
          "topparentid" : 4993893,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586848476000,
          "sysconcepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717496000,
          "permanentid" : "53811ff0aa7490b1ed7a7c532e4fe345d23623dac989dc667d9a2dffab0d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9562dc8259fe2368e2bd21",
          "transactionid" : 861257,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648717496000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0011:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717496152667686,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717483597,
          "syssize" : 360,
          "sysdate" : 1648717496000,
          "haslayout" : "1",
          "topparent" : "4993893",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993893,
          "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
          "wordcount" : 30,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717496000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0011/a/?lang=en",
          "modified" : 1640097116000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717496152667686,
          "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "Excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "FirstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Physical data ",
        "document_number" : "dto0011",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993893",
        "sysurihash" : "y9YQuHiXðbuCDN2P",
        "urihash" : "y9YQuHiXðbuCDN2P",
        "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1184671885000,
        "topparentid" : 4993893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586848476000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993893,
        "parentitem" : "5e9562dc8259fe2368e2bd21",
        "documenttype" : "html",
        "isattachment" : "4993893",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717496000,
        "permanentid" : "ddbb79e6f6045110e4f9a14986f76cd32503f057b6b5a4f739fa01a6aa45",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9562dc8259fe2368e2bd2c",
        "transactionid" : 861257,
        "title" : "Physical data ",
        "products" : [ "AMBA 3" ],
        "date" : 1648717496000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0011:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717496637210316,
        "sysisattachment" : "4993893",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993893,
        "size" : 89,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/physical-data?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717483597,
        "syssize" : 89,
        "sysdate" : 1648717496000,
        "haslayout" : "1",
        "topparent" : "4993893",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993893,
        "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717496000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/physical-data?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0011/a/physical-data?lang=en",
        "modified" : 1640097116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717496637210316,
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
        "syscollection" : "default"
      },
      "Title" : "Physical data",
      "Uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/physical-data?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "Excerpt" : "Physical data This section describes: AC characteristics Gate count. ... Physical data AMBA 3",
      "FirstSentences" : "Physical data This section describes: AC characteristics Gate count. Physical data AMBA 3"
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Interface attributes ",
      "document_number" : "dto0011",
      "document_version" : "a",
      "content_type" : "Technical Overview",
      "systopparent" : "4993893",
      "sysurihash" : "FdAiSID2roaPJlW4",
      "urihash" : "FdAiSID2roaPJlW4",
      "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1184671885000,
      "topparentid" : 4993893,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586848476000,
      "sysconcepts" : "Master-dependent Read ; transactions ; slave ; master ; interface ; ARID ; AWID ; bridge ; WID buses",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
      "attachmentparentid" : 4993893,
      "parentitem" : "5e9562dc8259fe2368e2bd21",
      "concepts" : "Master-dependent Read ; transactions ; slave ; master ; interface ; ARID ; AWID ; bridge ; WID buses",
      "documenttype" : "html",
      "isattachment" : "4993893",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717496000,
      "permanentid" : "9029fd5a9f23b1867db17f21e0fee4fe201b8be4afb70c9d28c0214fc07a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9562dc8259fe2368e2bd2b",
      "transactionid" : 861257,
      "title" : "Interface attributes ",
      "products" : [ "AMBA 3" ],
      "date" : 1648717496000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dto0011:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717496725300565,
      "sysisattachment" : "4993893",
      "navigationhierarchiescontenttype" : "Technical Overview",
      "sysattachmentparentid" : 4993893,
      "size" : 1683,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/functional-description/interface-attributes?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717483597,
      "syssize" : 1683,
      "sysdate" : 1648717496000,
      "haslayout" : "1",
      "topparent" : "4993893",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4993893,
      "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
      "wordcount" : 75,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717496000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/functional-description/interface-attributes?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dto0011/a/functional-description/interface-attributes?lang=en",
      "modified" : 1640097116000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717496725300565,
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
      "syscollection" : "default"
    },
    "Title" : "Interface attributes",
    "Uri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/functional-description/interface-attributes?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "Excerpt" : "Interface attributes The master and slave interface attributes for the AXI downwards-synchronizing ... Attribute Description Value Write ID capability The maximum number of different AWID ...",
    "FirstSentences" : "Interface attributes The master and slave interface attributes for the AXI downwards-synchronizing bridge are described in: Table 2 Table 3. Attribute Description Value Write ID capability The ..."
  }, {
    "title" : "In AHB, what is the difference between a dummy bus master and a default bus master ?",
    "uri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001350/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001350/1-0/en",
    "excerpt" : "KBA Article ID: KA001350 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... Usually the bus master which is most likely to request the bus is made the default ...",
    "firstSentences" : "KBA Article ID: KA001350 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer In the \\\"AMBA 2 AHB\\\" protocol the term default bus master is used to describe the ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "In AHB, what is the difference between a dummy bus master and a default bus master ? ",
      "document_number" : "ka001350",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4228691",
      "sysurihash" : "vNphIAwEO2T5TvSb",
      "urihash" : "vNphIAwEO2T5TvSb",
      "sysuri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602060733000,
      "topparentid" : 4228691,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602060775000,
      "sysconcepts" : "bus master ; SPLIT responses ; transfers ; AHB ; AMBA ; arbiter ; requesting access ; Customer non-confidential ; Set Confidentiality ; protocol the term",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "bus master ; SPLIT responses ; transfers ; AHB ; AMBA ; arbiter ; requesting access ; Customer non-confidential ; Set Confidentiality ; protocol the term",
      "documenttype" : "html",
      "sysindexeddate" : 1648717491000,
      "permanentid" : "5cc07ea620eef3670c35f5e744fae7356dc7a4322548ab5f3a8b8233472f",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7d81e7bcda971b1456815a",
      "transactionid" : 861257,
      "title" : "In AHB, what is the difference between a dummy bus master and a default bus master ? ",
      "products" : [ "AR500" ],
      "date" : 1648717491000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001350:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717491811699243,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 883,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001350/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717462941,
      "syssize" : 883,
      "sysdate" : 1648717491000,
      "haslayout" : "1",
      "topparent" : "4228691",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4228691,
      "wordcount" : 84,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717491000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001350/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001350/1-0/?lang=en",
      "modified" : 1602060775000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717491811699243,
      "uri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "In AHB, what is the difference between a dummy bus master and a default bus master ?",
    "Uri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001350/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001350/1-0/en",
    "Excerpt" : "KBA Article ID: KA001350 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... Usually the bus master which is most likely to request the bus is made the default ...",
    "FirstSentences" : "KBA Article ID: KA001350 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer In the \\\"AMBA 2 AHB\\\" protocol the term default bus master is used to describe the ..."
  } ]
}