;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #0, 0
	JMZ <60, #21
	ADD #10, -24
	JMZ <700, #12
	SUB -7, <-420
	ADD 210, 30
	JMP <10, @20
	JMZ <60, #21
	JMZ <60, #21
	CMP -7, <-20
	JMP 0, <42
	SUB @-127, 100
	JMZ <700, #12
	SLT @10, 20
	JMZ <60, #21
	CMP 100, 200
	SLT 10, 20
	SUB @121, 106
	SUB @121, 106
	CMP @121, 106
	SUB @-127, 100
	SUB <0, @2
	SUB @127, 100
	SUB <0, @2
	SUB @127, 100
	SUB @-127, 100
	JMZ -700, -0
	ADD 106, 201
	ADD 270, 5
	CMP @121, 106
	CMP @121, 106
	DAT #0, <3
	ADD 270, 0
	SUB -207, <-120
	SUB <121, 108
	JMZ <-127, 100
	JMZ <-127, 100
	MOV -1, <-20
	SUB 0, @242
	SPL 0, <702
	ADD 270, 0
	SPL 0, <702
	CMP -207, <-120
	ADD #10, -24
