<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › include › asm › barrier.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>barrier.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 1999 Cort Dougan &lt;cort@cs.nmt.edu&gt;</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASM_POWERPC_BARRIER_H</span>
<span class="cp">#define _ASM_POWERPC_BARRIER_H</span>

<span class="cm">/*</span>
<span class="cm"> * Memory barrier.</span>
<span class="cm"> * The sync instruction guarantees that all memory accesses initiated</span>
<span class="cm"> * by this processor have been performed (with respect to all other</span>
<span class="cm"> * mechanisms that access memory).  The eieio instruction is a barrier</span>
<span class="cm"> * providing an ordering (separately) for (a) cacheable stores and (b)</span>
<span class="cm"> * loads and stores to non-cacheable memory (e.g. I/O devices).</span>
<span class="cm"> *</span>
<span class="cm"> * mb() prevents loads and stores being reordered across this point.</span>
<span class="cm"> * rmb() prevents loads being reordered across this point.</span>
<span class="cm"> * wmb() prevents stores being reordered across this point.</span>
<span class="cm"> * read_barrier_depends() prevents data-dependent loads being reordered</span>
<span class="cm"> *	across this point (nop on PPC).</span>
<span class="cm"> *</span>
<span class="cm"> * *mb() variants without smp_ prefix must order all types of memory</span>
<span class="cm"> * operations with one another. sync is the only instruction sufficient</span>
<span class="cm"> * to do this.</span>
<span class="cm"> *</span>
<span class="cm"> * For the smp_ barriers, ordering is for cacheable memory operations</span>
<span class="cm"> * only. We have to use the sync instruction for smp_mb(), since lwsync</span>
<span class="cm"> * doesn&#39;t order loads with respect to previous stores.  Lwsync can be</span>
<span class="cm"> * used for smp_rmb() and smp_wmb().</span>
<span class="cm"> *</span>
<span class="cm"> * However, on CPUs that don&#39;t support lwsync, lwsync actually maps to a</span>
<span class="cm"> * heavy-weight sync, so smp_wmb() can be a lighter-weight eieio.</span>
<span class="cm"> */</span>
<span class="cp">#define mb()   __asm__ __volatile__ (&quot;sync&quot; : : : &quot;memory&quot;)</span>
<span class="cp">#define rmb()  __asm__ __volatile__ (&quot;sync&quot; : : : &quot;memory&quot;)</span>
<span class="cp">#define wmb()  __asm__ __volatile__ (&quot;sync&quot; : : : &quot;memory&quot;)</span>
<span class="cp">#define read_barrier_depends()  do { } while(0)</span>

<span class="cp">#define set_mb(var, value)	do { var = value; mb(); } while (0)</span>

<span class="cp">#ifdef CONFIG_SMP</span>

<span class="cp">#ifdef __SUBARCH_HAS_LWSYNC</span>
<span class="cp">#    define SMPWMB      LWSYNC</span>
<span class="cp">#else</span>
<span class="cp">#    define SMPWMB      eieio</span>
<span class="cp">#endif</span>

<span class="cp">#define smp_mb()	mb()</span>
<span class="cp">#define smp_rmb()	__asm__ __volatile__ (stringify_in_c(LWSYNC) : : :&quot;memory&quot;)</span>
<span class="cp">#define smp_wmb()	__asm__ __volatile__ (stringify_in_c(SMPWMB) : : :&quot;memory&quot;)</span>
<span class="cp">#define smp_read_barrier_depends()	read_barrier_depends()</span>
<span class="cp">#else</span>
<span class="cp">#define smp_mb()	barrier()</span>
<span class="cp">#define smp_rmb()	barrier()</span>
<span class="cp">#define smp_wmb()	barrier()</span>
<span class="cp">#define smp_read_barrier_depends()	do { } while(0)</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SMP */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * This is a barrier which prevents following instructions from being</span>
<span class="cm"> * started until the value of the argument x is known.  For example, if</span>
<span class="cm"> * x is a variable loaded from memory, this prevents following</span>
<span class="cm"> * instructions from being executed until the load has been performed.</span>
<span class="cm"> */</span>
<span class="cp">#define data_barrier(x)	\</span>
<span class="cp">	asm volatile(&quot;twi 0,%0,0; isync&quot; : : &quot;r&quot; (x) : &quot;memory&quot;);</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_POWERPC_BARRIER_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
