# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project examples
pwd
# /home/abhishek/System Verilog/From Book System Verilog A guide to learning Testbench/Chapter 6/Textual Examples
vlog sample_6.1.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:13:55 on Jan 01,2025
# vlog -reportprogress 300 sample_6.1.sv 
# -- Compiling package sample_6_1_sv_unit
# -- Compiling module sample_6_1
# 
# Top level modules:
# 	sample_6_1
# End time: 14:13:55 on Jan 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
