Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed May 23 08:30:59 2018
| Host         : debian running 64-bit Debian GNU/Linux 9.3 (stretch)
| Command      : report_timing_summary -max_paths 10 -file hdmi_vga_wrapper_timing_summary_routed.rpt -rpx hdmi_vga_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_vga_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 163 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.168        0.000                      0                 2039        0.033        0.000                      0                 2039        0.264        0.000                       0                   625  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
hdmi_in_clk_p                      {0.000 7.500}        15.000          66.667          
  CLKFBIN                          {0.000 7.500}        15.000          66.667          
  CLK_OUT_5x_hdmi_clk              {0.000 1.500}        3.000           333.333         
    PixelClk_int                   {0.000 6.000}        15.000          66.667          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_hdmi_vga_clk_wiz_0_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_hdmi_vga_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         
sys_clock                          {0.000 4.000}        8.000           125.000         
  clk_out1_hdmi_vga_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clkfbout_hdmi_vga_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
hdmi_in_clk_p                                                                                                                                                                        4.500        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                           13.751        0.000                       0                     2  
  CLK_OUT_5x_hdmi_clk                                                                                                                                                                1.333        0.000                       0                    15  
    PixelClk_int                        10.007        0.000                      0                 1684        0.033        0.000                      0                 1684        4.750        0.000                       0                   437  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_hdmi_vga_clk_wiz_0_0_1        1.168        0.000                      0                  349        0.122        0.000                      0                  349        0.264        0.000                       0                   166  
  clkfbout_hdmi_vga_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sys_clock                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_out1_hdmi_vga_clk_wiz_0_0          1.168        0.000                      0                  349        0.122        0.000                      0                  349        0.264        0.000                       0                   166  
  clkfbout_hdmi_vga_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_hdmi_vga_clk_wiz_0_0    clk_out1_hdmi_vga_clk_wiz_0_0_1        1.168        0.000                      0                  349        0.057        0.000                      0                  349  
clk_out1_hdmi_vga_clk_wiz_0_0_1  clk_out1_hdmi_vga_clk_wiz_0_0          1.168        0.000                      0                  349        0.057        0.000                      0                  349  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                PixelClk_int                     PixelClk_int                          12.483        0.000                      0                    3        0.642        0.000                      0                    3  
**async_default**                clk_out1_hdmi_vga_clk_wiz_0_0    clk_out1_hdmi_vga_clk_wiz_0_0          3.375        0.000                      0                    3        0.451        0.000                      0                    3  
**async_default**                clk_out1_hdmi_vga_clk_wiz_0_0_1  clk_out1_hdmi_vga_clk_wiz_0_0          3.375        0.000                      0                    3        0.386        0.000                      0                    3  
**async_default**                clk_out1_hdmi_vga_clk_wiz_0_0    clk_out1_hdmi_vga_clk_wiz_0_0_1        3.375        0.000                      0                    3        0.386        0.000                      0                    3  
**async_default**                clk_out1_hdmi_vga_clk_wiz_0_0_1  clk_out1_hdmi_vga_clk_wiz_0_0_1        3.375        0.000                      0                    3        0.451        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in_clk_p
  To Clock:  hdmi_in_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in_clk_p
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { hdmi_in_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         15.000      13.751     MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       15.000      85.000     MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.500       4.500      MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.500       4.500      MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.500       4.500      MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.500       4.500      MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         15.000      13.751     MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         15.000      13.751     MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       15.000      85.000     MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       15.000      198.360    MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT_5x_hdmi_clk
  To Clock:  CLK_OUT_5x_hdmi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT_5x_hdmi_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         3.000       1.333      ILOGIC_X0Y92     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         3.000       1.333      ILOGIC_X0Y92     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         3.000       1.333      ILOGIC_X0Y91     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         3.000       1.333      ILOGIC_X0Y91     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         3.000       1.333      ILOGIC_X0Y98     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         3.000       1.333      ILOGIC_X0Y98     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         3.000       1.333      ILOGIC_X0Y97     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         3.000       1.333      ILOGIC_X0Y97     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         3.000       1.333      ILOGIC_X0Y96     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         3.000       1.333      ILOGIC_X0Y96     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.000       210.360    MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack       10.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Cr3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/rgb2vga_1/U0/int_pData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.806ns (16.959%)  route 3.947ns (83.041%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.299ns = ( 21.299 - 15.000 ) 
    Source Clock Delay      (SCD):    7.048ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=72, routed)          1.739     7.048    hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Cr3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y30          DSP48E1                                      r  hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Cr3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     7.482 f  hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Cr3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[6]
                         net (fo=2, routed)           2.012     9.494    hdmi_vga_i/vp_0/inst/rgb_mux[1]_0[6]
    SLICE_X32Y79         LUT6 (Prop_lut6_I1_O)        0.124     9.618 r  hdmi_vga_i/vp_0/inst/pixel_out[23]_INST_0_i_3/O
                         net (fo=1, routed)           0.466    10.084    hdmi_vga_i/vp_0/inst/pixel_out[23]_INST_0_i_3_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I1_O)        0.124    10.208 r  hdmi_vga_i/vp_0/inst/pixel_out[23]_INST_0_i_1/O
                         net (fo=16, routed)          1.469    11.676    hdmi_vga_i/vp_0/inst/pixel_out[23]_INST_0_i_1_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124    11.800 r  hdmi_vga_i/vp_0/inst/pixel_out[15]_INST_0/O
                         net (fo=1, routed)           0.000    11.800    hdmi_vga_i/rgb2vga_1/U0/rgb_pData[10]
    SLICE_X32Y75         FDRE                                         r  hdmi_vga_i/rgb2vga_1/U0/int_pData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    hdmi_vga_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=72, routed)          1.470    21.299    hdmi_vga_i/rgb2vga_1/U0/PixelClk
    SLICE_X32Y75         FDRE                                         r  hdmi_vga_i/rgb2vga_1/U0/int_pData_reg[15]/C
                         clock pessimism              0.493    21.793    
                         clock uncertainty           -0.066    21.727    
    SLICE_X32Y75         FDRE (Setup_fdre_C_D)        0.081    21.808    hdmi_vga_i/rgb2vga_1/U0/int_pData_reg[15]
  -------------------------------------------------------------------
                         required time                         21.808    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.117ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.192ns (25.987%)  route 3.395ns (74.013%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 19.770 - 15.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.824     5.218    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X37Y98         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.419     5.637 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[8]/Q
                         net (fo=12, routed)          1.097     6.735    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[8]
    SLICE_X38Y99         LUT4 (Prop_lut4_I0_O)        0.321     7.056 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_CE_i_3/O
                         net (fo=5, routed)           0.830     7.885    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_CE_i_3_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.328     8.213 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_3__0/O
                         net (fo=1, routed)           0.795     9.009    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_3__0_n_0
    SLICE_X37Y98         LUT5 (Prop_lut5_I0_O)        0.124     9.133 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0/O
                         net (fo=11, routed)          0.673     9.805    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt__4
    SLICE_X39Y97         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.763    19.770    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X39Y97         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[6]/C
                         clock pessimism              0.423    20.193    
                         clock uncertainty           -0.066    20.127    
    SLICE_X39Y97         FDRE (Setup_fdre_C_CE)      -0.205    19.922    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[6]
  -------------------------------------------------------------------
                         required time                         19.922    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                 10.117    

Slack (MET) :             10.161ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Cr3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/rgb2vga_1/U0/int_pData_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.806ns (17.540%)  route 3.789ns (82.460%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.299ns = ( 21.299 - 15.000 ) 
    Source Clock Delay      (SCD):    7.048ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=72, routed)          1.739     7.048    hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Cr3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y30          DSP48E1                                      r  hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Cr3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     7.482 f  hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Cr3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[6]
                         net (fo=2, routed)           2.012     9.494    hdmi_vga_i/vp_0/inst/rgb_mux[1]_0[6]
    SLICE_X32Y79         LUT6 (Prop_lut6_I1_O)        0.124     9.618 r  hdmi_vga_i/vp_0/inst/pixel_out[23]_INST_0_i_3/O
                         net (fo=1, routed)           0.466    10.084    hdmi_vga_i/vp_0/inst/pixel_out[23]_INST_0_i_3_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I1_O)        0.124    10.208 r  hdmi_vga_i/vp_0/inst/pixel_out[23]_INST_0_i_1/O
                         net (fo=16, routed)          1.311    11.519    hdmi_vga_i/vp_0/inst/pixel_out[23]_INST_0_i_1_n_0
    SLICE_X32Y74         LUT6 (Prop_lut6_I4_O)        0.124    11.643 r  hdmi_vga_i/vp_0/inst/pixel_out[11]_INST_0/O
                         net (fo=1, routed)           0.000    11.643    hdmi_vga_i/rgb2vga_1/U0/rgb_pData[6]
    SLICE_X32Y74         FDRE                                         r  hdmi_vga_i/rgb2vga_1/U0/int_pData_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    hdmi_vga_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=72, routed)          1.470    21.299    hdmi_vga_i/rgb2vga_1/U0/PixelClk
    SLICE_X32Y74         FDRE                                         r  hdmi_vga_i/rgb2vga_1/U0/int_pData_reg[11]/C
                         clock pessimism              0.493    21.793    
                         clock uncertainty           -0.066    21.727    
    SLICE_X32Y74         FDRE (Setup_fdre_C_D)        0.077    21.804    hdmi_vga_i/rgb2vga_1/U0/int_pData_reg[11]
  -------------------------------------------------------------------
                         required time                         21.804    
                         arrival time                         -11.643    
  -------------------------------------------------------------------
                         slack                                 10.161    

Slack (MET) :             10.175ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Cr3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/rgb2vga_1/U0/int_pData_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.806ns (17.578%)  route 3.779ns (82.422%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.299ns = ( 21.299 - 15.000 ) 
    Source Clock Delay      (SCD):    7.048ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=72, routed)          1.739     7.048    hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Cr3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y30          DSP48E1                                      r  hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Cr3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     7.482 f  hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Cr3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[6]
                         net (fo=2, routed)           2.012     9.494    hdmi_vga_i/vp_0/inst/rgb_mux[1]_0[6]
    SLICE_X32Y79         LUT6 (Prop_lut6_I1_O)        0.124     9.618 r  hdmi_vga_i/vp_0/inst/pixel_out[23]_INST_0_i_3/O
                         net (fo=1, routed)           0.466    10.084    hdmi_vga_i/vp_0/inst/pixel_out[23]_INST_0_i_3_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I1_O)        0.124    10.208 r  hdmi_vga_i/vp_0/inst/pixel_out[23]_INST_0_i_1/O
                         net (fo=16, routed)          1.301    11.509    hdmi_vga_i/vp_0/inst/pixel_out[23]_INST_0_i_1_n_0
    SLICE_X32Y74         LUT6 (Prop_lut6_I4_O)        0.124    11.633 r  hdmi_vga_i/vp_0/inst/pixel_out[21]_INST_0/O
                         net (fo=1, routed)           0.000    11.633    hdmi_vga_i/rgb2vga_1/U0/rgb_pData[13]
    SLICE_X32Y74         FDRE                                         r  hdmi_vga_i/rgb2vga_1/U0/int_pData_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    hdmi_vga_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=72, routed)          1.470    21.299    hdmi_vga_i/rgb2vga_1/U0/PixelClk
    SLICE_X32Y74         FDRE                                         r  hdmi_vga_i/rgb2vga_1/U0/int_pData_reg[21]/C
                         clock pessimism              0.493    21.793    
                         clock uncertainty           -0.066    21.727    
    SLICE_X32Y74         FDRE (Setup_fdre_C_D)        0.081    21.808    hdmi_vga_i/rgb2vga_1/U0/int_pData_reg[21]
  -------------------------------------------------------------------
                         required time                         21.808    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                 10.175    

Slack (MET) :             10.317ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Cr3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/rgb2vga_1/U0/int_pData_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.806ns (18.148%)  route 3.635ns (81.852%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.299ns = ( 21.299 - 15.000 ) 
    Source Clock Delay      (SCD):    7.048ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=72, routed)          1.739     7.048    hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Cr3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y30          DSP48E1                                      r  hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Cr3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     7.482 f  hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Cr3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[6]
                         net (fo=2, routed)           2.012     9.494    hdmi_vga_i/vp_0/inst/rgb_mux[1]_0[6]
    SLICE_X32Y79         LUT6 (Prop_lut6_I1_O)        0.124     9.618 r  hdmi_vga_i/vp_0/inst/pixel_out[23]_INST_0_i_3/O
                         net (fo=1, routed)           0.466    10.084    hdmi_vga_i/vp_0/inst/pixel_out[23]_INST_0_i_3_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I1_O)        0.124    10.208 r  hdmi_vga_i/vp_0/inst/pixel_out[23]_INST_0_i_1/O
                         net (fo=16, routed)          1.157    11.365    hdmi_vga_i/vp_0/inst/pixel_out[23]_INST_0_i_1_n_0
    SLICE_X32Y74         LUT6 (Prop_lut6_I4_O)        0.124    11.489 r  hdmi_vga_i/vp_0/inst/pixel_out[23]_INST_0/O
                         net (fo=1, routed)           0.000    11.489    hdmi_vga_i/rgb2vga_1/U0/rgb_pData[15]
    SLICE_X32Y74         FDRE                                         r  hdmi_vga_i/rgb2vga_1/U0/int_pData_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    hdmi_vga_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=72, routed)          1.470    21.299    hdmi_vga_i/rgb2vga_1/U0/PixelClk
    SLICE_X32Y74         FDRE                                         r  hdmi_vga_i/rgb2vga_1/U0/int_pData_reg[23]/C
                         clock pessimism              0.493    21.793    
                         clock uncertainty           -0.066    21.727    
    SLICE_X32Y74         FDRE (Setup_fdre_C_D)        0.079    21.806    hdmi_vga_i/rgb2vga_1/U0/int_pData_reg[23]
  -------------------------------------------------------------------
                         required time                         21.806    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                 10.317    

Slack (MET) :             10.342ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 1.192ns (27.105%)  route 3.206ns (72.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 19.770 - 15.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.824     5.218    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X37Y98         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.419     5.637 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[8]/Q
                         net (fo=12, routed)          1.097     6.735    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[8]
    SLICE_X38Y99         LUT4 (Prop_lut4_I0_O)        0.321     7.056 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_CE_i_3/O
                         net (fo=5, routed)           0.830     7.885    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_CE_i_3_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.328     8.213 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_3__0/O
                         net (fo=1, routed)           0.795     9.009    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_3__0_n_0
    SLICE_X37Y98         LUT5 (Prop_lut5_I0_O)        0.124     9.133 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0/O
                         net (fo=11, routed)          0.483     9.616    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt__4
    SLICE_X38Y97         FDSE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.763    19.770    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X38Y97         FDSE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[0]/C
                         clock pessimism              0.423    20.193    
                         clock uncertainty           -0.066    20.127    
    SLICE_X38Y97         FDSE (Setup_fdse_C_CE)      -0.169    19.958    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[0]
  -------------------------------------------------------------------
                         required time                         19.958    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                 10.342    

Slack (MET) :             10.342ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 1.192ns (27.105%)  route 3.206ns (72.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 19.770 - 15.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.824     5.218    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X37Y98         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.419     5.637 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[8]/Q
                         net (fo=12, routed)          1.097     6.735    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[8]
    SLICE_X38Y99         LUT4 (Prop_lut4_I0_O)        0.321     7.056 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_CE_i_3/O
                         net (fo=5, routed)           0.830     7.885    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_CE_i_3_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.328     8.213 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_3__0/O
                         net (fo=1, routed)           0.795     9.009    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_3__0_n_0
    SLICE_X37Y98         LUT5 (Prop_lut5_I0_O)        0.124     9.133 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0/O
                         net (fo=11, routed)          0.483     9.616    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt__4
    SLICE_X38Y97         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.763    19.770    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X38Y97         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[3]/C
                         clock pessimism              0.423    20.193    
                         clock uncertainty           -0.066    20.127    
    SLICE_X38Y97         FDRE (Setup_fdre_C_CE)      -0.169    19.958    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[3]
  -------------------------------------------------------------------
                         required time                         19.958    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                 10.342    

Slack (MET) :             10.342ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 1.192ns (27.105%)  route 3.206ns (72.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 19.770 - 15.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.824     5.218    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X37Y98         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.419     5.637 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[8]/Q
                         net (fo=12, routed)          1.097     6.735    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[8]
    SLICE_X38Y99         LUT4 (Prop_lut4_I0_O)        0.321     7.056 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_CE_i_3/O
                         net (fo=5, routed)           0.830     7.885    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_CE_i_3_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.328     8.213 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_3__0/O
                         net (fo=1, routed)           0.795     9.009    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_3__0_n_0
    SLICE_X37Y98         LUT5 (Prop_lut5_I0_O)        0.124     9.133 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0/O
                         net (fo=11, routed)          0.483     9.616    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt__4
    SLICE_X38Y97         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.763    19.770    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X38Y97         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[5]/C
                         clock pessimism              0.423    20.193    
                         clock uncertainty           -0.066    20.127    
    SLICE_X38Y97         FDRE (Setup_fdre_C_CE)      -0.169    19.958    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[5]
  -------------------------------------------------------------------
                         required time                         19.958    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                 10.342    

Slack (MET) :             10.356ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.058ns (24.132%)  route 3.326ns (75.868%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 19.769 - 15.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.822     5.216    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X41Y95         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     5.672 f  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[2]/Q
                         net (fo=17, routed)          1.220     6.892    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[2]
    SLICE_X40Y93         LUT2 (Prop_lut2_I0_O)        0.152     7.044 f  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pFoundJtrFlag_i_2/O
                         net (fo=2, routed)           0.731     7.775    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pFoundJtrFlag_i_2_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I1_O)        0.326     8.101 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_4/O
                         net (fo=12, routed)          0.617     8.718    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.842 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1/O
                         net (fo=5, routed)           0.758     9.601    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.762    19.769    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X42Y95         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[4]/C
                         clock pessimism              0.422    20.191    
                         clock uncertainty           -0.066    20.125    
    SLICE_X42Y95         FDRE (Setup_fdre_C_CE)      -0.169    19.956    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[4]
  -------------------------------------------------------------------
                         required time                         19.956    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                 10.356    

Slack (MET) :             10.356ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.058ns (24.132%)  route 3.326ns (75.868%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 19.769 - 15.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.822     5.216    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X41Y95         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     5.672 f  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[2]/Q
                         net (fo=17, routed)          1.220     6.892    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[2]
    SLICE_X40Y93         LUT2 (Prop_lut2_I0_O)        0.152     7.044 f  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pFoundJtrFlag_i_2/O
                         net (fo=2, routed)           0.731     7.775    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pFoundJtrFlag_i_2_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I1_O)        0.326     8.101 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_4/O
                         net (fo=12, routed)          0.617     8.718    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.842 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1/O
                         net (fo=5, routed)           0.758     9.601    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.762    19.769    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X42Y95         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[5]/C
                         clock pessimism              0.422    20.191    
                         clock uncertainty           -0.066    20.125    
    SLICE_X42Y95         FDRE (Setup_fdre_C_CE)      -0.169    19.956    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[5]
  -------------------------------------------------------------------
                         required time                         19.956    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                 10.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.265     1.836    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X39Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.123    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD3
    SLICE_X38Y93         RAMD32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.300     2.162    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y93         RAMD32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.312     1.849    
    SLICE_X38Y93         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.089    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.265     1.836    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X39Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.123    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD3
    SLICE_X38Y93         RAMD32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.300     2.162    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y93         RAMD32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.312     1.849    
    SLICE_X38Y93         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.089    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.265     1.836    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X39Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.123    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD3
    SLICE_X38Y93         RAMD32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.300     2.162    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y93         RAMD32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.312     1.849    
    SLICE_X38Y93         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.089    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.265     1.836    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X39Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.123    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD3
    SLICE_X38Y93         RAMD32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.300     2.162    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y93         RAMD32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.312     1.849    
    SLICE_X38Y93         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.089    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.265     1.836    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X39Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.123    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD3
    SLICE_X38Y93         RAMD32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.300     2.162    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y93         RAMD32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.312     1.849    
    SLICE_X38Y93         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.089    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.265     1.836    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X39Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.123    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD3
    SLICE_X38Y93         RAMD32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.300     2.162    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y93         RAMD32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.312     1.849    
    SLICE_X38Y93         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.089    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.265     1.836    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X39Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.123    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD3
    SLICE_X38Y93         RAMS32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.300     2.162    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y93         RAMS32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.312     1.849    
    SLICE_X38Y93         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.089    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.265     1.836    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X39Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.123    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD3
    SLICE_X38Y93         RAMS32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.300     2.162    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y93         RAMS32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.312     1.849    
    SLICE_X38Y93         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.089    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.264     1.835    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X39Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.122    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD3
    SLICE_X38Y92         RAMD32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.299     2.161    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y92         RAMD32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.312     1.848    
    SLICE_X38Y92         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.088    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.264     1.835    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X39Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.122    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD3
    SLICE_X38Y92         RAMD32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.299     2.161    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y92         RAMD32                                       r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.312     1.848    
    SLICE_X38Y92         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.088    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_int
Waveform(ns):       { 0.000 6.000 }
Period(ns):         15.000
Sources:            { hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C   n/a            2.360         15.000      12.640     IDELAY_X0Y92    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C   n/a            2.360         15.000      12.640     IDELAY_X0Y98    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C   n/a            2.360         15.000      12.640     IDELAY_X0Y96    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     BUFG/I       n/a            2.155         15.000      12.845     BUFGCTRL_X0Y16  hdmi_vga_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         15.000      12.846     DSP48_X1Y35     hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Cb3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         15.000      12.846     DSP48_X0Y28     hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Cr2/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         15.000      12.846     DSP48_X1Y30     hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Y1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         15.000      12.846     DSP48_X1Y28     hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/add_Y3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         15.000      12.846     DSP48_X0Y34     hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/mul_Cb2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         15.000      12.846     DSP48_X0Y32     hdmi_vga_i/vp_0/inst/rgb2ycbcr_i/inst/mul_Cr1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         9.000       7.750      SLICE_X42Y90    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         9.000       7.750      SLICE_X42Y90    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         9.000       7.750      SLICE_X42Y90    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         9.000       7.750      SLICE_X42Y90    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         9.000       7.750      SLICE_X42Y90    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         9.000       7.750      SLICE_X42Y90    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         9.000       7.750      SLICE_X42Y90    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         9.000       7.750      SLICE_X42Y90    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         9.000       7.750      SLICE_X38Y93    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         9.000       7.750      SLICE_X38Y93    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         6.000       4.750      SLICE_X42Y90    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         6.000       4.750      SLICE_X42Y90    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         6.000       4.750      SLICE_X42Y90    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         6.000       4.750      SLICE_X42Y90    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         6.000       4.750      SLICE_X42Y90    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         6.000       4.750      SLICE_X42Y90    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X42Y90    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X42Y90    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         6.000       4.750      SLICE_X42Y91    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         6.000       4.750      SLICE_X42Y91    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_vga_clk_wiz_0_0_1
  To Clock:  clk_out1_hdmi_vga_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 1.060ns (29.992%)  route 2.474ns (70.008%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.549     1.447    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.784    
    SLICE_X38Y75         FDRE (Setup_fdre_C_CE)      -0.169     2.615    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.615    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 1.060ns (29.992%)  route 2.474ns (70.008%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.549     1.447    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.784    
    SLICE_X38Y75         FDRE (Setup_fdre_C_CE)      -0.169     2.615    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.615    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.060ns (30.482%)  route 2.417ns (69.518%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.492     1.390    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.784    
    SLICE_X39Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.579    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.579    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.060ns (30.482%)  route 2.417ns (69.518%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.492     1.390    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.784    
    SLICE_X39Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.579    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.579    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.060ns (31.756%)  route 2.278ns (68.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.353     1.250    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.823    
    SLICE_X40Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.618    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.618    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.060ns (31.756%)  route 2.278ns (68.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.353     1.250    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.823    
    SLICE_X40Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.618    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.618    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.060ns (31.756%)  route 2.278ns (68.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.353     1.250    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.823    
    SLICE_X40Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.618    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.618    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.060ns (31.756%)  route 2.278ns (68.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.353     1.250    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.823    
    SLICE_X40Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.618    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.618    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.060ns (31.173%)  route 2.340ns (68.827%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.815     1.189    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.124     1.313 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.313    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[2]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.784    
    SLICE_X38Y75         FDRE (Setup_fdre_C_D)        0.077     2.861    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.861    
                         arrival time                          -1.313    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 1.052ns (31.011%)  route 2.340ns (68.989%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.815     1.189    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.116     1.305 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.305    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.784    
    SLICE_X38Y75         FDRE (Setup_fdre_C_D)        0.118     2.902    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.902    
                         arrival time                          -1.305    
  -------------------------------------------------------------------
                         slack                                  1.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.588    -0.402    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.261 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.205    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.858    -0.161    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.402    
    SLICE_X37Y96         FDPE (Hold_fdpe_C_D)         0.075    -0.327    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.215    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X43Y73         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.412    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.075    -0.337    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.584    -0.406    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.265 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.209    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X43Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.852    -0.167    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.239    -0.406    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.075    -0.331    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.580    -0.410    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.269 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.213    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.410    
    SLICE_X43Y77         FDPE (Hold_fdpe_C_D)         0.075    -0.335    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.588    -0.402    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.261 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.205    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.858    -0.161    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.402    
    SLICE_X37Y96         FDPE (Hold_fdpe_C_D)         0.071    -0.331    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.163ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.586    -0.404    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y89         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.184    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y89         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.856    -0.163    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y89         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.404    
    SLICE_X38Y89         FDPE (Hold_fdpe_C_D)         0.060    -0.344    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.164    -0.248 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.192    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.412    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.060    -0.352    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.580    -0.410    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.262 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.202    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.104 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.238    -0.410    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.290    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.804%)  route 0.106ns (36.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.583    -0.407    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y68         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.266 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.106    -0.160    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.045    -0.115 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.115    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.852    -0.167    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X41Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.225    -0.392    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.091    -0.301    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.583    -0.407    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y68         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.266 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.114    -0.152    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/dScl_reg
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.107 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.107    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X43Y68         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.851    -0.168    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y68         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.239    -0.407    
    SLICE_X43Y68         FDRE (Hold_fdre_C_D)         0.091    -0.316    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_hdmi_vga_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X38Y85     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X38Y89     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X38Y89     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X39Y84     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X39Y86     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X39Y86     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X39Y87     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y72     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y72     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y72     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y75     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y75     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y74     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y74     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y76     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y76     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y76     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X38Y85     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X38Y89     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X38Y89     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y86     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y86     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y88     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y88     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y88     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y88     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y89     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_hdmi_vga_clk_wiz_0_0_1
  To Clock:  clkfbout_hdmi_vga_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_hdmi_vga_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   hdmi_vga_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_vga_clk_wiz_0_0
  To Clock:  clk_out1_hdmi_vga_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 1.060ns (29.992%)  route 2.474ns (70.008%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.549     1.447    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.783    
    SLICE_X38Y75         FDRE (Setup_fdre_C_CE)      -0.169     2.614    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.614    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 1.060ns (29.992%)  route 2.474ns (70.008%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.549     1.447    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.783    
    SLICE_X38Y75         FDRE (Setup_fdre_C_CE)      -0.169     2.614    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.614    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.060ns (30.482%)  route 2.417ns (69.518%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.492     1.390    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.783    
    SLICE_X39Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.578    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.578    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.060ns (30.482%)  route 2.417ns (69.518%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.492     1.390    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.783    
    SLICE_X39Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.578    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.578    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.060ns (31.756%)  route 2.278ns (68.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.353     1.250    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X40Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.617    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.617    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.060ns (31.756%)  route 2.278ns (68.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.353     1.250    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X40Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.617    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.617    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.060ns (31.756%)  route 2.278ns (68.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.353     1.250    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X40Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.617    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.617    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.060ns (31.756%)  route 2.278ns (68.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.353     1.250    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X40Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.617    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.617    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.060ns (31.173%)  route 2.340ns (68.827%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.815     1.189    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.124     1.313 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.313    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[2]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.783    
    SLICE_X38Y75         FDRE (Setup_fdre_C_D)        0.077     2.860    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                          -1.313    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 1.052ns (31.011%)  route 2.340ns (68.989%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.815     1.189    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.116     1.305 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.305    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.783    
    SLICE_X38Y75         FDRE (Setup_fdre_C_D)        0.118     2.901    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.901    
                         arrival time                          -1.305    
  -------------------------------------------------------------------
                         slack                                  1.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.588    -0.402    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.261 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.205    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.858    -0.161    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.402    
    SLICE_X37Y96         FDPE (Hold_fdpe_C_D)         0.075    -0.327    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.215    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X43Y73         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.412    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.075    -0.337    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.584    -0.406    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.265 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.209    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X43Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.852    -0.167    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.239    -0.406    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.075    -0.331    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.580    -0.410    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.269 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.213    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.410    
    SLICE_X43Y77         FDPE (Hold_fdpe_C_D)         0.075    -0.335    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.588    -0.402    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.261 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.205    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.858    -0.161    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.402    
    SLICE_X37Y96         FDPE (Hold_fdpe_C_D)         0.071    -0.331    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.163ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.586    -0.404    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y89         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.184    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y89         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.856    -0.163    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y89         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.404    
    SLICE_X38Y89         FDPE (Hold_fdpe_C_D)         0.060    -0.344    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.164    -0.248 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.192    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.412    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.060    -0.352    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.580    -0.410    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.262 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.202    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.104 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.238    -0.410    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.290    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.804%)  route 0.106ns (36.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.583    -0.407    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y68         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.266 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.106    -0.160    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.045    -0.115 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.115    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.852    -0.167    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X41Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.225    -0.392    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.091    -0.301    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.583    -0.407    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y68         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.266 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.114    -0.152    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/dScl_reg
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.107 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.107    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X43Y68         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.851    -0.168    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y68         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.239    -0.407    
    SLICE_X43Y68         FDRE (Hold_fdre_C_D)         0.091    -0.316    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_hdmi_vga_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X38Y85     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X38Y89     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X38Y89     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X39Y84     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X39Y86     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X39Y86     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X39Y87     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y72     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y72     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y72     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y75     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y75     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y74     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y74     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y76     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y76     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y76     hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X38Y85     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X38Y89     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X38Y89     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y86     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y86     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y88     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y88     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y88     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y88     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y89     hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_hdmi_vga_clk_wiz_0_0
  To Clock:  clkfbout_hdmi_vga_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_hdmi_vga_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   hdmi_vga_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_vga_clk_wiz_0_0
  To Clock:  clk_out1_hdmi_vga_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 1.060ns (29.992%)  route 2.474ns (70.008%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.549     1.447    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.783    
    SLICE_X38Y75         FDRE (Setup_fdre_C_CE)      -0.169     2.614    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.614    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 1.060ns (29.992%)  route 2.474ns (70.008%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.549     1.447    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.783    
    SLICE_X38Y75         FDRE (Setup_fdre_C_CE)      -0.169     2.614    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.614    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.060ns (30.482%)  route 2.417ns (69.518%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.492     1.390    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.783    
    SLICE_X39Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.578    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.578    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.060ns (30.482%)  route 2.417ns (69.518%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.492     1.390    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.783    
    SLICE_X39Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.578    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.578    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.060ns (31.756%)  route 2.278ns (68.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.353     1.250    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X40Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.617    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.617    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.060ns (31.756%)  route 2.278ns (68.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.353     1.250    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X40Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.617    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.617    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.060ns (31.756%)  route 2.278ns (68.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.353     1.250    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X40Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.617    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.617    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.060ns (31.756%)  route 2.278ns (68.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.353     1.250    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X40Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.617    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.617    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.060ns (31.173%)  route 2.340ns (68.827%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.815     1.189    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.124     1.313 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.313    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[2]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.783    
    SLICE_X38Y75         FDRE (Setup_fdre_C_D)        0.077     2.860    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                          -1.313    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 1.052ns (31.011%)  route 2.340ns (68.989%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.815     1.189    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.116     1.305 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.305    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.783    
    SLICE_X38Y75         FDRE (Setup_fdre_C_D)        0.118     2.901    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.901    
                         arrival time                          -1.305    
  -------------------------------------------------------------------
                         slack                                  1.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.588    -0.402    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.261 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.205    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.858    -0.161    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.402    
                         clock uncertainty            0.065    -0.337    
    SLICE_X37Y96         FDPE (Hold_fdpe_C_D)         0.075    -0.262    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.215    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X43Y73         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.412    
                         clock uncertainty            0.065    -0.347    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.075    -0.272    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.584    -0.406    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.265 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.209    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X43Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.852    -0.167    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.239    -0.406    
                         clock uncertainty            0.065    -0.341    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.075    -0.266    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.580    -0.410    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.269 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.213    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.410    
                         clock uncertainty            0.065    -0.345    
    SLICE_X43Y77         FDPE (Hold_fdpe_C_D)         0.075    -0.270    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.588    -0.402    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.261 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.205    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.858    -0.161    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.402    
                         clock uncertainty            0.065    -0.337    
    SLICE_X37Y96         FDPE (Hold_fdpe_C_D)         0.071    -0.266    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.163ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.586    -0.404    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y89         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.184    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y89         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.856    -0.163    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y89         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.404    
                         clock uncertainty            0.065    -0.339    
    SLICE_X38Y89         FDPE (Hold_fdpe_C_D)         0.060    -0.279    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.164    -0.248 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.192    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.412    
                         clock uncertainty            0.065    -0.347    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.060    -0.287    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.580    -0.410    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.262 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.202    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.104 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.238    -0.410    
                         clock uncertainty            0.065    -0.345    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.225    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.804%)  route 0.106ns (36.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.583    -0.407    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y68         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.266 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.106    -0.160    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.045    -0.115 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.115    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.852    -0.167    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X41Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.225    -0.392    
                         clock uncertainty            0.065    -0.327    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.091    -0.236    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.583    -0.407    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y68         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.266 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.114    -0.152    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/dScl_reg
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.107 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.107    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X43Y68         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.851    -0.168    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y68         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.239    -0.407    
                         clock uncertainty            0.065    -0.342    
    SLICE_X43Y68         FDRE (Hold_fdre_C_D)         0.091    -0.251    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_vga_clk_wiz_0_0_1
  To Clock:  clk_out1_hdmi_vga_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 1.060ns (29.992%)  route 2.474ns (70.008%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.549     1.447    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.783    
    SLICE_X38Y75         FDRE (Setup_fdre_C_CE)      -0.169     2.614    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.614    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 1.060ns (29.992%)  route 2.474ns (70.008%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.549     1.447    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.783    
    SLICE_X38Y75         FDRE (Setup_fdre_C_CE)      -0.169     2.614    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.614    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.060ns (30.482%)  route 2.417ns (69.518%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.492     1.390    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.783    
    SLICE_X39Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.578    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.578    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.060ns (30.482%)  route 2.417ns (69.518%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.492     1.390    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.783    
    SLICE_X39Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.578    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.578    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.060ns (31.756%)  route 2.278ns (68.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.353     1.250    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X40Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.617    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.617    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.060ns (31.756%)  route 2.278ns (68.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.353     1.250    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X40Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.617    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.617    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.060ns (31.756%)  route 2.278ns (68.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.353     1.250    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X40Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.617    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.617    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.060ns (31.756%)  route 2.278ns (68.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 f  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.400     0.774    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.898 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.353     1.250    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X40Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.617    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.617    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.060ns (31.173%)  route 2.340ns (68.827%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.815     1.189    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.124     1.313 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.313    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[2]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.783    
    SLICE_X38Y75         FDRE (Setup_fdre_C_D)        0.077     2.860    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                          -1.313    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 1.052ns (31.011%)  route 2.340ns (68.989%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 3.244 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456    -1.632 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.703    -0.929    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.153    -0.776 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.822     0.046    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.327     0.373 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.815     1.189    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.116     1.305 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.305    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.548     3.244    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y75         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.396     2.848    
                         clock uncertainty           -0.065     2.783    
    SLICE_X38Y75         FDRE (Setup_fdre_C_D)        0.118     2.901    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.901    
                         arrival time                          -1.305    
  -------------------------------------------------------------------
                         slack                                  1.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.588    -0.402    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.261 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.205    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.858    -0.161    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.402    
                         clock uncertainty            0.065    -0.337    
    SLICE_X37Y96         FDPE (Hold_fdpe_C_D)         0.075    -0.262    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.215    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X43Y73         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X43Y73         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.412    
                         clock uncertainty            0.065    -0.347    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.075    -0.272    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.584    -0.406    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.265 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.209    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X43Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.852    -0.167    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X43Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.239    -0.406    
                         clock uncertainty            0.065    -0.341    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.075    -0.266    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.580    -0.410    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.269 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.213    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.410    
                         clock uncertainty            0.065    -0.345    
    SLICE_X43Y77         FDPE (Hold_fdpe_C_D)         0.075    -0.270    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.588    -0.402    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.261 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.205    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.858    -0.161    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X37Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.402    
                         clock uncertainty            0.065    -0.337    
    SLICE_X37Y96         FDPE (Hold_fdpe_C_D)         0.071    -0.266    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.163ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.586    -0.404    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y89         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.184    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y89         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.856    -0.163    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y89         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.404    
                         clock uncertainty            0.065    -0.339    
    SLICE_X38Y89         FDPE (Hold_fdpe_C_D)         0.060    -0.279    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.164    -0.248 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.192    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.412    
                         clock uncertainty            0.065    -0.347    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.060    -0.287    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.580    -0.410    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.262 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.202    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.104 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.238    -0.410    
                         clock uncertainty            0.065    -0.345    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.225    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.804%)  route 0.106ns (36.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.583    -0.407    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y68         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.266 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.106    -0.160    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.045    -0.115 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.115    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.852    -0.167    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X41Y67         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.225    -0.392    
                         clock uncertainty            0.065    -0.327    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.091    -0.236    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.583    -0.407    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y68         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.266 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.114    -0.152    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/dScl_reg
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.045    -0.107 r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.107    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X43Y68         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.851    -0.168    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y68         FDRE                                         r  hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.239    -0.407    
                         clock uncertainty            0.065    -0.342    
    SLICE_X43Y68         FDRE (Hold_fdre_C_D)         0.091    -0.251    hdmi_vga_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack       12.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.483ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.478ns (25.124%)  route 1.425ns (74.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 19.769 - 15.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.813     5.207    hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X42Y82         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDPE (Prop_fdpe_C_Q)         0.478     5.685 f  hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.425     7.110    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X42Y96         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.762    19.769    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PixelClk_int
    SLICE_X42Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.422    20.191    
                         clock uncertainty           -0.066    20.125    
    SLICE_X42Y96         FDPE (Recov_fdpe_C_PRE)     -0.532    19.593    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         19.593    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                 12.483    

Slack (MET) :             12.483ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.478ns (25.124%)  route 1.425ns (74.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 19.769 - 15.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.813     5.207    hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X42Y82         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDPE (Prop_fdpe_C_Q)         0.478     5.685 f  hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.425     7.110    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X42Y96         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.762    19.769    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PixelClk_int
    SLICE_X42Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.422    20.191    
                         clock uncertainty           -0.066    20.125    
    SLICE_X42Y96         FDPE (Recov_fdpe_C_PRE)     -0.532    19.593    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         19.593    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                 12.483    

Slack (MET) :             13.015ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.478ns (34.872%)  route 0.893ns (65.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 19.767 - 15.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.813     5.207    hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X42Y82         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDPE (Prop_fdpe_C_Q)         0.478     5.685 f  hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.893     6.578    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X41Y90         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.760    19.767    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PixelClk_int
    SLICE_X41Y90         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.422    20.189    
                         clock uncertainty           -0.066    20.123    
    SLICE_X41Y90         FDPE (Recov_fdpe_C_PRE)     -0.530    19.593    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         19.593    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                 13.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.148ns (28.754%)  route 0.367ns (71.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.257     1.828    hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X42Y82         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDPE (Prop_fdpe_C_Q)         0.148     1.976 f  hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.367     2.343    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X41Y90         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.299     2.161    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PixelClk_int
    SLICE_X41Y90         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.311     1.849    
    SLICE_X41Y90         FDPE (Remov_fdpe_C_PRE)     -0.148     1.701    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.148ns (20.204%)  route 0.585ns (79.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.257     1.828    hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X42Y82         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDPE (Prop_fdpe_C_Q)         0.148     1.976 f  hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.585     2.561    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X42Y96         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.300     2.162    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PixelClk_int
    SLICE_X42Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.311     1.850    
    SLICE_X42Y96         FDPE (Remov_fdpe_C_PRE)     -0.124     1.726    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.148ns (20.204%)  route 0.585ns (79.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.257     1.828    hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X42Y82         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDPE (Prop_fdpe_C_Q)         0.148     1.976 f  hdmi_vga_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.585     2.561    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X42Y96         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.300     2.162    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PixelClk_int
    SLICE_X42Y96         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.311     1.850    
    SLICE_X42Y96         FDPE (Remov_fdpe_C_PRE)     -0.124     1.726    hdmi_vga_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.835    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_hdmi_vga_clk_wiz_0_0
  To Clock:  clk_out1_hdmi_vga_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.127%)  route 0.625ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.419    -1.669 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.625    -1.044    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.552     3.248    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.825    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.494     2.331    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.331    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.725    -2.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.111    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.552     3.248    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.825    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.532     2.293    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.293    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.725    -2.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.111    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.552     3.248    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.825    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.490     2.335    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.335    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  3.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.070    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.397    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.521    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.070    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.225    -0.397    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.521    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.580    -0.410    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.128    -0.282 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.234    -0.047    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.225    -0.397    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.121    -0.518    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.470    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_hdmi_vga_clk_wiz_0_0_1
  To Clock:  clk_out1_hdmi_vga_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.127%)  route 0.625ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.419    -1.669 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.625    -1.044    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.552     3.248    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.825    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.494     2.331    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.331    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.725    -2.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.111    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.552     3.248    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.825    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.532     2.293    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.293    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.725    -2.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.111    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.552     3.248    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.825    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.490     2.335    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.335    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  3.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.070    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.397    
                         clock uncertainty            0.065    -0.332    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.456    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.070    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.225    -0.397    
                         clock uncertainty            0.065    -0.332    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.456    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.580    -0.410    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.128    -0.282 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.234    -0.047    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.225    -0.397    
                         clock uncertainty            0.065    -0.332    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.121    -0.453    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_hdmi_vga_clk_wiz_0_0
  To Clock:  clk_out1_hdmi_vga_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.127%)  route 0.625ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.419    -1.669 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.625    -1.044    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.552     3.248    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.825    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.494     2.331    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.331    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.725    -2.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.111    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.552     3.248    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.825    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.532     2.293    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.293    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.725    -2.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.111    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.552     3.248    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.825    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.490     2.335    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.335    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  3.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.070    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.397    
                         clock uncertainty            0.065    -0.332    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.456    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.070    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.225    -0.397    
                         clock uncertainty            0.065    -0.332    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.456    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.580    -0.410    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.128    -0.282 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.234    -0.047    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.225    -0.397    
                         clock uncertainty            0.065    -0.332    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.121    -0.453    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_hdmi_vga_clk_wiz_0_0_1
  To Clock:  clk_out1_hdmi_vga_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.127%)  route 0.625ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.726    -2.088    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.419    -1.669 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.625    -1.044    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.552     3.248    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.826    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.494     2.332    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.332    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.725    -2.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.111    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.552     3.248    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.826    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.532     2.294    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.294    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.725    -2.089    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.111    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         1.552     3.248    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.826    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.490     2.336    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.336    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  3.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.070    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.397    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.521    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.070    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.225    -0.397    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.521    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.580    -0.410    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.128    -0.282 f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.234    -0.047    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=164, routed)         0.847    -0.172    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.225    -0.397    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.121    -0.518    hdmi_vga_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.470    





