
Dummy Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009718  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d4  080098a8  080098a8  000198a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c7c  08009c7c  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009c7c  08009c7c  00019c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009c84  08009c84  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c84  08009c84  00019c84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009c88  08009c88  00019c88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08009c8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000398  200001d4  08009e60  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000056c  08009e60  0002056c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011869  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025bf  00000000  00000000  00031ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001068  00000000  00000000  00034070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cca  00000000  00000000  000350d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027ae4  00000000  00000000  00035da2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013029  00000000  00000000  0005d886  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f458d  00000000  00000000  000708af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005664  00000000  00000000  00164e3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  0016a4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009890 	.word	0x08009890

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08009890 	.word	0x08009890

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b970 	b.w	8000f40 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	460d      	mov	r5, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	460f      	mov	r7, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4694      	mov	ip, r2
 8000c8c:	d965      	bls.n	8000d5a <__udivmoddi4+0xe2>
 8000c8e:	fab2 f382 	clz	r3, r2
 8000c92:	b143      	cbz	r3, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c98:	f1c3 0220 	rsb	r2, r3, #32
 8000c9c:	409f      	lsls	r7, r3
 8000c9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca2:	4317      	orrs	r7, r2
 8000ca4:	409c      	lsls	r4, r3
 8000ca6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000caa:	fa1f f58c 	uxth.w	r5, ip
 8000cae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cb2:	0c22      	lsrs	r2, r4, #16
 8000cb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cbc:	fb01 f005 	mul.w	r0, r1, r5
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ccc:	f080 811c 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	f240 8119 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	4462      	add	r2, ip
 8000cda:	1a12      	subs	r2, r2, r0
 8000cdc:	b2a4      	uxth	r4, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cea:	fb00 f505 	mul.w	r5, r0, r5
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	d90a      	bls.n	8000d08 <__udivmoddi4+0x90>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	f080 8107 	bcs.w	8000f0c <__udivmoddi4+0x294>
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	f240 8104 	bls.w	8000f0c <__udivmoddi4+0x294>
 8000d04:	4464      	add	r4, ip
 8000d06:	3802      	subs	r0, #2
 8000d08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0c:	1b64      	subs	r4, r4, r5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11e      	cbz	r6, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40dc      	lsrs	r4, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	e9c6 4300 	strd	r4, r3, [r6]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0xbc>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80ed 	beq.w	8000f02 <__udivmoddi4+0x28a>
 8000d28:	2100      	movs	r1, #0
 8000d2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	fab3 f183 	clz	r1, r3
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d149      	bne.n	8000dd0 <__udivmoddi4+0x158>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d302      	bcc.n	8000d46 <__udivmoddi4+0xce>
 8000d40:	4282      	cmp	r2, r0
 8000d42:	f200 80f8 	bhi.w	8000f36 <__udivmoddi4+0x2be>
 8000d46:	1a84      	subs	r4, r0, r2
 8000d48:	eb65 0203 	sbc.w	r2, r5, r3
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	4617      	mov	r7, r2
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d0e2      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	e9c6 4700 	strd	r4, r7, [r6]
 8000d58:	e7df      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d5a:	b902      	cbnz	r2, 8000d5e <__udivmoddi4+0xe6>
 8000d5c:	deff      	udf	#255	; 0xff
 8000d5e:	fab2 f382 	clz	r3, r2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8090 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d6e:	fa1f fe8c 	uxth.w	lr, ip
 8000d72:	2101      	movs	r1, #1
 8000d74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d78:	fb07 2015 	mls	r0, r7, r5, r2
 8000d7c:	0c22      	lsrs	r2, r4, #16
 8000d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d82:	fb0e f005 	mul.w	r0, lr, r5
 8000d86:	4290      	cmp	r0, r2
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d8e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4290      	cmp	r0, r2
 8000d96:	f200 80cb 	bhi.w	8000f30 <__udivmoddi4+0x2b8>
 8000d9a:	4645      	mov	r5, r8
 8000d9c:	1a12      	subs	r2, r2, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000da4:	fb07 2210 	mls	r2, r7, r0, r2
 8000da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dac:	fb0e fe00 	mul.w	lr, lr, r0
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x14e>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x14c>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f200 80bb 	bhi.w	8000f3a <__udivmoddi4+0x2c2>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dce:	e79f      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dd0:	f1c1 0720 	rsb	r7, r1, #32
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dde:	fa05 f401 	lsl.w	r4, r5, r1
 8000de2:	fa20 f307 	lsr.w	r3, r0, r7
 8000de6:	40fd      	lsrs	r5, r7
 8000de8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dec:	4323      	orrs	r3, r4
 8000dee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000df2:	fa1f fe8c 	uxth.w	lr, ip
 8000df6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dfa:	0c1c      	lsrs	r4, r3, #16
 8000dfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e00:	fb08 f50e 	mul.w	r5, r8, lr
 8000e04:	42a5      	cmp	r5, r4
 8000e06:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e18:	f080 8088 	bcs.w	8000f2c <__udivmoddi4+0x2b4>
 8000e1c:	42a5      	cmp	r5, r4
 8000e1e:	f240 8085 	bls.w	8000f2c <__udivmoddi4+0x2b4>
 8000e22:	f1a8 0802 	sub.w	r8, r8, #2
 8000e26:	4464      	add	r4, ip
 8000e28:	1b64      	subs	r4, r4, r5
 8000e2a:	b29d      	uxth	r5, r3
 8000e2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e30:	fb09 4413 	mls	r4, r9, r3, r4
 8000e34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e48:	d26c      	bcs.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	d96a      	bls.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e56:	fba3 9502 	umull	r9, r5, r3, r2
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	46c8      	mov	r8, r9
 8000e62:	46ae      	mov	lr, r5
 8000e64:	d356      	bcc.n	8000f14 <__udivmoddi4+0x29c>
 8000e66:	d053      	beq.n	8000f10 <__udivmoddi4+0x298>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x208>
 8000e6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40ca      	lsrs	r2, r1
 8000e78:	40cc      	lsrs	r4, r1
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	f1c3 0120 	rsb	r1, r3, #32
 8000e8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e90:	fa20 f201 	lsr.w	r2, r0, r1
 8000e94:	fa25 f101 	lsr.w	r1, r5, r1
 8000e98:	409d      	lsls	r5, r3
 8000e9a:	432a      	orrs	r2, r5
 8000e9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea0:	fa1f fe8c 	uxth.w	lr, ip
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eb2:	fb00 f50e 	mul.w	r5, r0, lr
 8000eb6:	428d      	cmp	r5, r1
 8000eb8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x258>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ec6:	d22f      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000ec8:	428d      	cmp	r5, r1
 8000eca:	d92d      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	1b49      	subs	r1, r1, r5
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ed8:	fb07 1115 	mls	r1, r7, r5, r1
 8000edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ee4:	4291      	cmp	r1, r2
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x282>
 8000ee8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eec:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ef0:	d216      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef2:	4291      	cmp	r1, r2
 8000ef4:	d914      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	1a52      	subs	r2, r2, r1
 8000efc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f00:	e738      	b.n	8000d74 <__udivmoddi4+0xfc>
 8000f02:	4631      	mov	r1, r6
 8000f04:	4630      	mov	r0, r6
 8000f06:	e708      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000f08:	4639      	mov	r1, r7
 8000f0a:	e6e6      	b.n	8000cda <__udivmoddi4+0x62>
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	e6fb      	b.n	8000d08 <__udivmoddi4+0x90>
 8000f10:	4548      	cmp	r0, r9
 8000f12:	d2a9      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f14:	ebb9 0802 	subs.w	r8, r9, r2
 8000f18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	e7a3      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f20:	4645      	mov	r5, r8
 8000f22:	e7ea      	b.n	8000efa <__udivmoddi4+0x282>
 8000f24:	462b      	mov	r3, r5
 8000f26:	e794      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f28:	4640      	mov	r0, r8
 8000f2a:	e7d1      	b.n	8000ed0 <__udivmoddi4+0x258>
 8000f2c:	46d0      	mov	r8, sl
 8000f2e:	e77b      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f30:	3d02      	subs	r5, #2
 8000f32:	4462      	add	r2, ip
 8000f34:	e732      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f36:	4608      	mov	r0, r1
 8000f38:	e70a      	b.n	8000d50 <__udivmoddi4+0xd8>
 8000f3a:	4464      	add	r4, ip
 8000f3c:	3802      	subs	r0, #2
 8000f3e:	e742      	b.n	8000dc6 <__udivmoddi4+0x14e>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f48:	f000 fef1 	bl	8001d2e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f4c:	f000 f848 	bl	8000fe0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f50:	f000 f9e8 	bl	8001324 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f54:	f000 f896 	bl	8001084 <MX_TIM2_Init>
  MX_TIM4_Init();
 8000f58:	f000 f8fa 	bl	8001150 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000f5c:	f000 f982 	bl	8001264 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000f60:	f000 f9b0 	bl	80012c4 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8000f64:	f000 f948 	bl	80011f8 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  //start Timer6
  HAL_TIM_Base_Start(&htim6);
 8000f68:	4815      	ldr	r0, [pc, #84]	; (8000fc0 <main+0x7c>)
 8000f6a:	f002 fe5d 	bl	8003c28 <HAL_TIM_Base_Start>

  //Start Timer 4
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000f6e:	2100      	movs	r1, #0
 8000f70:	4814      	ldr	r0, [pc, #80]	; (8000fc4 <main+0x80>)
 8000f72:	f003 f877 	bl	8004064 <HAL_TIM_IC_Start_IT>

  //Start Timer 2
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 8000f76:	2100      	movs	r1, #0
 8000f78:	4812      	ldr	r0, [pc, #72]	; (8000fc4 <main+0x80>)
 8000f7a:	f002 ff15 	bl	8003da8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);
 8000f7e:	2104      	movs	r1, #4
 8000f80:	4810      	ldr	r0, [pc, #64]	; (8000fc4 <main+0x80>)
 8000f82:	f002 ff11 	bl	8003da8 <HAL_TIM_PWM_Start>


  HAL_UART_Receive_IT(&huart1, RX_Buffer, RX_Buffer_len);
 8000f86:	2202      	movs	r2, #2
 8000f88:	490f      	ldr	r1, [pc, #60]	; (8000fc8 <main+0x84>)
 8000f8a:	4810      	ldr	r0, [pc, #64]	; (8000fcc <main+0x88>)
 8000f8c:	f004 fb0a 	bl	80055a4 <HAL_UART_Receive_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

  HCSR04_Read();
 8000f90:	f000 fbc4 	bl	800171c <HCSR04_Read>

  sprintf(MSG, "%f cm\r\n", Distance);
 8000f94:	4b0e      	ldr	r3, [pc, #56]	; (8000fd0 <main+0x8c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f7ff fad5 	bl	8000548 <__aeabi_f2d>
 8000f9e:	4602      	mov	r2, r0
 8000fa0:	460b      	mov	r3, r1
 8000fa2:	490c      	ldr	r1, [pc, #48]	; (8000fd4 <main+0x90>)
 8000fa4:	480c      	ldr	r0, [pc, #48]	; (8000fd8 <main+0x94>)
 8000fa6:	f006 fb15 	bl	80075d4 <siprintf>

  HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 100);
 8000faa:	2364      	movs	r3, #100	; 0x64
 8000fac:	2219      	movs	r2, #25
 8000fae:	490a      	ldr	r1, [pc, #40]	; (8000fd8 <main+0x94>)
 8000fb0:	480a      	ldr	r0, [pc, #40]	; (8000fdc <main+0x98>)
 8000fb2:	f004 fa6d 	bl	8005490 <HAL_UART_Transmit>

  HAL_Delay(100);
 8000fb6:	2064      	movs	r0, #100	; 0x64
 8000fb8:	f000 ff2e 	bl	8001e18 <HAL_Delay>
  HCSR04_Read();
 8000fbc:	e7e8      	b.n	8000f90 <main+0x4c>
 8000fbe:	bf00      	nop
 8000fc0:	20000288 	.word	0x20000288
 8000fc4:	200001f0 	.word	0x200001f0
 8000fc8:	200003e4 	.word	0x200003e4
 8000fcc:	200002d4 	.word	0x200002d4
 8000fd0:	20000414 	.word	0x20000414
 8000fd4:	080098a8 	.word	0x080098a8
 8000fd8:	200003e8 	.word	0x200003e8
 8000fdc:	2000035c 	.word	0x2000035c

08000fe0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b096      	sub	sp, #88	; 0x58
 8000fe4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fe6:	f107 0314 	add.w	r3, r7, #20
 8000fea:	2244      	movs	r2, #68	; 0x44
 8000fec:	2100      	movs	r1, #0
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f006 fb53 	bl	800769a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff4:	463b      	mov	r3, r7
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	605a      	str	r2, [r3, #4]
 8000ffc:	609a      	str	r2, [r3, #8]
 8000ffe:	60da      	str	r2, [r3, #12]
 8001000:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001002:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001006:	f001 faa5 	bl	8002554 <HAL_PWREx_ControlVoltageScaling>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001010:	f000 fbbc 	bl	800178c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001014:	2310      	movs	r3, #16
 8001016:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001018:	2301      	movs	r3, #1
 800101a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800101c:	2300      	movs	r3, #0
 800101e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001020:	2360      	movs	r3, #96	; 0x60
 8001022:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001024:	2302      	movs	r3, #2
 8001026:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001028:	2301      	movs	r3, #1
 800102a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800102c:	2301      	movs	r3, #1
 800102e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 36;
 8001030:	2324      	movs	r3, #36	; 0x24
 8001032:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001034:	2307      	movs	r3, #7
 8001036:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001038:	2302      	movs	r3, #2
 800103a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800103c:	2302      	movs	r3, #2
 800103e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001040:	f107 0314 	add.w	r3, r7, #20
 8001044:	4618      	mov	r0, r3
 8001046:	f001 fadb 	bl	8002600 <HAL_RCC_OscConfig>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001050:	f000 fb9c 	bl	800178c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001054:	230f      	movs	r3, #15
 8001056:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001058:	2303      	movs	r3, #3
 800105a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800105c:	2300      	movs	r3, #0
 800105e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001060:	2300      	movs	r3, #0
 8001062:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001064:	2300      	movs	r3, #0
 8001066:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001068:	463b      	mov	r3, r7
 800106a:	2104      	movs	r1, #4
 800106c:	4618      	mov	r0, r3
 800106e:	f001 fea3 	bl	8002db8 <HAL_RCC_ClockConfig>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001078:	f000 fb88 	bl	800178c <Error_Handler>
  }
}
 800107c:	bf00      	nop
 800107e:	3758      	adds	r7, #88	; 0x58
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}

08001084 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08a      	sub	sp, #40	; 0x28
 8001088:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800108a:	f107 031c 	add.w	r3, r7, #28
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	605a      	str	r2, [r3, #4]
 8001094:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001096:	463b      	mov	r3, r7
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	611a      	str	r2, [r3, #16]
 80010a4:	615a      	str	r2, [r3, #20]
 80010a6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010a8:	4b28      	ldr	r3, [pc, #160]	; (800114c <MX_TIM2_Init+0xc8>)
 80010aa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010ae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 881;
 80010b0:	4b26      	ldr	r3, [pc, #152]	; (800114c <MX_TIM2_Init+0xc8>)
 80010b2:	f240 3271 	movw	r2, #881	; 0x371
 80010b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010b8:	4b24      	ldr	r3, [pc, #144]	; (800114c <MX_TIM2_Init+0xc8>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 256-1;
 80010be:	4b23      	ldr	r3, [pc, #140]	; (800114c <MX_TIM2_Init+0xc8>)
 80010c0:	22ff      	movs	r2, #255	; 0xff
 80010c2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010c4:	4b21      	ldr	r3, [pc, #132]	; (800114c <MX_TIM2_Init+0xc8>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ca:	4b20      	ldr	r3, [pc, #128]	; (800114c <MX_TIM2_Init+0xc8>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80010d0:	481e      	ldr	r0, [pc, #120]	; (800114c <MX_TIM2_Init+0xc8>)
 80010d2:	f002 fe11 	bl	8003cf8 <HAL_TIM_PWM_Init>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80010dc:	f000 fb56 	bl	800178c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010e0:	2300      	movs	r3, #0
 80010e2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010e4:	2300      	movs	r3, #0
 80010e6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010e8:	f107 031c 	add.w	r3, r7, #28
 80010ec:	4619      	mov	r1, r3
 80010ee:	4817      	ldr	r0, [pc, #92]	; (800114c <MX_TIM2_Init+0xc8>)
 80010f0:	f004 f8da 	bl	80052a8 <HAL_TIMEx_MasterConfigSynchronization>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80010fa:	f000 fb47 	bl	800178c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010fe:	2360      	movs	r3, #96	; 0x60
 8001100:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001102:	2300      	movs	r3, #0
 8001104:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001106:	2300      	movs	r3, #0
 8001108:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800110a:	2300      	movs	r3, #0
 800110c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800110e:	463b      	mov	r3, r7
 8001110:	2200      	movs	r2, #0
 8001112:	4619      	mov	r1, r3
 8001114:	480d      	ldr	r0, [pc, #52]	; (800114c <MX_TIM2_Init+0xc8>)
 8001116:	f003 fa8d 	bl	8004634 <HAL_TIM_PWM_ConfigChannel>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001120:	f000 fb34 	bl	800178c <Error_Handler>
  }
  sConfigOC.Pulse = 254;
 8001124:	23fe      	movs	r3, #254	; 0xfe
 8001126:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001128:	463b      	mov	r3, r7
 800112a:	2204      	movs	r2, #4
 800112c:	4619      	mov	r1, r3
 800112e:	4807      	ldr	r0, [pc, #28]	; (800114c <MX_TIM2_Init+0xc8>)
 8001130:	f003 fa80 	bl	8004634 <HAL_TIM_PWM_ConfigChannel>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 800113a:	f000 fb27 	bl	800178c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800113e:	4803      	ldr	r0, [pc, #12]	; (800114c <MX_TIM2_Init+0xc8>)
 8001140:	f000 fbd8 	bl	80018f4 <HAL_TIM_MspPostInit>

}
 8001144:	bf00      	nop
 8001146:	3728      	adds	r7, #40	; 0x28
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	200001f0 	.word	0x200001f0

08001150 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b088      	sub	sp, #32
 8001154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001156:	f107 0314 	add.w	r3, r7, #20
 800115a:	2200      	movs	r2, #0
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	605a      	str	r2, [r3, #4]
 8001160:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001162:	1d3b      	adds	r3, r7, #4
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
 8001168:	605a      	str	r2, [r3, #4]
 800116a:	609a      	str	r2, [r3, #8]
 800116c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800116e:	4b20      	ldr	r3, [pc, #128]	; (80011f0 <MX_TIM4_Init+0xa0>)
 8001170:	4a20      	ldr	r2, [pc, #128]	; (80011f4 <MX_TIM4_Init+0xa4>)
 8001172:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8001174:	4b1e      	ldr	r3, [pc, #120]	; (80011f0 <MX_TIM4_Init+0xa0>)
 8001176:	2247      	movs	r2, #71	; 0x47
 8001178:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800117a:	4b1d      	ldr	r3, [pc, #116]	; (80011f0 <MX_TIM4_Init+0xa0>)
 800117c:	2200      	movs	r2, #0
 800117e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001180:	4b1b      	ldr	r3, [pc, #108]	; (80011f0 <MX_TIM4_Init+0xa0>)
 8001182:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001186:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001188:	4b19      	ldr	r3, [pc, #100]	; (80011f0 <MX_TIM4_Init+0xa0>)
 800118a:	2200      	movs	r2, #0
 800118c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800118e:	4b18      	ldr	r3, [pc, #96]	; (80011f0 <MX_TIM4_Init+0xa0>)
 8001190:	2200      	movs	r2, #0
 8001192:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001194:	4816      	ldr	r0, [pc, #88]	; (80011f0 <MX_TIM4_Init+0xa0>)
 8001196:	f002 ff0d 	bl	8003fb4 <HAL_TIM_IC_Init>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80011a0:	f000 faf4 	bl	800178c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011a4:	2300      	movs	r3, #0
 80011a6:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011a8:	2300      	movs	r3, #0
 80011aa:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80011ac:	f107 0314 	add.w	r3, r7, #20
 80011b0:	4619      	mov	r1, r3
 80011b2:	480f      	ldr	r0, [pc, #60]	; (80011f0 <MX_TIM4_Init+0xa0>)
 80011b4:	f004 f878 	bl	80052a8 <HAL_TIMEx_MasterConfigSynchronization>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 80011be:	f000 fae5 	bl	800178c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80011c2:	2300      	movs	r3, #0
 80011c4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80011c6:	2301      	movs	r3, #1
 80011c8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80011ca:	2300      	movs	r3, #0
 80011cc:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80011ce:	2300      	movs	r3, #0
 80011d0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80011d2:	1d3b      	adds	r3, r7, #4
 80011d4:	2200      	movs	r2, #0
 80011d6:	4619      	mov	r1, r3
 80011d8:	4805      	ldr	r0, [pc, #20]	; (80011f0 <MX_TIM4_Init+0xa0>)
 80011da:	f003 f98f 	bl	80044fc <HAL_TIM_IC_ConfigChannel>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80011e4:	f000 fad2 	bl	800178c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80011e8:	bf00      	nop
 80011ea:	3720      	adds	r7, #32
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	2000023c 	.word	0x2000023c
 80011f4:	40000800 	.word	0x40000800

080011f8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011fe:	1d3b      	adds	r3, r7, #4
 8001200:	2200      	movs	r2, #0
 8001202:	601a      	str	r2, [r3, #0]
 8001204:	605a      	str	r2, [r3, #4]
 8001206:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001208:	4b14      	ldr	r3, [pc, #80]	; (800125c <MX_TIM6_Init+0x64>)
 800120a:	4a15      	ldr	r2, [pc, #84]	; (8001260 <MX_TIM6_Init+0x68>)
 800120c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 72-1;
 800120e:	4b13      	ldr	r3, [pc, #76]	; (800125c <MX_TIM6_Init+0x64>)
 8001210:	2247      	movs	r2, #71	; 0x47
 8001212:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001214:	4b11      	ldr	r3, [pc, #68]	; (800125c <MX_TIM6_Init+0x64>)
 8001216:	2200      	movs	r2, #0
 8001218:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 800121a:	4b10      	ldr	r3, [pc, #64]	; (800125c <MX_TIM6_Init+0x64>)
 800121c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001220:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001222:	4b0e      	ldr	r3, [pc, #56]	; (800125c <MX_TIM6_Init+0x64>)
 8001224:	2200      	movs	r2, #0
 8001226:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001228:	480c      	ldr	r0, [pc, #48]	; (800125c <MX_TIM6_Init+0x64>)
 800122a:	f002 fca5 	bl	8003b78 <HAL_TIM_Base_Init>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001234:	f000 faaa 	bl	800178c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001238:	2300      	movs	r3, #0
 800123a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800123c:	2300      	movs	r3, #0
 800123e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001240:	1d3b      	adds	r3, r7, #4
 8001242:	4619      	mov	r1, r3
 8001244:	4805      	ldr	r0, [pc, #20]	; (800125c <MX_TIM6_Init+0x64>)
 8001246:	f004 f82f 	bl	80052a8 <HAL_TIMEx_MasterConfigSynchronization>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001250:	f000 fa9c 	bl	800178c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001254:	bf00      	nop
 8001256:	3710      	adds	r7, #16
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20000288 	.word	0x20000288
 8001260:	40001000 	.word	0x40001000

08001264 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001268:	4b14      	ldr	r3, [pc, #80]	; (80012bc <MX_USART1_UART_Init+0x58>)
 800126a:	4a15      	ldr	r2, [pc, #84]	; (80012c0 <MX_USART1_UART_Init+0x5c>)
 800126c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800126e:	4b13      	ldr	r3, [pc, #76]	; (80012bc <MX_USART1_UART_Init+0x58>)
 8001270:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001274:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001276:	4b11      	ldr	r3, [pc, #68]	; (80012bc <MX_USART1_UART_Init+0x58>)
 8001278:	2200      	movs	r2, #0
 800127a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800127c:	4b0f      	ldr	r3, [pc, #60]	; (80012bc <MX_USART1_UART_Init+0x58>)
 800127e:	2200      	movs	r2, #0
 8001280:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001282:	4b0e      	ldr	r3, [pc, #56]	; (80012bc <MX_USART1_UART_Init+0x58>)
 8001284:	2200      	movs	r2, #0
 8001286:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001288:	4b0c      	ldr	r3, [pc, #48]	; (80012bc <MX_USART1_UART_Init+0x58>)
 800128a:	220c      	movs	r2, #12
 800128c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800128e:	4b0b      	ldr	r3, [pc, #44]	; (80012bc <MX_USART1_UART_Init+0x58>)
 8001290:	2200      	movs	r2, #0
 8001292:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001294:	4b09      	ldr	r3, [pc, #36]	; (80012bc <MX_USART1_UART_Init+0x58>)
 8001296:	2200      	movs	r2, #0
 8001298:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800129a:	4b08      	ldr	r3, [pc, #32]	; (80012bc <MX_USART1_UART_Init+0x58>)
 800129c:	2200      	movs	r2, #0
 800129e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012a0:	4b06      	ldr	r3, [pc, #24]	; (80012bc <MX_USART1_UART_Init+0x58>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012a6:	4805      	ldr	r0, [pc, #20]	; (80012bc <MX_USART1_UART_Init+0x58>)
 80012a8:	f004 f8a4 	bl	80053f4 <HAL_UART_Init>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80012b2:	f000 fa6b 	bl	800178c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	200002d4 	.word	0x200002d4
 80012c0:	40013800 	.word	0x40013800

080012c4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012c8:	4b14      	ldr	r3, [pc, #80]	; (800131c <MX_USART2_UART_Init+0x58>)
 80012ca:	4a15      	ldr	r2, [pc, #84]	; (8001320 <MX_USART2_UART_Init+0x5c>)
 80012cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012ce:	4b13      	ldr	r3, [pc, #76]	; (800131c <MX_USART2_UART_Init+0x58>)
 80012d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012d6:	4b11      	ldr	r3, [pc, #68]	; (800131c <MX_USART2_UART_Init+0x58>)
 80012d8:	2200      	movs	r2, #0
 80012da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012dc:	4b0f      	ldr	r3, [pc, #60]	; (800131c <MX_USART2_UART_Init+0x58>)
 80012de:	2200      	movs	r2, #0
 80012e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012e2:	4b0e      	ldr	r3, [pc, #56]	; (800131c <MX_USART2_UART_Init+0x58>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012e8:	4b0c      	ldr	r3, [pc, #48]	; (800131c <MX_USART2_UART_Init+0x58>)
 80012ea:	220c      	movs	r2, #12
 80012ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012ee:	4b0b      	ldr	r3, [pc, #44]	; (800131c <MX_USART2_UART_Init+0x58>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012f4:	4b09      	ldr	r3, [pc, #36]	; (800131c <MX_USART2_UART_Init+0x58>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012fa:	4b08      	ldr	r3, [pc, #32]	; (800131c <MX_USART2_UART_Init+0x58>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001300:	4b06      	ldr	r3, [pc, #24]	; (800131c <MX_USART2_UART_Init+0x58>)
 8001302:	2200      	movs	r2, #0
 8001304:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001306:	4805      	ldr	r0, [pc, #20]	; (800131c <MX_USART2_UART_Init+0x58>)
 8001308:	f004 f874 	bl	80053f4 <HAL_UART_Init>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001312:	f000 fa3b 	bl	800178c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	2000035c 	.word	0x2000035c
 8001320:	40004400 	.word	0x40004400

08001324 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b088      	sub	sp, #32
 8001328:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800132a:	f107 030c 	add.w	r3, r7, #12
 800132e:	2200      	movs	r2, #0
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	605a      	str	r2, [r3, #4]
 8001334:	609a      	str	r2, [r3, #8]
 8001336:	60da      	str	r2, [r3, #12]
 8001338:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800133a:	4b28      	ldr	r3, [pc, #160]	; (80013dc <MX_GPIO_Init+0xb8>)
 800133c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800133e:	4a27      	ldr	r2, [pc, #156]	; (80013dc <MX_GPIO_Init+0xb8>)
 8001340:	f043 0304 	orr.w	r3, r3, #4
 8001344:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001346:	4b25      	ldr	r3, [pc, #148]	; (80013dc <MX_GPIO_Init+0xb8>)
 8001348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800134a:	f003 0304 	and.w	r3, r3, #4
 800134e:	60bb      	str	r3, [r7, #8]
 8001350:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001352:	4b22      	ldr	r3, [pc, #136]	; (80013dc <MX_GPIO_Init+0xb8>)
 8001354:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001356:	4a21      	ldr	r2, [pc, #132]	; (80013dc <MX_GPIO_Init+0xb8>)
 8001358:	f043 0301 	orr.w	r3, r3, #1
 800135c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800135e:	4b1f      	ldr	r3, [pc, #124]	; (80013dc <MX_GPIO_Init+0xb8>)
 8001360:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001362:	f003 0301 	and.w	r3, r3, #1
 8001366:	607b      	str	r3, [r7, #4]
 8001368:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800136a:	4b1c      	ldr	r3, [pc, #112]	; (80013dc <MX_GPIO_Init+0xb8>)
 800136c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800136e:	4a1b      	ldr	r2, [pc, #108]	; (80013dc <MX_GPIO_Init+0xb8>)
 8001370:	f043 0302 	orr.w	r3, r3, #2
 8001374:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001376:	4b19      	ldr	r3, [pc, #100]	; (80013dc <MX_GPIO_Init+0xb8>)
 8001378:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800137a:	f003 0302 	and.w	r3, r3, #2
 800137e:	603b      	str	r3, [r7, #0]
 8001380:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 8001382:	2200      	movs	r2, #0
 8001384:	210f      	movs	r1, #15
 8001386:	4816      	ldr	r0, [pc, #88]	; (80013e0 <MX_GPIO_Init+0xbc>)
 8001388:	f001 f8a4 	bl	80024d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, FL_Pin|BL_Pin|TRIG_Pin, GPIO_PIN_RESET);
 800138c:	2200      	movs	r2, #0
 800138e:	21e0      	movs	r1, #224	; 0xe0
 8001390:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001394:	f001 f89e 	bl	80024d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IN1_Pin IN2_Pin IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin;
 8001398:	230f      	movs	r3, #15
 800139a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139c:	2301      	movs	r3, #1
 800139e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a0:	2300      	movs	r3, #0
 80013a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a4:	2300      	movs	r3, #0
 80013a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013a8:	f107 030c 	add.w	r3, r7, #12
 80013ac:	4619      	mov	r1, r3
 80013ae:	480c      	ldr	r0, [pc, #48]	; (80013e0 <MX_GPIO_Init+0xbc>)
 80013b0:	f000 fee6 	bl	8002180 <HAL_GPIO_Init>

  /*Configure GPIO pins : FL_Pin BL_Pin TRIG_Pin */
  GPIO_InitStruct.Pin = FL_Pin|BL_Pin|TRIG_Pin;
 80013b4:	23e0      	movs	r3, #224	; 0xe0
 80013b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b8:	2301      	movs	r3, #1
 80013ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c0:	2300      	movs	r3, #0
 80013c2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c4:	f107 030c 	add.w	r3, r7, #12
 80013c8:	4619      	mov	r1, r3
 80013ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013ce:	f000 fed7 	bl	8002180 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013d2:	bf00      	nop
 80013d4:	3720      	adds	r7, #32
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	40021000 	.word	0x40021000
 80013e0:	48000800 	.word	0x48000800
 80013e4:	00000000 	.word	0x00000000

080013e8 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	7f1b      	ldrb	r3, [r3, #28]
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	f040 8082 	bne.w	80014fe <HAL_TIM_IC_CaptureCallback+0x116>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 80013fa:	4b45      	ldr	r3, [pc, #276]	; (8001510 <HAL_TIM_IC_CaptureCallback+0x128>)
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d11a      	bne.n	8001438 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8001402:	2100      	movs	r1, #0
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f003 fa29 	bl	800485c <HAL_TIM_ReadCapturedValue>
 800140a:	4603      	mov	r3, r0
 800140c:	4a41      	ldr	r2, [pc, #260]	; (8001514 <HAL_TIM_IC_CaptureCallback+0x12c>)
 800140e:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8001410:	4b3f      	ldr	r3, [pc, #252]	; (8001510 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001412:	2201      	movs	r2, #1
 8001414:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	6a1a      	ldr	r2, [r3, #32]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f022 020a 	bic.w	r2, r2, #10
 8001424:	621a      	str	r2, [r3, #32]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	6a1a      	ldr	r2, [r3, #32]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f042 0202 	orr.w	r2, r2, #2
 8001434:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim4, TIM_IT_CC1);
		}
	}
}
 8001436:	e062      	b.n	80014fe <HAL_TIM_IC_CaptureCallback+0x116>
		else if (Is_First_Captured==1)   // if the first is already captured
 8001438:	4b35      	ldr	r3, [pc, #212]	; (8001510 <HAL_TIM_IC_CaptureCallback+0x128>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b01      	cmp	r3, #1
 800143e:	d15e      	bne.n	80014fe <HAL_TIM_IC_CaptureCallback+0x116>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8001440:	2100      	movs	r1, #0
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f003 fa0a 	bl	800485c <HAL_TIM_ReadCapturedValue>
 8001448:	4603      	mov	r3, r0
 800144a:	4a33      	ldr	r2, [pc, #204]	; (8001518 <HAL_TIM_IC_CaptureCallback+0x130>)
 800144c:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	2200      	movs	r2, #0
 8001454:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2 > IC_Val1)
 8001456:	4b30      	ldr	r3, [pc, #192]	; (8001518 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	4b2e      	ldr	r3, [pc, #184]	; (8001514 <HAL_TIM_IC_CaptureCallback+0x12c>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	429a      	cmp	r2, r3
 8001460:	d907      	bls.n	8001472 <HAL_TIM_IC_CaptureCallback+0x8a>
				Difference = IC_Val2-IC_Val1;
 8001462:	4b2d      	ldr	r3, [pc, #180]	; (8001518 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	4b2b      	ldr	r3, [pc, #172]	; (8001514 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	4a2b      	ldr	r2, [pc, #172]	; (800151c <HAL_TIM_IC_CaptureCallback+0x134>)
 800146e:	6013      	str	r3, [r2, #0]
 8001470:	e00f      	b.n	8001492 <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (IC_Val1 > IC_Val2)
 8001472:	4b28      	ldr	r3, [pc, #160]	; (8001514 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	4b28      	ldr	r3, [pc, #160]	; (8001518 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	429a      	cmp	r2, r3
 800147c:	d909      	bls.n	8001492 <HAL_TIM_IC_CaptureCallback+0xaa>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 800147e:	4b26      	ldr	r3, [pc, #152]	; (8001518 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	4b24      	ldr	r3, [pc, #144]	; (8001514 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800148c:	33ff      	adds	r3, #255	; 0xff
 800148e:	4a23      	ldr	r2, [pc, #140]	; (800151c <HAL_TIM_IC_CaptureCallback+0x134>)
 8001490:	6013      	str	r3, [r2, #0]
			Distance = Difference * .034/2;
 8001492:	4b22      	ldr	r3, [pc, #136]	; (800151c <HAL_TIM_IC_CaptureCallback+0x134>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4618      	mov	r0, r3
 8001498:	f7ff f834 	bl	8000504 <__aeabi_ui2d>
 800149c:	a31a      	add	r3, pc, #104	; (adr r3, 8001508 <HAL_TIM_IC_CaptureCallback+0x120>)
 800149e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014a2:	f7ff f8a9 	bl	80005f8 <__aeabi_dmul>
 80014a6:	4602      	mov	r2, r0
 80014a8:	460b      	mov	r3, r1
 80014aa:	4610      	mov	r0, r2
 80014ac:	4619      	mov	r1, r3
 80014ae:	f04f 0200 	mov.w	r2, #0
 80014b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014b6:	f7ff f9c9 	bl	800084c <__aeabi_ddiv>
 80014ba:	4602      	mov	r2, r0
 80014bc:	460b      	mov	r3, r1
 80014be:	4610      	mov	r0, r2
 80014c0:	4619      	mov	r1, r3
 80014c2:	f7ff fb71 	bl	8000ba8 <__aeabi_d2f>
 80014c6:	4603      	mov	r3, r0
 80014c8:	4a15      	ldr	r2, [pc, #84]	; (8001520 <HAL_TIM_IC_CaptureCallback+0x138>)
 80014ca:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 0; // set it back to false
 80014cc:	4b10      	ldr	r3, [pc, #64]	; (8001510 <HAL_TIM_IC_CaptureCallback+0x128>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	6a1a      	ldr	r2, [r3, #32]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f022 020a 	bic.w	r2, r2, #10
 80014e0:	621a      	str	r2, [r3, #32]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	6a12      	ldr	r2, [r2, #32]
 80014ec:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim4, TIM_IT_CC1);
 80014ee:	4b0d      	ldr	r3, [pc, #52]	; (8001524 <HAL_TIM_IC_CaptureCallback+0x13c>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	68da      	ldr	r2, [r3, #12]
 80014f4:	4b0b      	ldr	r3, [pc, #44]	; (8001524 <HAL_TIM_IC_CaptureCallback+0x13c>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f022 0202 	bic.w	r2, r2, #2
 80014fc:	60da      	str	r2, [r3, #12]
}
 80014fe:	bf00      	nop
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	b020c49c 	.word	0xb020c49c
 800150c:	3fa16872 	.word	0x3fa16872
 8001510:	20000410 	.word	0x20000410
 8001514:	20000404 	.word	0x20000404
 8001518:	20000408 	.word	0x20000408
 800151c:	2000040c 	.word	0x2000040c
 8001520:	20000414 	.word	0x20000414
 8001524:	2000023c 	.word	0x2000023c

08001528 <Turn_Left>:


void Turn_Left(){
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
	//Right motor direction to forward
	HAL_GPIO_WritePin(GPIOC, IN1_Pin, GPIO_PIN_SET);
 800152c:	2201      	movs	r2, #1
 800152e:	2101      	movs	r1, #1
 8001530:	480d      	ldr	r0, [pc, #52]	; (8001568 <Turn_Left+0x40>)
 8001532:	f000 ffcf 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, IN2_Pin, GPIO_PIN_RESET);
 8001536:	2200      	movs	r2, #0
 8001538:	2102      	movs	r1, #2
 800153a:	480b      	ldr	r0, [pc, #44]	; (8001568 <Turn_Left+0x40>)
 800153c:	f000 ffca 	bl	80024d4 <HAL_GPIO_WritePin>


	//Left motor direction to forward
	HAL_GPIO_WritePin(GPIOC, IN3_Pin, GPIO_PIN_SET);
 8001540:	2201      	movs	r2, #1
 8001542:	2104      	movs	r1, #4
 8001544:	4808      	ldr	r0, [pc, #32]	; (8001568 <Turn_Left+0x40>)
 8001546:	f000 ffc5 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, IN4_Pin, GPIO_PIN_RESET);
 800154a:	2200      	movs	r2, #0
 800154c:	2108      	movs	r1, #8
 800154e:	4806      	ldr	r0, [pc, #24]	; (8001568 <Turn_Left+0x40>)
 8001550:	f000 ffc0 	bl	80024d4 <HAL_GPIO_WritePin>

	//Set Turning speed
	TIM2->CCR1= Min_Speed;
 8001554:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001558:	2250      	movs	r2, #80	; 0x50
 800155a:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR2= Meduim_Speed;
 800155c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001560:	22be      	movs	r2, #190	; 0xbe
 8001562:	639a      	str	r2, [r3, #56]	; 0x38


}
 8001564:	bf00      	nop
 8001566:	bd80      	pop	{r7, pc}
 8001568:	48000800 	.word	0x48000800

0800156c <Turn_Right>:

void Turn_Right(){
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0

	//Right motor direction to forward
	HAL_GPIO_WritePin(GPIOC, IN1_Pin, GPIO_PIN_SET);
 8001570:	2201      	movs	r2, #1
 8001572:	2101      	movs	r1, #1
 8001574:	480d      	ldr	r0, [pc, #52]	; (80015ac <Turn_Right+0x40>)
 8001576:	f000 ffad 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, IN2_Pin, GPIO_PIN_RESET);
 800157a:	2200      	movs	r2, #0
 800157c:	2102      	movs	r1, #2
 800157e:	480b      	ldr	r0, [pc, #44]	; (80015ac <Turn_Right+0x40>)
 8001580:	f000 ffa8 	bl	80024d4 <HAL_GPIO_WritePin>


	//Left motor direction to forward
	HAL_GPIO_WritePin(GPIOC, IN3_Pin, GPIO_PIN_SET);
 8001584:	2201      	movs	r2, #1
 8001586:	2104      	movs	r1, #4
 8001588:	4808      	ldr	r0, [pc, #32]	; (80015ac <Turn_Right+0x40>)
 800158a:	f000 ffa3 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, IN4_Pin, GPIO_PIN_RESET);
 800158e:	2200      	movs	r2, #0
 8001590:	2108      	movs	r1, #8
 8001592:	4806      	ldr	r0, [pc, #24]	; (80015ac <Turn_Right+0x40>)
 8001594:	f000 ff9e 	bl	80024d4 <HAL_GPIO_WritePin>


	//Set Turning speed
	TIM2->CCR1= Meduim_Speed;
 8001598:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800159c:	22be      	movs	r2, #190	; 0xbe
 800159e:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR2= Min_Speed;
 80015a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015a4:	2250      	movs	r2, #80	; 0x50
 80015a6:	639a      	str	r2, [r3, #56]	; 0x38

}
 80015a8:	bf00      	nop
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	48000800 	.word	0x48000800

080015b0 <Forward>:

void Forward(){
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0

	//Right motor direction to forward
	HAL_GPIO_WritePin(GPIOC, IN1_Pin, GPIO_PIN_SET);
 80015b4:	2201      	movs	r2, #1
 80015b6:	2101      	movs	r1, #1
 80015b8:	480d      	ldr	r0, [pc, #52]	; (80015f0 <Forward+0x40>)
 80015ba:	f000 ff8b 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, IN2_Pin, GPIO_PIN_RESET);
 80015be:	2200      	movs	r2, #0
 80015c0:	2102      	movs	r1, #2
 80015c2:	480b      	ldr	r0, [pc, #44]	; (80015f0 <Forward+0x40>)
 80015c4:	f000 ff86 	bl	80024d4 <HAL_GPIO_WritePin>


	//Left motor direction to forward
	HAL_GPIO_WritePin(GPIOC, IN3_Pin, GPIO_PIN_SET);
 80015c8:	2201      	movs	r2, #1
 80015ca:	2104      	movs	r1, #4
 80015cc:	4808      	ldr	r0, [pc, #32]	; (80015f0 <Forward+0x40>)
 80015ce:	f000 ff81 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, IN4_Pin, GPIO_PIN_RESET);
 80015d2:	2200      	movs	r2, #0
 80015d4:	2108      	movs	r1, #8
 80015d6:	4806      	ldr	r0, [pc, #24]	; (80015f0 <Forward+0x40>)
 80015d8:	f000 ff7c 	bl	80024d4 <HAL_GPIO_WritePin>

	//Set Turning speed
	TIM2->CCR1= Max_Speed;
 80015dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015e0:	22ff      	movs	r2, #255	; 0xff
 80015e2:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR2= Max_Speed;
 80015e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015e8:	22ff      	movs	r2, #255	; 0xff
 80015ea:	639a      	str	r2, [r3, #56]	; 0x38
}
 80015ec:	bf00      	nop
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	48000800 	.word	0x48000800

080015f4 <Backward>:

void Backward(){
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0

	//Right motor direction to backward
	HAL_GPIO_WritePin(GPIOC, IN1_Pin, GPIO_PIN_RESET);
 80015f8:	2200      	movs	r2, #0
 80015fa:	2101      	movs	r1, #1
 80015fc:	480d      	ldr	r0, [pc, #52]	; (8001634 <Backward+0x40>)
 80015fe:	f000 ff69 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, IN2_Pin, GPIO_PIN_SET);
 8001602:	2201      	movs	r2, #1
 8001604:	2102      	movs	r1, #2
 8001606:	480b      	ldr	r0, [pc, #44]	; (8001634 <Backward+0x40>)
 8001608:	f000 ff64 	bl	80024d4 <HAL_GPIO_WritePin>


	//Left motor direction to backward
	HAL_GPIO_WritePin(GPIOC, IN3_Pin, GPIO_PIN_RESET);
 800160c:	2200      	movs	r2, #0
 800160e:	2104      	movs	r1, #4
 8001610:	4808      	ldr	r0, [pc, #32]	; (8001634 <Backward+0x40>)
 8001612:	f000 ff5f 	bl	80024d4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, IN4_Pin, GPIO_PIN_SET);
 8001616:	2201      	movs	r2, #1
 8001618:	2108      	movs	r1, #8
 800161a:	4806      	ldr	r0, [pc, #24]	; (8001634 <Backward+0x40>)
 800161c:	f000 ff5a 	bl	80024d4 <HAL_GPIO_WritePin>

	//Set medium speed
	TIM2->CCR1= Meduim_Speed;
 8001620:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001624:	22be      	movs	r2, #190	; 0xbe
 8001626:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR2= Meduim_Speed;
 8001628:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800162c:	22be      	movs	r2, #190	; 0xbe
 800162e:	639a      	str	r2, [r3, #56]	; 0x38

}
 8001630:	bf00      	nop
 8001632:	bd80      	pop	{r7, pc}
 8001634:	48000800 	.word	0x48000800

08001638 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
    // Check the Cplt callback function call belongs to the UART1 instance.
    if (huart == &huart1) {
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	4a31      	ldr	r2, [pc, #196]	; (8001708 <HAL_UART_RxCpltCallback+0xd0>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d15b      	bne.n	8001700 <HAL_UART_RxCpltCallback+0xc8>
        switch (RX_Buffer[0]) {
 8001648:	4b30      	ldr	r3, [pc, #192]	; (800170c <HAL_UART_RxCpltCallback+0xd4>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	3b44      	subs	r3, #68	; 0x44
 800164e:	2b11      	cmp	r3, #17
 8001650:	d83e      	bhi.n	80016d0 <HAL_UART_RxCpltCallback+0x98>
 8001652:	a201      	add	r2, pc, #4	; (adr r2, 8001658 <HAL_UART_RxCpltCallback+0x20>)
 8001654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001658:	080016bf 	.word	0x080016bf
 800165c:	080016d1 	.word	0x080016d1
 8001660:	080016d1 	.word	0x080016d1
 8001664:	080016d1 	.word	0x080016d1
 8001668:	080016d1 	.word	0x080016d1
 800166c:	080016d1 	.word	0x080016d1
 8001670:	080016d1 	.word	0x080016d1
 8001674:	080016d1 	.word	0x080016d1
 8001678:	080016c5 	.word	0x080016c5
 800167c:	080016a1 	.word	0x080016a1
 8001680:	080016ad 	.word	0x080016ad
 8001684:	080016d1 	.word	0x080016d1
 8001688:	080016d1 	.word	0x080016d1
 800168c:	080016d1 	.word	0x080016d1
 8001690:	080016cb 	.word	0x080016cb
 8001694:	080016d1 	.word	0x080016d1
 8001698:	080016d1 	.word	0x080016d1
 800169c:	080016b9 	.word	0x080016b9
            case 'M':
                HAL_GPIO_TogglePin(FL_GPIO_Port, FL_Pin);
 80016a0:	2120      	movs	r1, #32
 80016a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016a6:	f000 ff2d 	bl	8002504 <HAL_GPIO_TogglePin>
                break;
 80016aa:	e024      	b.n	80016f6 <HAL_UART_RxCpltCallback+0xbe>

            case 'N':
                HAL_GPIO_TogglePin(BL_GPIO_Port, BL_Pin);
 80016ac:	2140      	movs	r1, #64	; 0x40
 80016ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016b2:	f000 ff27 	bl	8002504 <HAL_GPIO_TogglePin>
                break;
 80016b6:	e01e      	b.n	80016f6 <HAL_UART_RxCpltCallback+0xbe>

            case 'U':
                // HAL_GPIO_WritePin(FL_GPIO_Port, FL_Pin, 1);
                Forward();
 80016b8:	f7ff ff7a 	bl	80015b0 <Forward>
                break;
 80016bc:	e01b      	b.n	80016f6 <HAL_UART_RxCpltCallback+0xbe>

            case 'D':
                // HAL_GPIO_WritePin(FL_GPIO_Port, FL_Pin, 1);
                Backward();
 80016be:	f7ff ff99 	bl	80015f4 <Backward>
                break;
 80016c2:	e018      	b.n	80016f6 <HAL_UART_RxCpltCallback+0xbe>

            case 'L':
                // HAL_GPIO_WritePin(FL_GPIO_Port, FL_Pin, 1);
                Turn_Left();
 80016c4:	f7ff ff30 	bl	8001528 <Turn_Left>
                break;
 80016c8:	e015      	b.n	80016f6 <HAL_UART_RxCpltCallback+0xbe>

            case 'R':
                // HAL_GPIO_WritePin(FL_GPIO_Port, FL_Pin, 1);
                Turn_Right();
 80016ca:	f7ff ff4f 	bl	800156c <Turn_Right>
                break;
 80016ce:	e012      	b.n	80016f6 <HAL_UART_RxCpltCallback+0xbe>

            default:
                TIM2->CCR1 = 0;
 80016d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016d4:	2200      	movs	r2, #0
 80016d6:	635a      	str	r2, [r3, #52]	; 0x34
                TIM2->CCR2 = 0;
 80016d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016dc:	2200      	movs	r2, #0
 80016de:	639a      	str	r2, [r3, #56]	; 0x38
                sprintf(MSG, "No command \r\n");
 80016e0:	490b      	ldr	r1, [pc, #44]	; (8001710 <HAL_UART_RxCpltCallback+0xd8>)
 80016e2:	480c      	ldr	r0, [pc, #48]	; (8001714 <HAL_UART_RxCpltCallback+0xdc>)
 80016e4:	f005 ff76 	bl	80075d4 <siprintf>
                HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 100);
 80016e8:	2364      	movs	r3, #100	; 0x64
 80016ea:	2219      	movs	r2, #25
 80016ec:	4909      	ldr	r1, [pc, #36]	; (8001714 <HAL_UART_RxCpltCallback+0xdc>)
 80016ee:	480a      	ldr	r0, [pc, #40]	; (8001718 <HAL_UART_RxCpltCallback+0xe0>)
 80016f0:	f003 fece 	bl	8005490 <HAL_UART_Transmit>
                break;
 80016f4:	bf00      	nop
        }

        HAL_UART_Receive_IT(&huart1, RX_Buffer, RX_Buffer_len);
 80016f6:	2202      	movs	r2, #2
 80016f8:	4904      	ldr	r1, [pc, #16]	; (800170c <HAL_UART_RxCpltCallback+0xd4>)
 80016fa:	4803      	ldr	r0, [pc, #12]	; (8001708 <HAL_UART_RxCpltCallback+0xd0>)
 80016fc:	f003 ff52 	bl	80055a4 <HAL_UART_Receive_IT>
    }
}
 8001700:	bf00      	nop
 8001702:	3708      	adds	r7, #8
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	200002d4 	.word	0x200002d4
 800170c:	200003e4 	.word	0x200003e4
 8001710:	080098b0 	.word	0x080098b0
 8001714:	200003e8 	.word	0x200003e8
 8001718:	2000035c 	.word	0x2000035c

0800171c <HCSR04_Read>:


void HCSR04_Read(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8001720:	2201      	movs	r2, #1
 8001722:	2180      	movs	r1, #128	; 0x80
 8001724:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001728:	f000 fed4 	bl	80024d4 <HAL_GPIO_WritePin>
	delay_us(3);  // wait for 10 us (minimum trig pulse is 2us)
 800172c:	2003      	movs	r0, #3
 800172e:	f000 f813 	bl	8001758 <delay_us>
	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);  // pull the TRIG pin low
 8001732:	2200      	movs	r2, #0
 8001734:	2180      	movs	r1, #128	; 0x80
 8001736:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800173a:	f000 fecb 	bl	80024d4 <HAL_GPIO_WritePin>

	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_CC1);
 800173e:	4b05      	ldr	r3, [pc, #20]	; (8001754 <HCSR04_Read+0x38>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	68da      	ldr	r2, [r3, #12]
 8001744:	4b03      	ldr	r3, [pc, #12]	; (8001754 <HCSR04_Read+0x38>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f042 0202 	orr.w	r2, r2, #2
 800174c:	60da      	str	r2, [r3, #12]
}
 800174e:	bf00      	nop
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	2000023c 	.word	0x2000023c

08001758 <delay_us>:

void delay_us(uint16_t delay){
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim6,0); // or set the CNT directly : TIM6->CNT = 0;
 8001762:	4b09      	ldr	r3, [pc, #36]	; (8001788 <delay_us+0x30>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	2200      	movs	r2, #0
 8001768:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim6) < delay); // or : while (TIM6->CNT < delay);
 800176a:	bf00      	nop
 800176c:	4b06      	ldr	r3, [pc, #24]	; (8001788 <delay_us+0x30>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001772:	88fb      	ldrh	r3, [r7, #6]
 8001774:	429a      	cmp	r2, r3
 8001776:	d3f9      	bcc.n	800176c <delay_us+0x14>
}
 8001778:	bf00      	nop
 800177a:	bf00      	nop
 800177c:	370c      	adds	r7, #12
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	20000288 	.word	0x20000288

0800178c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001790:	b672      	cpsid	i
}
 8001792:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001794:	e7fe      	b.n	8001794 <Error_Handler+0x8>
	...

08001798 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800179e:	4b0f      	ldr	r3, [pc, #60]	; (80017dc <HAL_MspInit+0x44>)
 80017a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017a2:	4a0e      	ldr	r2, [pc, #56]	; (80017dc <HAL_MspInit+0x44>)
 80017a4:	f043 0301 	orr.w	r3, r3, #1
 80017a8:	6613      	str	r3, [r2, #96]	; 0x60
 80017aa:	4b0c      	ldr	r3, [pc, #48]	; (80017dc <HAL_MspInit+0x44>)
 80017ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	607b      	str	r3, [r7, #4]
 80017b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017b6:	4b09      	ldr	r3, [pc, #36]	; (80017dc <HAL_MspInit+0x44>)
 80017b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ba:	4a08      	ldr	r2, [pc, #32]	; (80017dc <HAL_MspInit+0x44>)
 80017bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017c0:	6593      	str	r3, [r2, #88]	; 0x58
 80017c2:	4b06      	ldr	r3, [pc, #24]	; (80017dc <HAL_MspInit+0x44>)
 80017c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ca:	603b      	str	r3, [r7, #0]
 80017cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017ce:	bf00      	nop
 80017d0:	370c      	adds	r7, #12
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	40021000 	.word	0x40021000

080017e0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b085      	sub	sp, #20
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017f0:	d10b      	bne.n	800180a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017f2:	4b09      	ldr	r3, [pc, #36]	; (8001818 <HAL_TIM_PWM_MspInit+0x38>)
 80017f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017f6:	4a08      	ldr	r2, [pc, #32]	; (8001818 <HAL_TIM_PWM_MspInit+0x38>)
 80017f8:	f043 0301 	orr.w	r3, r3, #1
 80017fc:	6593      	str	r3, [r2, #88]	; 0x58
 80017fe:	4b06      	ldr	r3, [pc, #24]	; (8001818 <HAL_TIM_PWM_MspInit+0x38>)
 8001800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	60fb      	str	r3, [r7, #12]
 8001808:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800180a:	bf00      	nop
 800180c:	3714      	adds	r7, #20
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	40021000 	.word	0x40021000

0800181c <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b08a      	sub	sp, #40	; 0x28
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001824:	f107 0314 	add.w	r3, r7, #20
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	609a      	str	r2, [r3, #8]
 8001830:	60da      	str	r2, [r3, #12]
 8001832:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM4)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a1b      	ldr	r2, [pc, #108]	; (80018a8 <HAL_TIM_IC_MspInit+0x8c>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d12f      	bne.n	800189e <HAL_TIM_IC_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800183e:	4b1b      	ldr	r3, [pc, #108]	; (80018ac <HAL_TIM_IC_MspInit+0x90>)
 8001840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001842:	4a1a      	ldr	r2, [pc, #104]	; (80018ac <HAL_TIM_IC_MspInit+0x90>)
 8001844:	f043 0304 	orr.w	r3, r3, #4
 8001848:	6593      	str	r3, [r2, #88]	; 0x58
 800184a:	4b18      	ldr	r3, [pc, #96]	; (80018ac <HAL_TIM_IC_MspInit+0x90>)
 800184c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800184e:	f003 0304 	and.w	r3, r3, #4
 8001852:	613b      	str	r3, [r7, #16]
 8001854:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001856:	4b15      	ldr	r3, [pc, #84]	; (80018ac <HAL_TIM_IC_MspInit+0x90>)
 8001858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800185a:	4a14      	ldr	r2, [pc, #80]	; (80018ac <HAL_TIM_IC_MspInit+0x90>)
 800185c:	f043 0302 	orr.w	r3, r3, #2
 8001860:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001862:	4b12      	ldr	r3, [pc, #72]	; (80018ac <HAL_TIM_IC_MspInit+0x90>)
 8001864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001866:	f003 0302 	and.w	r3, r3, #2
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = ECHO_CH_Pin;
 800186e:	2340      	movs	r3, #64	; 0x40
 8001870:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001872:	2302      	movs	r3, #2
 8001874:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001876:	2300      	movs	r3, #0
 8001878:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800187a:	2300      	movs	r3, #0
 800187c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800187e:	2302      	movs	r3, #2
 8001880:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ECHO_CH_GPIO_Port, &GPIO_InitStruct);
 8001882:	f107 0314 	add.w	r3, r7, #20
 8001886:	4619      	mov	r1, r3
 8001888:	4809      	ldr	r0, [pc, #36]	; (80018b0 <HAL_TIM_IC_MspInit+0x94>)
 800188a:	f000 fc79 	bl	8002180 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800188e:	2200      	movs	r2, #0
 8001890:	2100      	movs	r1, #0
 8001892:	201e      	movs	r0, #30
 8001894:	f000 fbbf 	bl	8002016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001898:	201e      	movs	r0, #30
 800189a:	f000 fbd8 	bl	800204e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800189e:	bf00      	nop
 80018a0:	3728      	adds	r7, #40	; 0x28
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40000800 	.word	0x40000800
 80018ac:	40021000 	.word	0x40021000
 80018b0:	48000400 	.word	0x48000400

080018b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b085      	sub	sp, #20
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a0a      	ldr	r2, [pc, #40]	; (80018ec <HAL_TIM_Base_MspInit+0x38>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d10b      	bne.n	80018de <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80018c6:	4b0a      	ldr	r3, [pc, #40]	; (80018f0 <HAL_TIM_Base_MspInit+0x3c>)
 80018c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ca:	4a09      	ldr	r2, [pc, #36]	; (80018f0 <HAL_TIM_Base_MspInit+0x3c>)
 80018cc:	f043 0310 	orr.w	r3, r3, #16
 80018d0:	6593      	str	r3, [r2, #88]	; 0x58
 80018d2:	4b07      	ldr	r3, [pc, #28]	; (80018f0 <HAL_TIM_Base_MspInit+0x3c>)
 80018d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018d6:	f003 0310 	and.w	r3, r3, #16
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80018de:	bf00      	nop
 80018e0:	3714      	adds	r7, #20
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	40001000 	.word	0x40001000
 80018f0:	40021000 	.word	0x40021000

080018f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b088      	sub	sp, #32
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fc:	f107 030c 	add.w	r3, r7, #12
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	605a      	str	r2, [r3, #4]
 8001906:	609a      	str	r2, [r3, #8]
 8001908:	60da      	str	r2, [r3, #12]
 800190a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001914:	d11c      	bne.n	8001950 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001916:	4b10      	ldr	r3, [pc, #64]	; (8001958 <HAL_TIM_MspPostInit+0x64>)
 8001918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800191a:	4a0f      	ldr	r2, [pc, #60]	; (8001958 <HAL_TIM_MspPostInit+0x64>)
 800191c:	f043 0301 	orr.w	r3, r3, #1
 8001920:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001922:	4b0d      	ldr	r3, [pc, #52]	; (8001958 <HAL_TIM_MspPostInit+0x64>)
 8001924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001926:	f003 0301 	and.w	r3, r3, #1
 800192a:	60bb      	str	r3, [r7, #8]
 800192c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENA_Pin|ENB_Pin;
 800192e:	2303      	movs	r3, #3
 8001930:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001932:	2302      	movs	r3, #2
 8001934:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001936:	2300      	movs	r3, #0
 8001938:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193a:	2300      	movs	r3, #0
 800193c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800193e:	2301      	movs	r3, #1
 8001940:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001942:	f107 030c 	add.w	r3, r7, #12
 8001946:	4619      	mov	r1, r3
 8001948:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800194c:	f000 fc18 	bl	8002180 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001950:	bf00      	nop
 8001952:	3720      	adds	r7, #32
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	40021000 	.word	0x40021000

0800195c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b0ae      	sub	sp, #184	; 0xb8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001964:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001968:	2200      	movs	r2, #0
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	605a      	str	r2, [r3, #4]
 800196e:	609a      	str	r2, [r3, #8]
 8001970:	60da      	str	r2, [r3, #12]
 8001972:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001974:	f107 031c 	add.w	r3, r7, #28
 8001978:	2288      	movs	r2, #136	; 0x88
 800197a:	2100      	movs	r1, #0
 800197c:	4618      	mov	r0, r3
 800197e:	f005 fe8c 	bl	800769a <memset>
  if(huart->Instance==USART1)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a47      	ldr	r2, [pc, #284]	; (8001aa4 <HAL_UART_MspInit+0x148>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d145      	bne.n	8001a18 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800198c:	2301      	movs	r3, #1
 800198e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001990:	2300      	movs	r3, #0
 8001992:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001994:	f107 031c 	add.w	r3, r7, #28
 8001998:	4618      	mov	r0, r3
 800199a:	f001 fc31 	bl	8003200 <HAL_RCCEx_PeriphCLKConfig>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80019a4:	f7ff fef2 	bl	800178c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019a8:	4b3f      	ldr	r3, [pc, #252]	; (8001aa8 <HAL_UART_MspInit+0x14c>)
 80019aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019ac:	4a3e      	ldr	r2, [pc, #248]	; (8001aa8 <HAL_UART_MspInit+0x14c>)
 80019ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019b2:	6613      	str	r3, [r2, #96]	; 0x60
 80019b4:	4b3c      	ldr	r3, [pc, #240]	; (8001aa8 <HAL_UART_MspInit+0x14c>)
 80019b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019bc:	61bb      	str	r3, [r7, #24]
 80019be:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c0:	4b39      	ldr	r3, [pc, #228]	; (8001aa8 <HAL_UART_MspInit+0x14c>)
 80019c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019c4:	4a38      	ldr	r2, [pc, #224]	; (8001aa8 <HAL_UART_MspInit+0x14c>)
 80019c6:	f043 0301 	orr.w	r3, r3, #1
 80019ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019cc:	4b36      	ldr	r3, [pc, #216]	; (8001aa8 <HAL_UART_MspInit+0x14c>)
 80019ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019d0:	f003 0301 	and.w	r3, r3, #1
 80019d4:	617b      	str	r3, [r7, #20]
 80019d6:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BLE_TX_Pin|BLE_RX_Pin;
 80019d8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80019dc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e0:	2302      	movs	r3, #2
 80019e2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e6:	2300      	movs	r3, #0
 80019e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ec:	2303      	movs	r3, #3
 80019ee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019f2:	2307      	movs	r3, #7
 80019f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80019fc:	4619      	mov	r1, r3
 80019fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a02:	f000 fbbd 	bl	8002180 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001a06:	2200      	movs	r2, #0
 8001a08:	2100      	movs	r1, #0
 8001a0a:	2025      	movs	r0, #37	; 0x25
 8001a0c:	f000 fb03 	bl	8002016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001a10:	2025      	movs	r0, #37	; 0x25
 8001a12:	f000 fb1c 	bl	800204e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a16:	e040      	b.n	8001a9a <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART2)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a23      	ldr	r2, [pc, #140]	; (8001aac <HAL_UART_MspInit+0x150>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d13b      	bne.n	8001a9a <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001a22:	2302      	movs	r3, #2
 8001a24:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a26:	2300      	movs	r3, #0
 8001a28:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a2a:	f107 031c 	add.w	r3, r7, #28
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f001 fbe6 	bl	8003200 <HAL_RCCEx_PeriphCLKConfig>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <HAL_UART_MspInit+0xe2>
      Error_Handler();
 8001a3a:	f7ff fea7 	bl	800178c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a3e:	4b1a      	ldr	r3, [pc, #104]	; (8001aa8 <HAL_UART_MspInit+0x14c>)
 8001a40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a42:	4a19      	ldr	r2, [pc, #100]	; (8001aa8 <HAL_UART_MspInit+0x14c>)
 8001a44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a48:	6593      	str	r3, [r2, #88]	; 0x58
 8001a4a:	4b17      	ldr	r3, [pc, #92]	; (8001aa8 <HAL_UART_MspInit+0x14c>)
 8001a4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a52:	613b      	str	r3, [r7, #16]
 8001a54:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a56:	4b14      	ldr	r3, [pc, #80]	; (8001aa8 <HAL_UART_MspInit+0x14c>)
 8001a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a5a:	4a13      	ldr	r2, [pc, #76]	; (8001aa8 <HAL_UART_MspInit+0x14c>)
 8001a5c:	f043 0301 	orr.w	r3, r3, #1
 8001a60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a62:	4b11      	ldr	r3, [pc, #68]	; (8001aa8 <HAL_UART_MspInit+0x14c>)
 8001a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a66:	f003 0301 	and.w	r3, r3, #1
 8001a6a:	60fb      	str	r3, [r7, #12]
 8001a6c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a6e:	230c      	movs	r3, #12
 8001a70:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a74:	2302      	movs	r3, #2
 8001a76:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a80:	2303      	movs	r3, #3
 8001a82:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a86:	2307      	movs	r3, #7
 8001a88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a8c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001a90:	4619      	mov	r1, r3
 8001a92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a96:	f000 fb73 	bl	8002180 <HAL_GPIO_Init>
}
 8001a9a:	bf00      	nop
 8001a9c:	37b8      	adds	r7, #184	; 0xb8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40013800 	.word	0x40013800
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	40004400 	.word	0x40004400

08001ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ab4:	e7fe      	b.n	8001ab4 <NMI_Handler+0x4>

08001ab6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aba:	e7fe      	b.n	8001aba <HardFault_Handler+0x4>

08001abc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ac0:	e7fe      	b.n	8001ac0 <MemManage_Handler+0x4>

08001ac2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ac6:	e7fe      	b.n	8001ac6 <BusFault_Handler+0x4>

08001ac8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001acc:	e7fe      	b.n	8001acc <UsageFault_Handler+0x4>

08001ace <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr

08001adc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ae0:	bf00      	nop
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr

08001aea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001aea:	b480      	push	{r7}
 8001aec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aee:	bf00      	nop
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr

08001af8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001afc:	f000 f96c 	bl	8001dd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b00:	bf00      	nop
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001b08:	4802      	ldr	r0, [pc, #8]	; (8001b14 <TIM4_IRQHandler+0x10>)
 8001b0a:	f002 fbf5 	bl	80042f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001b0e:	bf00      	nop
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	2000023c 	.word	0x2000023c

08001b18 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b1c:	4802      	ldr	r0, [pc, #8]	; (8001b28 <USART1_IRQHandler+0x10>)
 8001b1e:	f003 fd8d 	bl	800563c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	200002d4 	.word	0x200002d4

08001b2c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  return 1;
 8001b30:	2301      	movs	r3, #1
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <_kill>:

int _kill(int pid, int sig)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b46:	f005 fdfb 	bl	8007740 <__errno>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2216      	movs	r2, #22
 8001b4e:	601a      	str	r2, [r3, #0]
  return -1;
 8001b50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <_exit>:

void _exit (int status)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b64:	f04f 31ff 	mov.w	r1, #4294967295
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f7ff ffe7 	bl	8001b3c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b6e:	e7fe      	b.n	8001b6e <_exit+0x12>

08001b70 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	617b      	str	r3, [r7, #20]
 8001b80:	e00a      	b.n	8001b98 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b82:	f3af 8000 	nop.w
 8001b86:	4601      	mov	r1, r0
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	1c5a      	adds	r2, r3, #1
 8001b8c:	60ba      	str	r2, [r7, #8]
 8001b8e:	b2ca      	uxtb	r2, r1
 8001b90:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	3301      	adds	r3, #1
 8001b96:	617b      	str	r3, [r7, #20]
 8001b98:	697a      	ldr	r2, [r7, #20]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	dbf0      	blt.n	8001b82 <_read+0x12>
  }

  return len;
 8001ba0:	687b      	ldr	r3, [r7, #4]
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3718      	adds	r7, #24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b086      	sub	sp, #24
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	60f8      	str	r0, [r7, #12]
 8001bb2:	60b9      	str	r1, [r7, #8]
 8001bb4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	617b      	str	r3, [r7, #20]
 8001bba:	e009      	b.n	8001bd0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	1c5a      	adds	r2, r3, #1
 8001bc0:	60ba      	str	r2, [r7, #8]
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	617b      	str	r3, [r7, #20]
 8001bd0:	697a      	ldr	r2, [r7, #20]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	dbf1      	blt.n	8001bbc <_write+0x12>
  }
  return len;
 8001bd8:	687b      	ldr	r3, [r7, #4]
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3718      	adds	r7, #24
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}

08001be2 <_close>:

int _close(int file)
{
 8001be2:	b480      	push	{r7}
 8001be4:	b083      	sub	sp, #12
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	b083      	sub	sp, #12
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
 8001c02:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c0a:	605a      	str	r2, [r3, #4]
  return 0;
 8001c0c:	2300      	movs	r3, #0
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr

08001c1a <_isatty>:

int _isatty(int file)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c22:	2301      	movs	r3, #1
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b085      	sub	sp, #20
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	60f8      	str	r0, [r7, #12]
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3714      	adds	r7, #20
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
	...

08001c4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b086      	sub	sp, #24
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c54:	4a14      	ldr	r2, [pc, #80]	; (8001ca8 <_sbrk+0x5c>)
 8001c56:	4b15      	ldr	r3, [pc, #84]	; (8001cac <_sbrk+0x60>)
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c60:	4b13      	ldr	r3, [pc, #76]	; (8001cb0 <_sbrk+0x64>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d102      	bne.n	8001c6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c68:	4b11      	ldr	r3, [pc, #68]	; (8001cb0 <_sbrk+0x64>)
 8001c6a:	4a12      	ldr	r2, [pc, #72]	; (8001cb4 <_sbrk+0x68>)
 8001c6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c6e:	4b10      	ldr	r3, [pc, #64]	; (8001cb0 <_sbrk+0x64>)
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4413      	add	r3, r2
 8001c76:	693a      	ldr	r2, [r7, #16]
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d207      	bcs.n	8001c8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c7c:	f005 fd60 	bl	8007740 <__errno>
 8001c80:	4603      	mov	r3, r0
 8001c82:	220c      	movs	r2, #12
 8001c84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c86:	f04f 33ff 	mov.w	r3, #4294967295
 8001c8a:	e009      	b.n	8001ca0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c8c:	4b08      	ldr	r3, [pc, #32]	; (8001cb0 <_sbrk+0x64>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c92:	4b07      	ldr	r3, [pc, #28]	; (8001cb0 <_sbrk+0x64>)
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4413      	add	r3, r2
 8001c9a:	4a05      	ldr	r2, [pc, #20]	; (8001cb0 <_sbrk+0x64>)
 8001c9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3718      	adds	r7, #24
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	20018000 	.word	0x20018000
 8001cac:	00000400 	.word	0x00000400
 8001cb0:	20000418 	.word	0x20000418
 8001cb4:	20000570 	.word	0x20000570

08001cb8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001cbc:	4b06      	ldr	r3, [pc, #24]	; (8001cd8 <SystemInit+0x20>)
 8001cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cc2:	4a05      	ldr	r2, [pc, #20]	; (8001cd8 <SystemInit+0x20>)
 8001cc4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001ccc:	bf00      	nop
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	e000ed00 	.word	0xe000ed00

08001cdc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001cdc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d14 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ce0:	f7ff ffea 	bl	8001cb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ce4:	480c      	ldr	r0, [pc, #48]	; (8001d18 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ce6:	490d      	ldr	r1, [pc, #52]	; (8001d1c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ce8:	4a0d      	ldr	r2, [pc, #52]	; (8001d20 <LoopForever+0xe>)
  movs r3, #0
 8001cea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cec:	e002      	b.n	8001cf4 <LoopCopyDataInit>

08001cee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cf2:	3304      	adds	r3, #4

08001cf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cf8:	d3f9      	bcc.n	8001cee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cfa:	4a0a      	ldr	r2, [pc, #40]	; (8001d24 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cfc:	4c0a      	ldr	r4, [pc, #40]	; (8001d28 <LoopForever+0x16>)
  movs r3, #0
 8001cfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d00:	e001      	b.n	8001d06 <LoopFillZerobss>

08001d02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d04:	3204      	adds	r2, #4

08001d06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d08:	d3fb      	bcc.n	8001d02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d0a:	f005 fd1f 	bl	800774c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d0e:	f7ff f919 	bl	8000f44 <main>

08001d12 <LoopForever>:

LoopForever:
    b LoopForever
 8001d12:	e7fe      	b.n	8001d12 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001d14:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001d18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d1c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001d20:	08009c8c 	.word	0x08009c8c
  ldr r2, =_sbss
 8001d24:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001d28:	2000056c 	.word	0x2000056c

08001d2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d2c:	e7fe      	b.n	8001d2c <ADC1_2_IRQHandler>

08001d2e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	b082      	sub	sp, #8
 8001d32:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d34:	2300      	movs	r3, #0
 8001d36:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d38:	2003      	movs	r0, #3
 8001d3a:	f000 f961 	bl	8002000 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d3e:	200f      	movs	r0, #15
 8001d40:	f000 f80e 	bl	8001d60 <HAL_InitTick>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d002      	beq.n	8001d50 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	71fb      	strb	r3, [r7, #7]
 8001d4e:	e001      	b.n	8001d54 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d50:	f7ff fd22 	bl	8001798 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d54:	79fb      	ldrb	r3, [r7, #7]
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
	...

08001d60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001d6c:	4b17      	ldr	r3, [pc, #92]	; (8001dcc <HAL_InitTick+0x6c>)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d023      	beq.n	8001dbc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d74:	4b16      	ldr	r3, [pc, #88]	; (8001dd0 <HAL_InitTick+0x70>)
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	4b14      	ldr	r3, [pc, #80]	; (8001dcc <HAL_InitTick+0x6c>)
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d82:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f000 f96d 	bl	800206a <HAL_SYSTICK_Config>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d10f      	bne.n	8001db6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2b0f      	cmp	r3, #15
 8001d9a:	d809      	bhi.n	8001db0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	6879      	ldr	r1, [r7, #4]
 8001da0:	f04f 30ff 	mov.w	r0, #4294967295
 8001da4:	f000 f937 	bl	8002016 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001da8:	4a0a      	ldr	r2, [pc, #40]	; (8001dd4 <HAL_InitTick+0x74>)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6013      	str	r3, [r2, #0]
 8001dae:	e007      	b.n	8001dc0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	73fb      	strb	r3, [r7, #15]
 8001db4:	e004      	b.n	8001dc0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	73fb      	strb	r3, [r7, #15]
 8001dba:	e001      	b.n	8001dc0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3710      	adds	r7, #16
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	20000008 	.word	0x20000008
 8001dd0:	20000000 	.word	0x20000000
 8001dd4:	20000004 	.word	0x20000004

08001dd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ddc:	4b06      	ldr	r3, [pc, #24]	; (8001df8 <HAL_IncTick+0x20>)
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	461a      	mov	r2, r3
 8001de2:	4b06      	ldr	r3, [pc, #24]	; (8001dfc <HAL_IncTick+0x24>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4413      	add	r3, r2
 8001de8:	4a04      	ldr	r2, [pc, #16]	; (8001dfc <HAL_IncTick+0x24>)
 8001dea:	6013      	str	r3, [r2, #0]
}
 8001dec:	bf00      	nop
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	20000008 	.word	0x20000008
 8001dfc:	2000041c 	.word	0x2000041c

08001e00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
  return uwTick;
 8001e04:	4b03      	ldr	r3, [pc, #12]	; (8001e14 <HAL_GetTick+0x14>)
 8001e06:	681b      	ldr	r3, [r3, #0]
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	2000041c 	.word	0x2000041c

08001e18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e20:	f7ff ffee 	bl	8001e00 <HAL_GetTick>
 8001e24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e30:	d005      	beq.n	8001e3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001e32:	4b0a      	ldr	r3, [pc, #40]	; (8001e5c <HAL_Delay+0x44>)
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	461a      	mov	r2, r3
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	4413      	add	r3, r2
 8001e3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e3e:	bf00      	nop
 8001e40:	f7ff ffde 	bl	8001e00 <HAL_GetTick>
 8001e44:	4602      	mov	r2, r0
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	68fa      	ldr	r2, [r7, #12]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d8f7      	bhi.n	8001e40 <HAL_Delay+0x28>
  {
  }
}
 8001e50:	bf00      	nop
 8001e52:	bf00      	nop
 8001e54:	3710      	adds	r7, #16
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	20000008 	.word	0x20000008

08001e60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b085      	sub	sp, #20
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f003 0307 	and.w	r3, r3, #7
 8001e6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e70:	4b0c      	ldr	r3, [pc, #48]	; (8001ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e76:	68ba      	ldr	r2, [r7, #8]
 8001e78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e92:	4a04      	ldr	r2, [pc, #16]	; (8001ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	60d3      	str	r3, [r2, #12]
}
 8001e98:	bf00      	nop
 8001e9a:	3714      	adds	r7, #20
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr
 8001ea4:	e000ed00 	.word	0xe000ed00

08001ea8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001eac:	4b04      	ldr	r3, [pc, #16]	; (8001ec0 <__NVIC_GetPriorityGrouping+0x18>)
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	0a1b      	lsrs	r3, r3, #8
 8001eb2:	f003 0307 	and.w	r3, r3, #7
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr
 8001ec0:	e000ed00 	.word	0xe000ed00

08001ec4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	4603      	mov	r3, r0
 8001ecc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	db0b      	blt.n	8001eee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	f003 021f 	and.w	r2, r3, #31
 8001edc:	4907      	ldr	r1, [pc, #28]	; (8001efc <__NVIC_EnableIRQ+0x38>)
 8001ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee2:	095b      	lsrs	r3, r3, #5
 8001ee4:	2001      	movs	r0, #1
 8001ee6:	fa00 f202 	lsl.w	r2, r0, r2
 8001eea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001eee:	bf00      	nop
 8001ef0:	370c      	adds	r7, #12
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	e000e100 	.word	0xe000e100

08001f00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	4603      	mov	r3, r0
 8001f08:	6039      	str	r1, [r7, #0]
 8001f0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	db0a      	blt.n	8001f2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	b2da      	uxtb	r2, r3
 8001f18:	490c      	ldr	r1, [pc, #48]	; (8001f4c <__NVIC_SetPriority+0x4c>)
 8001f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1e:	0112      	lsls	r2, r2, #4
 8001f20:	b2d2      	uxtb	r2, r2
 8001f22:	440b      	add	r3, r1
 8001f24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f28:	e00a      	b.n	8001f40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	b2da      	uxtb	r2, r3
 8001f2e:	4908      	ldr	r1, [pc, #32]	; (8001f50 <__NVIC_SetPriority+0x50>)
 8001f30:	79fb      	ldrb	r3, [r7, #7]
 8001f32:	f003 030f 	and.w	r3, r3, #15
 8001f36:	3b04      	subs	r3, #4
 8001f38:	0112      	lsls	r2, r2, #4
 8001f3a:	b2d2      	uxtb	r2, r2
 8001f3c:	440b      	add	r3, r1
 8001f3e:	761a      	strb	r2, [r3, #24]
}
 8001f40:	bf00      	nop
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr
 8001f4c:	e000e100 	.word	0xe000e100
 8001f50:	e000ed00 	.word	0xe000ed00

08001f54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b089      	sub	sp, #36	; 0x24
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	60f8      	str	r0, [r7, #12]
 8001f5c:	60b9      	str	r1, [r7, #8]
 8001f5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	f003 0307 	and.w	r3, r3, #7
 8001f66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	f1c3 0307 	rsb	r3, r3, #7
 8001f6e:	2b04      	cmp	r3, #4
 8001f70:	bf28      	it	cs
 8001f72:	2304      	movcs	r3, #4
 8001f74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	3304      	adds	r3, #4
 8001f7a:	2b06      	cmp	r3, #6
 8001f7c:	d902      	bls.n	8001f84 <NVIC_EncodePriority+0x30>
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	3b03      	subs	r3, #3
 8001f82:	e000      	b.n	8001f86 <NVIC_EncodePriority+0x32>
 8001f84:	2300      	movs	r3, #0
 8001f86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f88:	f04f 32ff 	mov.w	r2, #4294967295
 8001f8c:	69bb      	ldr	r3, [r7, #24]
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	43da      	mvns	r2, r3
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	401a      	ands	r2, r3
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa6:	43d9      	mvns	r1, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fac:	4313      	orrs	r3, r2
         );
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3724      	adds	r7, #36	; 0x24
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
	...

08001fbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	3b01      	subs	r3, #1
 8001fc8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fcc:	d301      	bcc.n	8001fd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e00f      	b.n	8001ff2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fd2:	4a0a      	ldr	r2, [pc, #40]	; (8001ffc <SysTick_Config+0x40>)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	3b01      	subs	r3, #1
 8001fd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fda:	210f      	movs	r1, #15
 8001fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8001fe0:	f7ff ff8e 	bl	8001f00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fe4:	4b05      	ldr	r3, [pc, #20]	; (8001ffc <SysTick_Config+0x40>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fea:	4b04      	ldr	r3, [pc, #16]	; (8001ffc <SysTick_Config+0x40>)
 8001fec:	2207      	movs	r2, #7
 8001fee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	e000e010 	.word	0xe000e010

08002000 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f7ff ff29 	bl	8001e60 <__NVIC_SetPriorityGrouping>
}
 800200e:	bf00      	nop
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}

08002016 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002016:	b580      	push	{r7, lr}
 8002018:	b086      	sub	sp, #24
 800201a:	af00      	add	r7, sp, #0
 800201c:	4603      	mov	r3, r0
 800201e:	60b9      	str	r1, [r7, #8]
 8002020:	607a      	str	r2, [r7, #4]
 8002022:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002024:	2300      	movs	r3, #0
 8002026:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002028:	f7ff ff3e 	bl	8001ea8 <__NVIC_GetPriorityGrouping>
 800202c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800202e:	687a      	ldr	r2, [r7, #4]
 8002030:	68b9      	ldr	r1, [r7, #8]
 8002032:	6978      	ldr	r0, [r7, #20]
 8002034:	f7ff ff8e 	bl	8001f54 <NVIC_EncodePriority>
 8002038:	4602      	mov	r2, r0
 800203a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800203e:	4611      	mov	r1, r2
 8002040:	4618      	mov	r0, r3
 8002042:	f7ff ff5d 	bl	8001f00 <__NVIC_SetPriority>
}
 8002046:	bf00      	nop
 8002048:	3718      	adds	r7, #24
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}

0800204e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800204e:	b580      	push	{r7, lr}
 8002050:	b082      	sub	sp, #8
 8002052:	af00      	add	r7, sp, #0
 8002054:	4603      	mov	r3, r0
 8002056:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002058:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800205c:	4618      	mov	r0, r3
 800205e:	f7ff ff31 	bl	8001ec4 <__NVIC_EnableIRQ>
}
 8002062:	bf00      	nop
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}

0800206a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800206a:	b580      	push	{r7, lr}
 800206c:	b082      	sub	sp, #8
 800206e:	af00      	add	r7, sp, #0
 8002070:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f7ff ffa2 	bl	8001fbc <SysTick_Config>
 8002078:	4603      	mov	r3, r0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002082:	b480      	push	{r7}
 8002084:	b085      	sub	sp, #20
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800208a:	2300      	movs	r3, #0
 800208c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b02      	cmp	r3, #2
 8002098:	d008      	beq.n	80020ac <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2204      	movs	r2, #4
 800209e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e022      	b.n	80020f2 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f022 020e 	bic.w	r2, r2, #14
 80020ba:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f022 0201 	bic.w	r2, r2, #1
 80020ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d0:	f003 021c 	and.w	r2, r3, #28
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d8:	2101      	movs	r1, #1
 80020da:	fa01 f202 	lsl.w	r2, r1, r2
 80020de:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2201      	movs	r2, #1
 80020e4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80020f0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3714      	adds	r7, #20
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr

080020fe <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020fe:	b580      	push	{r7, lr}
 8002100:	b084      	sub	sp, #16
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002106:	2300      	movs	r3, #0
 8002108:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002110:	b2db      	uxtb	r3, r3
 8002112:	2b02      	cmp	r3, #2
 8002114:	d005      	beq.n	8002122 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2204      	movs	r2, #4
 800211a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800211c:	2301      	movs	r3, #1
 800211e:	73fb      	strb	r3, [r7, #15]
 8002120:	e029      	b.n	8002176 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f022 020e 	bic.w	r2, r2, #14
 8002130:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f022 0201 	bic.w	r2, r2, #1
 8002140:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002146:	f003 021c 	and.w	r2, r3, #28
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214e:	2101      	movs	r1, #1
 8002150:	fa01 f202 	lsl.w	r2, r1, r2
 8002154:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2201      	movs	r2, #1
 800215a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2200      	movs	r2, #0
 8002162:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800216a:	2b00      	cmp	r3, #0
 800216c:	d003      	beq.n	8002176 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	4798      	blx	r3
    }
  }
  return status;
 8002176:	7bfb      	ldrb	r3, [r7, #15]
}
 8002178:	4618      	mov	r0, r3
 800217a:	3710      	adds	r7, #16
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002180:	b480      	push	{r7}
 8002182:	b087      	sub	sp, #28
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800218a:	2300      	movs	r3, #0
 800218c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800218e:	e17f      	b.n	8002490 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	2101      	movs	r1, #1
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	fa01 f303 	lsl.w	r3, r1, r3
 800219c:	4013      	ands	r3, r2
 800219e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	f000 8171 	beq.w	800248a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f003 0303 	and.w	r3, r3, #3
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d005      	beq.n	80021c0 <HAL_GPIO_Init+0x40>
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f003 0303 	and.w	r3, r3, #3
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d130      	bne.n	8002222 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	2203      	movs	r2, #3
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	43db      	mvns	r3, r3
 80021d2:	693a      	ldr	r2, [r7, #16]
 80021d4:	4013      	ands	r3, r2
 80021d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	68da      	ldr	r2, [r3, #12]
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	693a      	ldr	r2, [r7, #16]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	693a      	ldr	r2, [r7, #16]
 80021ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021f6:	2201      	movs	r2, #1
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	43db      	mvns	r3, r3
 8002200:	693a      	ldr	r2, [r7, #16]
 8002202:	4013      	ands	r3, r2
 8002204:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	091b      	lsrs	r3, r3, #4
 800220c:	f003 0201 	and.w	r2, r3, #1
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	fa02 f303 	lsl.w	r3, r2, r3
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	4313      	orrs	r3, r2
 800221a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	693a      	ldr	r2, [r7, #16]
 8002220:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f003 0303 	and.w	r3, r3, #3
 800222a:	2b03      	cmp	r3, #3
 800222c:	d118      	bne.n	8002260 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002232:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002234:	2201      	movs	r2, #1
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	fa02 f303 	lsl.w	r3, r2, r3
 800223c:	43db      	mvns	r3, r3
 800223e:	693a      	ldr	r2, [r7, #16]
 8002240:	4013      	ands	r3, r2
 8002242:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	08db      	lsrs	r3, r3, #3
 800224a:	f003 0201 	and.w	r2, r3, #1
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	fa02 f303 	lsl.w	r3, r2, r3
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	4313      	orrs	r3, r2
 8002258:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	693a      	ldr	r2, [r7, #16]
 800225e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f003 0303 	and.w	r3, r3, #3
 8002268:	2b03      	cmp	r3, #3
 800226a:	d017      	beq.n	800229c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	2203      	movs	r2, #3
 8002278:	fa02 f303 	lsl.w	r3, r2, r3
 800227c:	43db      	mvns	r3, r3
 800227e:	693a      	ldr	r2, [r7, #16]
 8002280:	4013      	ands	r3, r2
 8002282:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	689a      	ldr	r2, [r3, #8]
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	fa02 f303 	lsl.w	r3, r2, r3
 8002290:	693a      	ldr	r2, [r7, #16]
 8002292:	4313      	orrs	r3, r2
 8002294:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f003 0303 	and.w	r3, r3, #3
 80022a4:	2b02      	cmp	r3, #2
 80022a6:	d123      	bne.n	80022f0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	08da      	lsrs	r2, r3, #3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	3208      	adds	r2, #8
 80022b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	f003 0307 	and.w	r3, r3, #7
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	220f      	movs	r2, #15
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	43db      	mvns	r3, r3
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	4013      	ands	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	691a      	ldr	r2, [r3, #16]
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	f003 0307 	and.w	r3, r3, #7
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	fa02 f303 	lsl.w	r3, r2, r3
 80022dc:	693a      	ldr	r2, [r7, #16]
 80022de:	4313      	orrs	r3, r2
 80022e0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	08da      	lsrs	r2, r3, #3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	3208      	adds	r2, #8
 80022ea:	6939      	ldr	r1, [r7, #16]
 80022ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	005b      	lsls	r3, r3, #1
 80022fa:	2203      	movs	r2, #3
 80022fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002300:	43db      	mvns	r3, r3
 8002302:	693a      	ldr	r2, [r7, #16]
 8002304:	4013      	ands	r3, r2
 8002306:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f003 0203 	and.w	r2, r3, #3
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	fa02 f303 	lsl.w	r3, r2, r3
 8002318:	693a      	ldr	r2, [r7, #16]
 800231a:	4313      	orrs	r3, r2
 800231c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	693a      	ldr	r2, [r7, #16]
 8002322:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800232c:	2b00      	cmp	r3, #0
 800232e:	f000 80ac 	beq.w	800248a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002332:	4b5f      	ldr	r3, [pc, #380]	; (80024b0 <HAL_GPIO_Init+0x330>)
 8002334:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002336:	4a5e      	ldr	r2, [pc, #376]	; (80024b0 <HAL_GPIO_Init+0x330>)
 8002338:	f043 0301 	orr.w	r3, r3, #1
 800233c:	6613      	str	r3, [r2, #96]	; 0x60
 800233e:	4b5c      	ldr	r3, [pc, #368]	; (80024b0 <HAL_GPIO_Init+0x330>)
 8002340:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002342:	f003 0301 	and.w	r3, r3, #1
 8002346:	60bb      	str	r3, [r7, #8]
 8002348:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800234a:	4a5a      	ldr	r2, [pc, #360]	; (80024b4 <HAL_GPIO_Init+0x334>)
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	089b      	lsrs	r3, r3, #2
 8002350:	3302      	adds	r3, #2
 8002352:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002356:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	f003 0303 	and.w	r3, r3, #3
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	220f      	movs	r2, #15
 8002362:	fa02 f303 	lsl.w	r3, r2, r3
 8002366:	43db      	mvns	r3, r3
 8002368:	693a      	ldr	r2, [r7, #16]
 800236a:	4013      	ands	r3, r2
 800236c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002374:	d025      	beq.n	80023c2 <HAL_GPIO_Init+0x242>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a4f      	ldr	r2, [pc, #316]	; (80024b8 <HAL_GPIO_Init+0x338>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d01f      	beq.n	80023be <HAL_GPIO_Init+0x23e>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a4e      	ldr	r2, [pc, #312]	; (80024bc <HAL_GPIO_Init+0x33c>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d019      	beq.n	80023ba <HAL_GPIO_Init+0x23a>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a4d      	ldr	r2, [pc, #308]	; (80024c0 <HAL_GPIO_Init+0x340>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d013      	beq.n	80023b6 <HAL_GPIO_Init+0x236>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a4c      	ldr	r2, [pc, #304]	; (80024c4 <HAL_GPIO_Init+0x344>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d00d      	beq.n	80023b2 <HAL_GPIO_Init+0x232>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a4b      	ldr	r2, [pc, #300]	; (80024c8 <HAL_GPIO_Init+0x348>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d007      	beq.n	80023ae <HAL_GPIO_Init+0x22e>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a4a      	ldr	r2, [pc, #296]	; (80024cc <HAL_GPIO_Init+0x34c>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d101      	bne.n	80023aa <HAL_GPIO_Init+0x22a>
 80023a6:	2306      	movs	r3, #6
 80023a8:	e00c      	b.n	80023c4 <HAL_GPIO_Init+0x244>
 80023aa:	2307      	movs	r3, #7
 80023ac:	e00a      	b.n	80023c4 <HAL_GPIO_Init+0x244>
 80023ae:	2305      	movs	r3, #5
 80023b0:	e008      	b.n	80023c4 <HAL_GPIO_Init+0x244>
 80023b2:	2304      	movs	r3, #4
 80023b4:	e006      	b.n	80023c4 <HAL_GPIO_Init+0x244>
 80023b6:	2303      	movs	r3, #3
 80023b8:	e004      	b.n	80023c4 <HAL_GPIO_Init+0x244>
 80023ba:	2302      	movs	r3, #2
 80023bc:	e002      	b.n	80023c4 <HAL_GPIO_Init+0x244>
 80023be:	2301      	movs	r3, #1
 80023c0:	e000      	b.n	80023c4 <HAL_GPIO_Init+0x244>
 80023c2:	2300      	movs	r3, #0
 80023c4:	697a      	ldr	r2, [r7, #20]
 80023c6:	f002 0203 	and.w	r2, r2, #3
 80023ca:	0092      	lsls	r2, r2, #2
 80023cc:	4093      	lsls	r3, r2
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023d4:	4937      	ldr	r1, [pc, #220]	; (80024b4 <HAL_GPIO_Init+0x334>)
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	089b      	lsrs	r3, r3, #2
 80023da:	3302      	adds	r3, #2
 80023dc:	693a      	ldr	r2, [r7, #16]
 80023de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023e2:	4b3b      	ldr	r3, [pc, #236]	; (80024d0 <HAL_GPIO_Init+0x350>)
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	43db      	mvns	r3, r3
 80023ec:	693a      	ldr	r2, [r7, #16]
 80023ee:	4013      	ands	r3, r2
 80023f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d003      	beq.n	8002406 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	4313      	orrs	r3, r2
 8002404:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002406:	4a32      	ldr	r2, [pc, #200]	; (80024d0 <HAL_GPIO_Init+0x350>)
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800240c:	4b30      	ldr	r3, [pc, #192]	; (80024d0 <HAL_GPIO_Init+0x350>)
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	43db      	mvns	r3, r3
 8002416:	693a      	ldr	r2, [r7, #16]
 8002418:	4013      	ands	r3, r2
 800241a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002424:	2b00      	cmp	r3, #0
 8002426:	d003      	beq.n	8002430 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002428:	693a      	ldr	r2, [r7, #16]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	4313      	orrs	r3, r2
 800242e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002430:	4a27      	ldr	r2, [pc, #156]	; (80024d0 <HAL_GPIO_Init+0x350>)
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002436:	4b26      	ldr	r3, [pc, #152]	; (80024d0 <HAL_GPIO_Init+0x350>)
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	43db      	mvns	r3, r3
 8002440:	693a      	ldr	r2, [r7, #16]
 8002442:	4013      	ands	r3, r2
 8002444:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d003      	beq.n	800245a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002452:	693a      	ldr	r2, [r7, #16]
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	4313      	orrs	r3, r2
 8002458:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800245a:	4a1d      	ldr	r2, [pc, #116]	; (80024d0 <HAL_GPIO_Init+0x350>)
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002460:	4b1b      	ldr	r3, [pc, #108]	; (80024d0 <HAL_GPIO_Init+0x350>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	43db      	mvns	r3, r3
 800246a:	693a      	ldr	r2, [r7, #16]
 800246c:	4013      	ands	r3, r2
 800246e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002478:	2b00      	cmp	r3, #0
 800247a:	d003      	beq.n	8002484 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	4313      	orrs	r3, r2
 8002482:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002484:	4a12      	ldr	r2, [pc, #72]	; (80024d0 <HAL_GPIO_Init+0x350>)
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	3301      	adds	r3, #1
 800248e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	fa22 f303 	lsr.w	r3, r2, r3
 800249a:	2b00      	cmp	r3, #0
 800249c:	f47f ae78 	bne.w	8002190 <HAL_GPIO_Init+0x10>
  }
}
 80024a0:	bf00      	nop
 80024a2:	bf00      	nop
 80024a4:	371c      	adds	r7, #28
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	40021000 	.word	0x40021000
 80024b4:	40010000 	.word	0x40010000
 80024b8:	48000400 	.word	0x48000400
 80024bc:	48000800 	.word	0x48000800
 80024c0:	48000c00 	.word	0x48000c00
 80024c4:	48001000 	.word	0x48001000
 80024c8:	48001400 	.word	0x48001400
 80024cc:	48001800 	.word	0x48001800
 80024d0:	40010400 	.word	0x40010400

080024d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	460b      	mov	r3, r1
 80024de:	807b      	strh	r3, [r7, #2]
 80024e0:	4613      	mov	r3, r2
 80024e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024e4:	787b      	ldrb	r3, [r7, #1]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d003      	beq.n	80024f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024ea:	887a      	ldrh	r2, [r7, #2]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024f0:	e002      	b.n	80024f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024f2:	887a      	ldrh	r2, [r7, #2]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	460b      	mov	r3, r1
 800250e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	695b      	ldr	r3, [r3, #20]
 8002514:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002516:	887a      	ldrh	r2, [r7, #2]
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	4013      	ands	r3, r2
 800251c:	041a      	lsls	r2, r3, #16
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	43d9      	mvns	r1, r3
 8002522:	887b      	ldrh	r3, [r7, #2]
 8002524:	400b      	ands	r3, r1
 8002526:	431a      	orrs	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	619a      	str	r2, [r3, #24]
}
 800252c:	bf00      	nop
 800252e:	3714      	adds	r7, #20
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr

08002538 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800253c:	4b04      	ldr	r3, [pc, #16]	; (8002550 <HAL_PWREx_GetVoltageRange+0x18>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002544:	4618      	mov	r0, r3
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	40007000 	.word	0x40007000

08002554 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002554:	b480      	push	{r7}
 8002556:	b085      	sub	sp, #20
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002562:	d130      	bne.n	80025c6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002564:	4b23      	ldr	r3, [pc, #140]	; (80025f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800256c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002570:	d038      	beq.n	80025e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002572:	4b20      	ldr	r3, [pc, #128]	; (80025f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800257a:	4a1e      	ldr	r2, [pc, #120]	; (80025f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800257c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002580:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002582:	4b1d      	ldr	r3, [pc, #116]	; (80025f8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2232      	movs	r2, #50	; 0x32
 8002588:	fb02 f303 	mul.w	r3, r2, r3
 800258c:	4a1b      	ldr	r2, [pc, #108]	; (80025fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800258e:	fba2 2303 	umull	r2, r3, r2, r3
 8002592:	0c9b      	lsrs	r3, r3, #18
 8002594:	3301      	adds	r3, #1
 8002596:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002598:	e002      	b.n	80025a0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	3b01      	subs	r3, #1
 800259e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025a0:	4b14      	ldr	r3, [pc, #80]	; (80025f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025a2:	695b      	ldr	r3, [r3, #20]
 80025a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025ac:	d102      	bne.n	80025b4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d1f2      	bne.n	800259a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80025b4:	4b0f      	ldr	r3, [pc, #60]	; (80025f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025b6:	695b      	ldr	r3, [r3, #20]
 80025b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025c0:	d110      	bne.n	80025e4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	e00f      	b.n	80025e6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80025c6:	4b0b      	ldr	r3, [pc, #44]	; (80025f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80025ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025d2:	d007      	beq.n	80025e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80025d4:	4b07      	ldr	r3, [pc, #28]	; (80025f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80025dc:	4a05      	ldr	r2, [pc, #20]	; (80025f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025e2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3714      	adds	r7, #20
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	40007000 	.word	0x40007000
 80025f8:	20000000 	.word	0x20000000
 80025fc:	431bde83 	.word	0x431bde83

08002600 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b088      	sub	sp, #32
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d101      	bne.n	8002612 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e3ca      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002612:	4b97      	ldr	r3, [pc, #604]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	f003 030c 	and.w	r3, r3, #12
 800261a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800261c:	4b94      	ldr	r3, [pc, #592]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	f003 0303 	and.w	r3, r3, #3
 8002624:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 0310 	and.w	r3, r3, #16
 800262e:	2b00      	cmp	r3, #0
 8002630:	f000 80e4 	beq.w	80027fc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002634:	69bb      	ldr	r3, [r7, #24]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d007      	beq.n	800264a <HAL_RCC_OscConfig+0x4a>
 800263a:	69bb      	ldr	r3, [r7, #24]
 800263c:	2b0c      	cmp	r3, #12
 800263e:	f040 808b 	bne.w	8002758 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	2b01      	cmp	r3, #1
 8002646:	f040 8087 	bne.w	8002758 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800264a:	4b89      	ldr	r3, [pc, #548]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 0302 	and.w	r3, r3, #2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d005      	beq.n	8002662 <HAL_RCC_OscConfig+0x62>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d101      	bne.n	8002662 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e3a2      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6a1a      	ldr	r2, [r3, #32]
 8002666:	4b82      	ldr	r3, [pc, #520]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0308 	and.w	r3, r3, #8
 800266e:	2b00      	cmp	r3, #0
 8002670:	d004      	beq.n	800267c <HAL_RCC_OscConfig+0x7c>
 8002672:	4b7f      	ldr	r3, [pc, #508]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800267a:	e005      	b.n	8002688 <HAL_RCC_OscConfig+0x88>
 800267c:	4b7c      	ldr	r3, [pc, #496]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 800267e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002682:	091b      	lsrs	r3, r3, #4
 8002684:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002688:	4293      	cmp	r3, r2
 800268a:	d223      	bcs.n	80026d4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6a1b      	ldr	r3, [r3, #32]
 8002690:	4618      	mov	r0, r3
 8002692:	f000 fd55 	bl	8003140 <RCC_SetFlashLatencyFromMSIRange>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d001      	beq.n	80026a0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e383      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026a0:	4b73      	ldr	r3, [pc, #460]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a72      	ldr	r2, [pc, #456]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 80026a6:	f043 0308 	orr.w	r3, r3, #8
 80026aa:	6013      	str	r3, [r2, #0]
 80026ac:	4b70      	ldr	r3, [pc, #448]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6a1b      	ldr	r3, [r3, #32]
 80026b8:	496d      	ldr	r1, [pc, #436]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 80026ba:	4313      	orrs	r3, r2
 80026bc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026be:	4b6c      	ldr	r3, [pc, #432]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	69db      	ldr	r3, [r3, #28]
 80026ca:	021b      	lsls	r3, r3, #8
 80026cc:	4968      	ldr	r1, [pc, #416]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 80026ce:	4313      	orrs	r3, r2
 80026d0:	604b      	str	r3, [r1, #4]
 80026d2:	e025      	b.n	8002720 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026d4:	4b66      	ldr	r3, [pc, #408]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a65      	ldr	r2, [pc, #404]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 80026da:	f043 0308 	orr.w	r3, r3, #8
 80026de:	6013      	str	r3, [r2, #0]
 80026e0:	4b63      	ldr	r3, [pc, #396]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6a1b      	ldr	r3, [r3, #32]
 80026ec:	4960      	ldr	r1, [pc, #384]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 80026ee:	4313      	orrs	r3, r2
 80026f0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026f2:	4b5f      	ldr	r3, [pc, #380]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	69db      	ldr	r3, [r3, #28]
 80026fe:	021b      	lsls	r3, r3, #8
 8002700:	495b      	ldr	r1, [pc, #364]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 8002702:	4313      	orrs	r3, r2
 8002704:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d109      	bne.n	8002720 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6a1b      	ldr	r3, [r3, #32]
 8002710:	4618      	mov	r0, r3
 8002712:	f000 fd15 	bl	8003140 <RCC_SetFlashLatencyFromMSIRange>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d001      	beq.n	8002720 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	e343      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002720:	f000 fc4a 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 8002724:	4602      	mov	r2, r0
 8002726:	4b52      	ldr	r3, [pc, #328]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	091b      	lsrs	r3, r3, #4
 800272c:	f003 030f 	and.w	r3, r3, #15
 8002730:	4950      	ldr	r1, [pc, #320]	; (8002874 <HAL_RCC_OscConfig+0x274>)
 8002732:	5ccb      	ldrb	r3, [r1, r3]
 8002734:	f003 031f 	and.w	r3, r3, #31
 8002738:	fa22 f303 	lsr.w	r3, r2, r3
 800273c:	4a4e      	ldr	r2, [pc, #312]	; (8002878 <HAL_RCC_OscConfig+0x278>)
 800273e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002740:	4b4e      	ldr	r3, [pc, #312]	; (800287c <HAL_RCC_OscConfig+0x27c>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4618      	mov	r0, r3
 8002746:	f7ff fb0b 	bl	8001d60 <HAL_InitTick>
 800274a:	4603      	mov	r3, r0
 800274c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800274e:	7bfb      	ldrb	r3, [r7, #15]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d052      	beq.n	80027fa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002754:	7bfb      	ldrb	r3, [r7, #15]
 8002756:	e327      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	699b      	ldr	r3, [r3, #24]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d032      	beq.n	80027c6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002760:	4b43      	ldr	r3, [pc, #268]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a42      	ldr	r2, [pc, #264]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 8002766:	f043 0301 	orr.w	r3, r3, #1
 800276a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800276c:	f7ff fb48 	bl	8001e00 <HAL_GetTick>
 8002770:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002772:	e008      	b.n	8002786 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002774:	f7ff fb44 	bl	8001e00 <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	2b02      	cmp	r3, #2
 8002780:	d901      	bls.n	8002786 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002782:	2303      	movs	r3, #3
 8002784:	e310      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002786:	4b3a      	ldr	r3, [pc, #232]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	d0f0      	beq.n	8002774 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002792:	4b37      	ldr	r3, [pc, #220]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a36      	ldr	r2, [pc, #216]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 8002798:	f043 0308 	orr.w	r3, r3, #8
 800279c:	6013      	str	r3, [r2, #0]
 800279e:	4b34      	ldr	r3, [pc, #208]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6a1b      	ldr	r3, [r3, #32]
 80027aa:	4931      	ldr	r1, [pc, #196]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 80027ac:	4313      	orrs	r3, r2
 80027ae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027b0:	4b2f      	ldr	r3, [pc, #188]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	69db      	ldr	r3, [r3, #28]
 80027bc:	021b      	lsls	r3, r3, #8
 80027be:	492c      	ldr	r1, [pc, #176]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 80027c0:	4313      	orrs	r3, r2
 80027c2:	604b      	str	r3, [r1, #4]
 80027c4:	e01a      	b.n	80027fc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80027c6:	4b2a      	ldr	r3, [pc, #168]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a29      	ldr	r2, [pc, #164]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 80027cc:	f023 0301 	bic.w	r3, r3, #1
 80027d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80027d2:	f7ff fb15 	bl	8001e00 <HAL_GetTick>
 80027d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80027d8:	e008      	b.n	80027ec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027da:	f7ff fb11 	bl	8001e00 <HAL_GetTick>
 80027de:	4602      	mov	r2, r0
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	2b02      	cmp	r3, #2
 80027e6:	d901      	bls.n	80027ec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80027e8:	2303      	movs	r3, #3
 80027ea:	e2dd      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80027ec:	4b20      	ldr	r3, [pc, #128]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0302 	and.w	r3, r3, #2
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d1f0      	bne.n	80027da <HAL_RCC_OscConfig+0x1da>
 80027f8:	e000      	b.n	80027fc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80027fa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 0301 	and.w	r3, r3, #1
 8002804:	2b00      	cmp	r3, #0
 8002806:	d074      	beq.n	80028f2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002808:	69bb      	ldr	r3, [r7, #24]
 800280a:	2b08      	cmp	r3, #8
 800280c:	d005      	beq.n	800281a <HAL_RCC_OscConfig+0x21a>
 800280e:	69bb      	ldr	r3, [r7, #24]
 8002810:	2b0c      	cmp	r3, #12
 8002812:	d10e      	bne.n	8002832 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	2b03      	cmp	r3, #3
 8002818:	d10b      	bne.n	8002832 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800281a:	4b15      	ldr	r3, [pc, #84]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d064      	beq.n	80028f0 <HAL_RCC_OscConfig+0x2f0>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d160      	bne.n	80028f0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e2ba      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800283a:	d106      	bne.n	800284a <HAL_RCC_OscConfig+0x24a>
 800283c:	4b0c      	ldr	r3, [pc, #48]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a0b      	ldr	r2, [pc, #44]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 8002842:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002846:	6013      	str	r3, [r2, #0]
 8002848:	e026      	b.n	8002898 <HAL_RCC_OscConfig+0x298>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002852:	d115      	bne.n	8002880 <HAL_RCC_OscConfig+0x280>
 8002854:	4b06      	ldr	r3, [pc, #24]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a05      	ldr	r2, [pc, #20]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 800285a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800285e:	6013      	str	r3, [r2, #0]
 8002860:	4b03      	ldr	r3, [pc, #12]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a02      	ldr	r2, [pc, #8]	; (8002870 <HAL_RCC_OscConfig+0x270>)
 8002866:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800286a:	6013      	str	r3, [r2, #0]
 800286c:	e014      	b.n	8002898 <HAL_RCC_OscConfig+0x298>
 800286e:	bf00      	nop
 8002870:	40021000 	.word	0x40021000
 8002874:	080098c0 	.word	0x080098c0
 8002878:	20000000 	.word	0x20000000
 800287c:	20000004 	.word	0x20000004
 8002880:	4ba0      	ldr	r3, [pc, #640]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a9f      	ldr	r2, [pc, #636]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002886:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800288a:	6013      	str	r3, [r2, #0]
 800288c:	4b9d      	ldr	r3, [pc, #628]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a9c      	ldr	r2, [pc, #624]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002892:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002896:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d013      	beq.n	80028c8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a0:	f7ff faae 	bl	8001e00 <HAL_GetTick>
 80028a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028a6:	e008      	b.n	80028ba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028a8:	f7ff faaa 	bl	8001e00 <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b64      	cmp	r3, #100	; 0x64
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e276      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028ba:	4b92      	ldr	r3, [pc, #584]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d0f0      	beq.n	80028a8 <HAL_RCC_OscConfig+0x2a8>
 80028c6:	e014      	b.n	80028f2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c8:	f7ff fa9a 	bl	8001e00 <HAL_GetTick>
 80028cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028ce:	e008      	b.n	80028e2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028d0:	f7ff fa96 	bl	8001e00 <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	2b64      	cmp	r3, #100	; 0x64
 80028dc:	d901      	bls.n	80028e2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e262      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028e2:	4b88      	ldr	r3, [pc, #544]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d1f0      	bne.n	80028d0 <HAL_RCC_OscConfig+0x2d0>
 80028ee:	e000      	b.n	80028f2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0302 	and.w	r3, r3, #2
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d060      	beq.n	80029c0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80028fe:	69bb      	ldr	r3, [r7, #24]
 8002900:	2b04      	cmp	r3, #4
 8002902:	d005      	beq.n	8002910 <HAL_RCC_OscConfig+0x310>
 8002904:	69bb      	ldr	r3, [r7, #24]
 8002906:	2b0c      	cmp	r3, #12
 8002908:	d119      	bne.n	800293e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	2b02      	cmp	r3, #2
 800290e:	d116      	bne.n	800293e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002910:	4b7c      	ldr	r3, [pc, #496]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002918:	2b00      	cmp	r3, #0
 800291a:	d005      	beq.n	8002928 <HAL_RCC_OscConfig+0x328>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e23f      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002928:	4b76      	ldr	r3, [pc, #472]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	061b      	lsls	r3, r3, #24
 8002936:	4973      	ldr	r1, [pc, #460]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002938:	4313      	orrs	r3, r2
 800293a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800293c:	e040      	b.n	80029c0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d023      	beq.n	800298e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002946:	4b6f      	ldr	r3, [pc, #444]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a6e      	ldr	r2, [pc, #440]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 800294c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002950:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002952:	f7ff fa55 	bl	8001e00 <HAL_GetTick>
 8002956:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002958:	e008      	b.n	800296c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800295a:	f7ff fa51 	bl	8001e00 <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	2b02      	cmp	r3, #2
 8002966:	d901      	bls.n	800296c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002968:	2303      	movs	r3, #3
 800296a:	e21d      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800296c:	4b65      	ldr	r3, [pc, #404]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002974:	2b00      	cmp	r3, #0
 8002976:	d0f0      	beq.n	800295a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002978:	4b62      	ldr	r3, [pc, #392]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	691b      	ldr	r3, [r3, #16]
 8002984:	061b      	lsls	r3, r3, #24
 8002986:	495f      	ldr	r1, [pc, #380]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002988:	4313      	orrs	r3, r2
 800298a:	604b      	str	r3, [r1, #4]
 800298c:	e018      	b.n	80029c0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800298e:	4b5d      	ldr	r3, [pc, #372]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a5c      	ldr	r2, [pc, #368]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002994:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002998:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800299a:	f7ff fa31 	bl	8001e00 <HAL_GetTick>
 800299e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029a0:	e008      	b.n	80029b4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029a2:	f7ff fa2d 	bl	8001e00 <HAL_GetTick>
 80029a6:	4602      	mov	r2, r0
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	1ad3      	subs	r3, r2, r3
 80029ac:	2b02      	cmp	r3, #2
 80029ae:	d901      	bls.n	80029b4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80029b0:	2303      	movs	r3, #3
 80029b2:	e1f9      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029b4:	4b53      	ldr	r3, [pc, #332]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d1f0      	bne.n	80029a2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0308 	and.w	r3, r3, #8
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d03c      	beq.n	8002a46 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	695b      	ldr	r3, [r3, #20]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d01c      	beq.n	8002a0e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029d4:	4b4b      	ldr	r3, [pc, #300]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 80029d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029da:	4a4a      	ldr	r2, [pc, #296]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 80029dc:	f043 0301 	orr.w	r3, r3, #1
 80029e0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029e4:	f7ff fa0c 	bl	8001e00 <HAL_GetTick>
 80029e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029ea:	e008      	b.n	80029fe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029ec:	f7ff fa08 	bl	8001e00 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e1d4      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029fe:	4b41      	ldr	r3, [pc, #260]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002a00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a04:	f003 0302 	and.w	r3, r3, #2
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d0ef      	beq.n	80029ec <HAL_RCC_OscConfig+0x3ec>
 8002a0c:	e01b      	b.n	8002a46 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a0e:	4b3d      	ldr	r3, [pc, #244]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002a10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a14:	4a3b      	ldr	r2, [pc, #236]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002a16:	f023 0301 	bic.w	r3, r3, #1
 8002a1a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a1e:	f7ff f9ef 	bl	8001e00 <HAL_GetTick>
 8002a22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a24:	e008      	b.n	8002a38 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a26:	f7ff f9eb 	bl	8001e00 <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d901      	bls.n	8002a38 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e1b7      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a38:	4b32      	ldr	r3, [pc, #200]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002a3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a3e:	f003 0302 	and.w	r3, r3, #2
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1ef      	bne.n	8002a26 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0304 	and.w	r3, r3, #4
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	f000 80a6 	beq.w	8002ba0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a54:	2300      	movs	r3, #0
 8002a56:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002a58:	4b2a      	ldr	r3, [pc, #168]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002a5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d10d      	bne.n	8002a80 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a64:	4b27      	ldr	r3, [pc, #156]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002a66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a68:	4a26      	ldr	r2, [pc, #152]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002a6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a6e:	6593      	str	r3, [r2, #88]	; 0x58
 8002a70:	4b24      	ldr	r3, [pc, #144]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002a72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a78:	60bb      	str	r3, [r7, #8]
 8002a7a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a80:	4b21      	ldr	r3, [pc, #132]	; (8002b08 <HAL_RCC_OscConfig+0x508>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d118      	bne.n	8002abe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a8c:	4b1e      	ldr	r3, [pc, #120]	; (8002b08 <HAL_RCC_OscConfig+0x508>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a1d      	ldr	r2, [pc, #116]	; (8002b08 <HAL_RCC_OscConfig+0x508>)
 8002a92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a96:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a98:	f7ff f9b2 	bl	8001e00 <HAL_GetTick>
 8002a9c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a9e:	e008      	b.n	8002ab2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aa0:	f7ff f9ae 	bl	8001e00 <HAL_GetTick>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d901      	bls.n	8002ab2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e17a      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ab2:	4b15      	ldr	r3, [pc, #84]	; (8002b08 <HAL_RCC_OscConfig+0x508>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d0f0      	beq.n	8002aa0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d108      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x4d8>
 8002ac6:	4b0f      	ldr	r3, [pc, #60]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002ac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002acc:	4a0d      	ldr	r2, [pc, #52]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002ace:	f043 0301 	orr.w	r3, r3, #1
 8002ad2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ad6:	e029      	b.n	8002b2c <HAL_RCC_OscConfig+0x52c>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	2b05      	cmp	r3, #5
 8002ade:	d115      	bne.n	8002b0c <HAL_RCC_OscConfig+0x50c>
 8002ae0:	4b08      	ldr	r3, [pc, #32]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ae6:	4a07      	ldr	r2, [pc, #28]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002ae8:	f043 0304 	orr.w	r3, r3, #4
 8002aec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002af0:	4b04      	ldr	r3, [pc, #16]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002af6:	4a03      	ldr	r2, [pc, #12]	; (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002af8:	f043 0301 	orr.w	r3, r3, #1
 8002afc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b00:	e014      	b.n	8002b2c <HAL_RCC_OscConfig+0x52c>
 8002b02:	bf00      	nop
 8002b04:	40021000 	.word	0x40021000
 8002b08:	40007000 	.word	0x40007000
 8002b0c:	4b9c      	ldr	r3, [pc, #624]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b12:	4a9b      	ldr	r2, [pc, #620]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002b14:	f023 0301 	bic.w	r3, r3, #1
 8002b18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b1c:	4b98      	ldr	r3, [pc, #608]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002b1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b22:	4a97      	ldr	r2, [pc, #604]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002b24:	f023 0304 	bic.w	r3, r3, #4
 8002b28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d016      	beq.n	8002b62 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b34:	f7ff f964 	bl	8001e00 <HAL_GetTick>
 8002b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b3a:	e00a      	b.n	8002b52 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b3c:	f7ff f960 	bl	8001e00 <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e12a      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b52:	4b8b      	ldr	r3, [pc, #556]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b58:	f003 0302 	and.w	r3, r3, #2
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d0ed      	beq.n	8002b3c <HAL_RCC_OscConfig+0x53c>
 8002b60:	e015      	b.n	8002b8e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b62:	f7ff f94d 	bl	8001e00 <HAL_GetTick>
 8002b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b68:	e00a      	b.n	8002b80 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b6a:	f7ff f949 	bl	8001e00 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d901      	bls.n	8002b80 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	e113      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b80:	4b7f      	ldr	r3, [pc, #508]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d1ed      	bne.n	8002b6a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b8e:	7ffb      	ldrb	r3, [r7, #31]
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d105      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b94:	4b7a      	ldr	r3, [pc, #488]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002b96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b98:	4a79      	ldr	r2, [pc, #484]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002b9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b9e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	f000 80fe 	beq.w	8002da6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	f040 80d0 	bne.w	8002d54 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002bb4:	4b72      	ldr	r3, [pc, #456]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	f003 0203 	and.w	r2, r3, #3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d130      	bne.n	8002c2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd2:	3b01      	subs	r3, #1
 8002bd4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d127      	bne.n	8002c2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002be4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d11f      	bne.n	8002c2a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002bf4:	2a07      	cmp	r2, #7
 8002bf6:	bf14      	ite	ne
 8002bf8:	2201      	movne	r2, #1
 8002bfa:	2200      	moveq	r2, #0
 8002bfc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d113      	bne.n	8002c2a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c0c:	085b      	lsrs	r3, r3, #1
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d109      	bne.n	8002c2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c20:	085b      	lsrs	r3, r3, #1
 8002c22:	3b01      	subs	r3, #1
 8002c24:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d06e      	beq.n	8002d08 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c2a:	69bb      	ldr	r3, [r7, #24]
 8002c2c:	2b0c      	cmp	r3, #12
 8002c2e:	d069      	beq.n	8002d04 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002c30:	4b53      	ldr	r3, [pc, #332]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d105      	bne.n	8002c48 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002c3c:	4b50      	ldr	r3, [pc, #320]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d001      	beq.n	8002c4c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e0ad      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002c4c:	4b4c      	ldr	r3, [pc, #304]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a4b      	ldr	r2, [pc, #300]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002c52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c56:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c58:	f7ff f8d2 	bl	8001e00 <HAL_GetTick>
 8002c5c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c5e:	e008      	b.n	8002c72 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c60:	f7ff f8ce 	bl	8001e00 <HAL_GetTick>
 8002c64:	4602      	mov	r2, r0
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e09a      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c72:	4b43      	ldr	r3, [pc, #268]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d1f0      	bne.n	8002c60 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c7e:	4b40      	ldr	r3, [pc, #256]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002c80:	68da      	ldr	r2, [r3, #12]
 8002c82:	4b40      	ldr	r3, [pc, #256]	; (8002d84 <HAL_RCC_OscConfig+0x784>)
 8002c84:	4013      	ands	r3, r2
 8002c86:	687a      	ldr	r2, [r7, #4]
 8002c88:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002c8e:	3a01      	subs	r2, #1
 8002c90:	0112      	lsls	r2, r2, #4
 8002c92:	4311      	orrs	r1, r2
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002c98:	0212      	lsls	r2, r2, #8
 8002c9a:	4311      	orrs	r1, r2
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002ca0:	0852      	lsrs	r2, r2, #1
 8002ca2:	3a01      	subs	r2, #1
 8002ca4:	0552      	lsls	r2, r2, #21
 8002ca6:	4311      	orrs	r1, r2
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002cac:	0852      	lsrs	r2, r2, #1
 8002cae:	3a01      	subs	r2, #1
 8002cb0:	0652      	lsls	r2, r2, #25
 8002cb2:	4311      	orrs	r1, r2
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002cb8:	0912      	lsrs	r2, r2, #4
 8002cba:	0452      	lsls	r2, r2, #17
 8002cbc:	430a      	orrs	r2, r1
 8002cbe:	4930      	ldr	r1, [pc, #192]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002cc4:	4b2e      	ldr	r3, [pc, #184]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a2d      	ldr	r2, [pc, #180]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002cca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002cd0:	4b2b      	ldr	r3, [pc, #172]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	4a2a      	ldr	r2, [pc, #168]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002cd6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cda:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002cdc:	f7ff f890 	bl	8001e00 <HAL_GetTick>
 8002ce0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ce2:	e008      	b.n	8002cf6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ce4:	f7ff f88c 	bl	8001e00 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e058      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cf6:	4b22      	ldr	r3, [pc, #136]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d0f0      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d02:	e050      	b.n	8002da6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e04f      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d08:	4b1d      	ldr	r3, [pc, #116]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d148      	bne.n	8002da6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002d14:	4b1a      	ldr	r3, [pc, #104]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a19      	ldr	r2, [pc, #100]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002d1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d1e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d20:	4b17      	ldr	r3, [pc, #92]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	4a16      	ldr	r2, [pc, #88]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002d26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d2a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002d2c:	f7ff f868 	bl	8001e00 <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d32:	e008      	b.n	8002d46 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d34:	f7ff f864 	bl	8001e00 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d901      	bls.n	8002d46 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e030      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d46:	4b0e      	ldr	r3, [pc, #56]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d0f0      	beq.n	8002d34 <HAL_RCC_OscConfig+0x734>
 8002d52:	e028      	b.n	8002da6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	2b0c      	cmp	r3, #12
 8002d58:	d023      	beq.n	8002da2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d5a:	4b09      	ldr	r3, [pc, #36]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a08      	ldr	r2, [pc, #32]	; (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002d60:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d66:	f7ff f84b 	bl	8001e00 <HAL_GetTick>
 8002d6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d6c:	e00c      	b.n	8002d88 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d6e:	f7ff f847 	bl	8001e00 <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d905      	bls.n	8002d88 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	e013      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
 8002d80:	40021000 	.word	0x40021000
 8002d84:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d88:	4b09      	ldr	r3, [pc, #36]	; (8002db0 <HAL_RCC_OscConfig+0x7b0>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d1ec      	bne.n	8002d6e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002d94:	4b06      	ldr	r3, [pc, #24]	; (8002db0 <HAL_RCC_OscConfig+0x7b0>)
 8002d96:	68da      	ldr	r2, [r3, #12]
 8002d98:	4905      	ldr	r1, [pc, #20]	; (8002db0 <HAL_RCC_OscConfig+0x7b0>)
 8002d9a:	4b06      	ldr	r3, [pc, #24]	; (8002db4 <HAL_RCC_OscConfig+0x7b4>)
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	60cb      	str	r3, [r1, #12]
 8002da0:	e001      	b.n	8002da6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e000      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002da6:	2300      	movs	r3, #0
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3720      	adds	r7, #32
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40021000 	.word	0x40021000
 8002db4:	feeefffc 	.word	0xfeeefffc

08002db8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d101      	bne.n	8002dcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e0e7      	b.n	8002f9c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002dcc:	4b75      	ldr	r3, [pc, #468]	; (8002fa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 0307 	and.w	r3, r3, #7
 8002dd4:	683a      	ldr	r2, [r7, #0]
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d910      	bls.n	8002dfc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dda:	4b72      	ldr	r3, [pc, #456]	; (8002fa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f023 0207 	bic.w	r2, r3, #7
 8002de2:	4970      	ldr	r1, [pc, #448]	; (8002fa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dea:	4b6e      	ldr	r3, [pc, #440]	; (8002fa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 0307 	and.w	r3, r3, #7
 8002df2:	683a      	ldr	r2, [r7, #0]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d001      	beq.n	8002dfc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e0cf      	b.n	8002f9c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0302 	and.w	r3, r3, #2
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d010      	beq.n	8002e2a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	689a      	ldr	r2, [r3, #8]
 8002e0c:	4b66      	ldr	r3, [pc, #408]	; (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d908      	bls.n	8002e2a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e18:	4b63      	ldr	r3, [pc, #396]	; (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	4960      	ldr	r1, [pc, #384]	; (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e26:	4313      	orrs	r3, r2
 8002e28:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0301 	and.w	r3, r3, #1
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d04c      	beq.n	8002ed0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	2b03      	cmp	r3, #3
 8002e3c:	d107      	bne.n	8002e4e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e3e:	4b5a      	ldr	r3, [pc, #360]	; (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d121      	bne.n	8002e8e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e0a6      	b.n	8002f9c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d107      	bne.n	8002e66 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e56:	4b54      	ldr	r3, [pc, #336]	; (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d115      	bne.n	8002e8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e09a      	b.n	8002f9c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d107      	bne.n	8002e7e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e6e:	4b4e      	ldr	r3, [pc, #312]	; (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d109      	bne.n	8002e8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e08e      	b.n	8002f9c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e7e:	4b4a      	ldr	r3, [pc, #296]	; (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d101      	bne.n	8002e8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e086      	b.n	8002f9c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e8e:	4b46      	ldr	r3, [pc, #280]	; (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f023 0203 	bic.w	r2, r3, #3
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	4943      	ldr	r1, [pc, #268]	; (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ea0:	f7fe ffae 	bl	8001e00 <HAL_GetTick>
 8002ea4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ea6:	e00a      	b.n	8002ebe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ea8:	f7fe ffaa 	bl	8001e00 <HAL_GetTick>
 8002eac:	4602      	mov	r2, r0
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d901      	bls.n	8002ebe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e06e      	b.n	8002f9c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ebe:	4b3a      	ldr	r3, [pc, #232]	; (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	f003 020c 	and.w	r2, r3, #12
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d1eb      	bne.n	8002ea8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 0302 	and.w	r3, r3, #2
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d010      	beq.n	8002efe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	689a      	ldr	r2, [r3, #8]
 8002ee0:	4b31      	ldr	r3, [pc, #196]	; (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d208      	bcs.n	8002efe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002eec:	4b2e      	ldr	r3, [pc, #184]	; (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	492b      	ldr	r1, [pc, #172]	; (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002efa:	4313      	orrs	r3, r2
 8002efc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002efe:	4b29      	ldr	r3, [pc, #164]	; (8002fa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0307 	and.w	r3, r3, #7
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d210      	bcs.n	8002f2e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f0c:	4b25      	ldr	r3, [pc, #148]	; (8002fa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f023 0207 	bic.w	r2, r3, #7
 8002f14:	4923      	ldr	r1, [pc, #140]	; (8002fa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f1c:	4b21      	ldr	r3, [pc, #132]	; (8002fa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0307 	and.w	r3, r3, #7
 8002f24:	683a      	ldr	r2, [r7, #0]
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d001      	beq.n	8002f2e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e036      	b.n	8002f9c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0304 	and.w	r3, r3, #4
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d008      	beq.n	8002f4c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f3a:	4b1b      	ldr	r3, [pc, #108]	; (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	68db      	ldr	r3, [r3, #12]
 8002f46:	4918      	ldr	r1, [pc, #96]	; (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 0308 	and.w	r3, r3, #8
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d009      	beq.n	8002f6c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f58:	4b13      	ldr	r3, [pc, #76]	; (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	691b      	ldr	r3, [r3, #16]
 8002f64:	00db      	lsls	r3, r3, #3
 8002f66:	4910      	ldr	r1, [pc, #64]	; (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f6c:	f000 f824 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 8002f70:	4602      	mov	r2, r0
 8002f72:	4b0d      	ldr	r3, [pc, #52]	; (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	091b      	lsrs	r3, r3, #4
 8002f78:	f003 030f 	and.w	r3, r3, #15
 8002f7c:	490b      	ldr	r1, [pc, #44]	; (8002fac <HAL_RCC_ClockConfig+0x1f4>)
 8002f7e:	5ccb      	ldrb	r3, [r1, r3]
 8002f80:	f003 031f 	and.w	r3, r3, #31
 8002f84:	fa22 f303 	lsr.w	r3, r2, r3
 8002f88:	4a09      	ldr	r2, [pc, #36]	; (8002fb0 <HAL_RCC_ClockConfig+0x1f8>)
 8002f8a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f8c:	4b09      	ldr	r3, [pc, #36]	; (8002fb4 <HAL_RCC_ClockConfig+0x1fc>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4618      	mov	r0, r3
 8002f92:	f7fe fee5 	bl	8001d60 <HAL_InitTick>
 8002f96:	4603      	mov	r3, r0
 8002f98:	72fb      	strb	r3, [r7, #11]

  return status;
 8002f9a:	7afb      	ldrb	r3, [r7, #11]
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3710      	adds	r7, #16
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	40022000 	.word	0x40022000
 8002fa8:	40021000 	.word	0x40021000
 8002fac:	080098c0 	.word	0x080098c0
 8002fb0:	20000000 	.word	0x20000000
 8002fb4:	20000004 	.word	0x20000004

08002fb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b089      	sub	sp, #36	; 0x24
 8002fbc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	61fb      	str	r3, [r7, #28]
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fc6:	4b3e      	ldr	r3, [pc, #248]	; (80030c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f003 030c 	and.w	r3, r3, #12
 8002fce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fd0:	4b3b      	ldr	r3, [pc, #236]	; (80030c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	f003 0303 	and.w	r3, r3, #3
 8002fd8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d005      	beq.n	8002fec <HAL_RCC_GetSysClockFreq+0x34>
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	2b0c      	cmp	r3, #12
 8002fe4:	d121      	bne.n	800302a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d11e      	bne.n	800302a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002fec:	4b34      	ldr	r3, [pc, #208]	; (80030c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0308 	and.w	r3, r3, #8
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d107      	bne.n	8003008 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ff8:	4b31      	ldr	r3, [pc, #196]	; (80030c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ffa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ffe:	0a1b      	lsrs	r3, r3, #8
 8003000:	f003 030f 	and.w	r3, r3, #15
 8003004:	61fb      	str	r3, [r7, #28]
 8003006:	e005      	b.n	8003014 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003008:	4b2d      	ldr	r3, [pc, #180]	; (80030c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	091b      	lsrs	r3, r3, #4
 800300e:	f003 030f 	and.w	r3, r3, #15
 8003012:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003014:	4a2b      	ldr	r2, [pc, #172]	; (80030c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800301c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d10d      	bne.n	8003040 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003028:	e00a      	b.n	8003040 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	2b04      	cmp	r3, #4
 800302e:	d102      	bne.n	8003036 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003030:	4b25      	ldr	r3, [pc, #148]	; (80030c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003032:	61bb      	str	r3, [r7, #24]
 8003034:	e004      	b.n	8003040 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	2b08      	cmp	r3, #8
 800303a:	d101      	bne.n	8003040 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800303c:	4b23      	ldr	r3, [pc, #140]	; (80030cc <HAL_RCC_GetSysClockFreq+0x114>)
 800303e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	2b0c      	cmp	r3, #12
 8003044:	d134      	bne.n	80030b0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003046:	4b1e      	ldr	r3, [pc, #120]	; (80030c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	f003 0303 	and.w	r3, r3, #3
 800304e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	2b02      	cmp	r3, #2
 8003054:	d003      	beq.n	800305e <HAL_RCC_GetSysClockFreq+0xa6>
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	2b03      	cmp	r3, #3
 800305a:	d003      	beq.n	8003064 <HAL_RCC_GetSysClockFreq+0xac>
 800305c:	e005      	b.n	800306a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800305e:	4b1a      	ldr	r3, [pc, #104]	; (80030c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003060:	617b      	str	r3, [r7, #20]
      break;
 8003062:	e005      	b.n	8003070 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003064:	4b19      	ldr	r3, [pc, #100]	; (80030cc <HAL_RCC_GetSysClockFreq+0x114>)
 8003066:	617b      	str	r3, [r7, #20]
      break;
 8003068:	e002      	b.n	8003070 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	617b      	str	r3, [r7, #20]
      break;
 800306e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003070:	4b13      	ldr	r3, [pc, #76]	; (80030c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	091b      	lsrs	r3, r3, #4
 8003076:	f003 0307 	and.w	r3, r3, #7
 800307a:	3301      	adds	r3, #1
 800307c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800307e:	4b10      	ldr	r3, [pc, #64]	; (80030c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	0a1b      	lsrs	r3, r3, #8
 8003084:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003088:	697a      	ldr	r2, [r7, #20]
 800308a:	fb03 f202 	mul.w	r2, r3, r2
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	fbb2 f3f3 	udiv	r3, r2, r3
 8003094:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003096:	4b0a      	ldr	r3, [pc, #40]	; (80030c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	0e5b      	lsrs	r3, r3, #25
 800309c:	f003 0303 	and.w	r3, r3, #3
 80030a0:	3301      	adds	r3, #1
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80030a6:	697a      	ldr	r2, [r7, #20]
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80030b0:	69bb      	ldr	r3, [r7, #24]
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3724      	adds	r7, #36	; 0x24
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	40021000 	.word	0x40021000
 80030c4:	080098d8 	.word	0x080098d8
 80030c8:	00f42400 	.word	0x00f42400
 80030cc:	007a1200 	.word	0x007a1200

080030d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030d4:	4b03      	ldr	r3, [pc, #12]	; (80030e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80030d6:	681b      	ldr	r3, [r3, #0]
}
 80030d8:	4618      	mov	r0, r3
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop
 80030e4:	20000000 	.word	0x20000000

080030e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80030ec:	f7ff fff0 	bl	80030d0 <HAL_RCC_GetHCLKFreq>
 80030f0:	4602      	mov	r2, r0
 80030f2:	4b06      	ldr	r3, [pc, #24]	; (800310c <HAL_RCC_GetPCLK1Freq+0x24>)
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	0a1b      	lsrs	r3, r3, #8
 80030f8:	f003 0307 	and.w	r3, r3, #7
 80030fc:	4904      	ldr	r1, [pc, #16]	; (8003110 <HAL_RCC_GetPCLK1Freq+0x28>)
 80030fe:	5ccb      	ldrb	r3, [r1, r3]
 8003100:	f003 031f 	and.w	r3, r3, #31
 8003104:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003108:	4618      	mov	r0, r3
 800310a:	bd80      	pop	{r7, pc}
 800310c:	40021000 	.word	0x40021000
 8003110:	080098d0 	.word	0x080098d0

08003114 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003118:	f7ff ffda 	bl	80030d0 <HAL_RCC_GetHCLKFreq>
 800311c:	4602      	mov	r2, r0
 800311e:	4b06      	ldr	r3, [pc, #24]	; (8003138 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	0adb      	lsrs	r3, r3, #11
 8003124:	f003 0307 	and.w	r3, r3, #7
 8003128:	4904      	ldr	r1, [pc, #16]	; (800313c <HAL_RCC_GetPCLK2Freq+0x28>)
 800312a:	5ccb      	ldrb	r3, [r1, r3]
 800312c:	f003 031f 	and.w	r3, r3, #31
 8003130:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003134:	4618      	mov	r0, r3
 8003136:	bd80      	pop	{r7, pc}
 8003138:	40021000 	.word	0x40021000
 800313c:	080098d0 	.word	0x080098d0

08003140 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b086      	sub	sp, #24
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003148:	2300      	movs	r3, #0
 800314a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800314c:	4b2a      	ldr	r3, [pc, #168]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800314e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003150:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003154:	2b00      	cmp	r3, #0
 8003156:	d003      	beq.n	8003160 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003158:	f7ff f9ee 	bl	8002538 <HAL_PWREx_GetVoltageRange>
 800315c:	6178      	str	r0, [r7, #20]
 800315e:	e014      	b.n	800318a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003160:	4b25      	ldr	r3, [pc, #148]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003164:	4a24      	ldr	r2, [pc, #144]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003166:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800316a:	6593      	str	r3, [r2, #88]	; 0x58
 800316c:	4b22      	ldr	r3, [pc, #136]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800316e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003170:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003174:	60fb      	str	r3, [r7, #12]
 8003176:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003178:	f7ff f9de 	bl	8002538 <HAL_PWREx_GetVoltageRange>
 800317c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800317e:	4b1e      	ldr	r3, [pc, #120]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003182:	4a1d      	ldr	r2, [pc, #116]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003184:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003188:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003190:	d10b      	bne.n	80031aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2b80      	cmp	r3, #128	; 0x80
 8003196:	d919      	bls.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2ba0      	cmp	r3, #160	; 0xa0
 800319c:	d902      	bls.n	80031a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800319e:	2302      	movs	r3, #2
 80031a0:	613b      	str	r3, [r7, #16]
 80031a2:	e013      	b.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80031a4:	2301      	movs	r3, #1
 80031a6:	613b      	str	r3, [r7, #16]
 80031a8:	e010      	b.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2b80      	cmp	r3, #128	; 0x80
 80031ae:	d902      	bls.n	80031b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80031b0:	2303      	movs	r3, #3
 80031b2:	613b      	str	r3, [r7, #16]
 80031b4:	e00a      	b.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2b80      	cmp	r3, #128	; 0x80
 80031ba:	d102      	bne.n	80031c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80031bc:	2302      	movs	r3, #2
 80031be:	613b      	str	r3, [r7, #16]
 80031c0:	e004      	b.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2b70      	cmp	r3, #112	; 0x70
 80031c6:	d101      	bne.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80031c8:	2301      	movs	r3, #1
 80031ca:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80031cc:	4b0b      	ldr	r3, [pc, #44]	; (80031fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f023 0207 	bic.w	r2, r3, #7
 80031d4:	4909      	ldr	r1, [pc, #36]	; (80031fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	4313      	orrs	r3, r2
 80031da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80031dc:	4b07      	ldr	r3, [pc, #28]	; (80031fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0307 	and.w	r3, r3, #7
 80031e4:	693a      	ldr	r2, [r7, #16]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d001      	beq.n	80031ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e000      	b.n	80031f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80031ee:	2300      	movs	r3, #0
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3718      	adds	r7, #24
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	40021000 	.word	0x40021000
 80031fc:	40022000 	.word	0x40022000

08003200 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b086      	sub	sp, #24
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003208:	2300      	movs	r3, #0
 800320a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800320c:	2300      	movs	r3, #0
 800320e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003218:	2b00      	cmp	r3, #0
 800321a:	d041      	beq.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003220:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003224:	d02a      	beq.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003226:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800322a:	d824      	bhi.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800322c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003230:	d008      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003232:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003236:	d81e      	bhi.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003238:	2b00      	cmp	r3, #0
 800323a:	d00a      	beq.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800323c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003240:	d010      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003242:	e018      	b.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003244:	4b86      	ldr	r3, [pc, #536]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	4a85      	ldr	r2, [pc, #532]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800324a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800324e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003250:	e015      	b.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	3304      	adds	r3, #4
 8003256:	2100      	movs	r1, #0
 8003258:	4618      	mov	r0, r3
 800325a:	f000 fabb 	bl	80037d4 <RCCEx_PLLSAI1_Config>
 800325e:	4603      	mov	r3, r0
 8003260:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003262:	e00c      	b.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	3320      	adds	r3, #32
 8003268:	2100      	movs	r1, #0
 800326a:	4618      	mov	r0, r3
 800326c:	f000 fba6 	bl	80039bc <RCCEx_PLLSAI2_Config>
 8003270:	4603      	mov	r3, r0
 8003272:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003274:	e003      	b.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	74fb      	strb	r3, [r7, #19]
      break;
 800327a:	e000      	b.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800327c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800327e:	7cfb      	ldrb	r3, [r7, #19]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d10b      	bne.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003284:	4b76      	ldr	r3, [pc, #472]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800328a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003292:	4973      	ldr	r1, [pc, #460]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003294:	4313      	orrs	r3, r2
 8003296:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800329a:	e001      	b.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800329c:	7cfb      	ldrb	r3, [r7, #19]
 800329e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d041      	beq.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80032b0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80032b4:	d02a      	beq.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80032b6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80032ba:	d824      	bhi.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80032bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80032c0:	d008      	beq.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80032c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80032c6:	d81e      	bhi.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d00a      	beq.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80032cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032d0:	d010      	beq.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80032d2:	e018      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80032d4:	4b62      	ldr	r3, [pc, #392]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	4a61      	ldr	r2, [pc, #388]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032de:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032e0:	e015      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	3304      	adds	r3, #4
 80032e6:	2100      	movs	r1, #0
 80032e8:	4618      	mov	r0, r3
 80032ea:	f000 fa73 	bl	80037d4 <RCCEx_PLLSAI1_Config>
 80032ee:	4603      	mov	r3, r0
 80032f0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032f2:	e00c      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	3320      	adds	r3, #32
 80032f8:	2100      	movs	r1, #0
 80032fa:	4618      	mov	r0, r3
 80032fc:	f000 fb5e 	bl	80039bc <RCCEx_PLLSAI2_Config>
 8003300:	4603      	mov	r3, r0
 8003302:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003304:	e003      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	74fb      	strb	r3, [r7, #19]
      break;
 800330a:	e000      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800330c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800330e:	7cfb      	ldrb	r3, [r7, #19]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d10b      	bne.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003314:	4b52      	ldr	r3, [pc, #328]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003316:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800331a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003322:	494f      	ldr	r1, [pc, #316]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003324:	4313      	orrs	r3, r2
 8003326:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800332a:	e001      	b.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800332c:	7cfb      	ldrb	r3, [r7, #19]
 800332e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003338:	2b00      	cmp	r3, #0
 800333a:	f000 80a0 	beq.w	800347e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800333e:	2300      	movs	r3, #0
 8003340:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003342:	4b47      	ldr	r3, [pc, #284]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003346:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800334a:	2b00      	cmp	r3, #0
 800334c:	d101      	bne.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800334e:	2301      	movs	r3, #1
 8003350:	e000      	b.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003352:	2300      	movs	r3, #0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d00d      	beq.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003358:	4b41      	ldr	r3, [pc, #260]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800335a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800335c:	4a40      	ldr	r2, [pc, #256]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800335e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003362:	6593      	str	r3, [r2, #88]	; 0x58
 8003364:	4b3e      	ldr	r3, [pc, #248]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003366:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003368:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800336c:	60bb      	str	r3, [r7, #8]
 800336e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003370:	2301      	movs	r3, #1
 8003372:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003374:	4b3b      	ldr	r3, [pc, #236]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a3a      	ldr	r2, [pc, #232]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800337a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800337e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003380:	f7fe fd3e 	bl	8001e00 <HAL_GetTick>
 8003384:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003386:	e009      	b.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003388:	f7fe fd3a 	bl	8001e00 <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	2b02      	cmp	r3, #2
 8003394:	d902      	bls.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	74fb      	strb	r3, [r7, #19]
        break;
 800339a:	e005      	b.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800339c:	4b31      	ldr	r3, [pc, #196]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d0ef      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80033a8:	7cfb      	ldrb	r3, [r7, #19]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d15c      	bne.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80033ae:	4b2c      	ldr	r3, [pc, #176]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033b8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d01f      	beq.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033c6:	697a      	ldr	r2, [r7, #20]
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d019      	beq.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80033cc:	4b24      	ldr	r3, [pc, #144]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80033d8:	4b21      	ldr	r3, [pc, #132]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033de:	4a20      	ldr	r2, [pc, #128]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80033e8:	4b1d      	ldr	r3, [pc, #116]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033ee:	4a1c      	ldr	r2, [pc, #112]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80033f8:	4a19      	ldr	r2, [pc, #100]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	f003 0301 	and.w	r3, r3, #1
 8003406:	2b00      	cmp	r3, #0
 8003408:	d016      	beq.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800340a:	f7fe fcf9 	bl	8001e00 <HAL_GetTick>
 800340e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003410:	e00b      	b.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003412:	f7fe fcf5 	bl	8001e00 <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003420:	4293      	cmp	r3, r2
 8003422:	d902      	bls.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003424:	2303      	movs	r3, #3
 8003426:	74fb      	strb	r3, [r7, #19]
            break;
 8003428:	e006      	b.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800342a:	4b0d      	ldr	r3, [pc, #52]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800342c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003430:	f003 0302 	and.w	r3, r3, #2
 8003434:	2b00      	cmp	r3, #0
 8003436:	d0ec      	beq.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003438:	7cfb      	ldrb	r3, [r7, #19]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d10c      	bne.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800343e:	4b08      	ldr	r3, [pc, #32]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003440:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003444:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800344e:	4904      	ldr	r1, [pc, #16]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003450:	4313      	orrs	r3, r2
 8003452:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003456:	e009      	b.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003458:	7cfb      	ldrb	r3, [r7, #19]
 800345a:	74bb      	strb	r3, [r7, #18]
 800345c:	e006      	b.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800345e:	bf00      	nop
 8003460:	40021000 	.word	0x40021000
 8003464:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003468:	7cfb      	ldrb	r3, [r7, #19]
 800346a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800346c:	7c7b      	ldrb	r3, [r7, #17]
 800346e:	2b01      	cmp	r3, #1
 8003470:	d105      	bne.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003472:	4b9e      	ldr	r3, [pc, #632]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003474:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003476:	4a9d      	ldr	r2, [pc, #628]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003478:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800347c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0301 	and.w	r3, r3, #1
 8003486:	2b00      	cmp	r3, #0
 8003488:	d00a      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800348a:	4b98      	ldr	r3, [pc, #608]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800348c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003490:	f023 0203 	bic.w	r2, r3, #3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003498:	4994      	ldr	r1, [pc, #592]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800349a:	4313      	orrs	r3, r2
 800349c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0302 	and.w	r3, r3, #2
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d00a      	beq.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80034ac:	4b8f      	ldr	r3, [pc, #572]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034b2:	f023 020c 	bic.w	r2, r3, #12
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034ba:	498c      	ldr	r1, [pc, #560]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034bc:	4313      	orrs	r3, r2
 80034be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0304 	and.w	r3, r3, #4
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00a      	beq.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80034ce:	4b87      	ldr	r3, [pc, #540]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034d4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034dc:	4983      	ldr	r1, [pc, #524]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034de:	4313      	orrs	r3, r2
 80034e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0308 	and.w	r3, r3, #8
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00a      	beq.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80034f0:	4b7e      	ldr	r3, [pc, #504]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034f6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034fe:	497b      	ldr	r1, [pc, #492]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003500:	4313      	orrs	r3, r2
 8003502:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0310 	and.w	r3, r3, #16
 800350e:	2b00      	cmp	r3, #0
 8003510:	d00a      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003512:	4b76      	ldr	r3, [pc, #472]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003514:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003518:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003520:	4972      	ldr	r1, [pc, #456]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003522:	4313      	orrs	r3, r2
 8003524:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0320 	and.w	r3, r3, #32
 8003530:	2b00      	cmp	r3, #0
 8003532:	d00a      	beq.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003534:	4b6d      	ldr	r3, [pc, #436]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003536:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800353a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003542:	496a      	ldr	r1, [pc, #424]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003544:	4313      	orrs	r3, r2
 8003546:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003552:	2b00      	cmp	r3, #0
 8003554:	d00a      	beq.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003556:	4b65      	ldr	r3, [pc, #404]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003558:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800355c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003564:	4961      	ldr	r1, [pc, #388]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003566:	4313      	orrs	r3, r2
 8003568:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003574:	2b00      	cmp	r3, #0
 8003576:	d00a      	beq.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003578:	4b5c      	ldr	r3, [pc, #368]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800357a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800357e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003586:	4959      	ldr	r1, [pc, #356]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003588:	4313      	orrs	r3, r2
 800358a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003596:	2b00      	cmp	r3, #0
 8003598:	d00a      	beq.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800359a:	4b54      	ldr	r3, [pc, #336]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800359c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035a0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035a8:	4950      	ldr	r1, [pc, #320]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d00a      	beq.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80035bc:	4b4b      	ldr	r3, [pc, #300]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035c2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035ca:	4948      	ldr	r1, [pc, #288]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035cc:	4313      	orrs	r3, r2
 80035ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d00a      	beq.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035de:	4b43      	ldr	r3, [pc, #268]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ec:	493f      	ldr	r1, [pc, #252]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d028      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003600:	4b3a      	ldr	r3, [pc, #232]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003602:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003606:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800360e:	4937      	ldr	r1, [pc, #220]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003610:	4313      	orrs	r3, r2
 8003612:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800361a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800361e:	d106      	bne.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003620:	4b32      	ldr	r3, [pc, #200]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	4a31      	ldr	r2, [pc, #196]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003626:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800362a:	60d3      	str	r3, [r2, #12]
 800362c:	e011      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003632:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003636:	d10c      	bne.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	3304      	adds	r3, #4
 800363c:	2101      	movs	r1, #1
 800363e:	4618      	mov	r0, r3
 8003640:	f000 f8c8 	bl	80037d4 <RCCEx_PLLSAI1_Config>
 8003644:	4603      	mov	r3, r0
 8003646:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003648:	7cfb      	ldrb	r3, [r7, #19]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d001      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800364e:	7cfb      	ldrb	r3, [r7, #19]
 8003650:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d028      	beq.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800365e:	4b23      	ldr	r3, [pc, #140]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003660:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003664:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800366c:	491f      	ldr	r1, [pc, #124]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800366e:	4313      	orrs	r3, r2
 8003670:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003678:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800367c:	d106      	bne.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800367e:	4b1b      	ldr	r3, [pc, #108]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003680:	68db      	ldr	r3, [r3, #12]
 8003682:	4a1a      	ldr	r2, [pc, #104]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003688:	60d3      	str	r3, [r2, #12]
 800368a:	e011      	b.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003690:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003694:	d10c      	bne.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	3304      	adds	r3, #4
 800369a:	2101      	movs	r1, #1
 800369c:	4618      	mov	r0, r3
 800369e:	f000 f899 	bl	80037d4 <RCCEx_PLLSAI1_Config>
 80036a2:	4603      	mov	r3, r0
 80036a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036a6:	7cfb      	ldrb	r3, [r7, #19]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d001      	beq.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80036ac:	7cfb      	ldrb	r3, [r7, #19]
 80036ae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d02b      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80036bc:	4b0b      	ldr	r3, [pc, #44]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036c2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036ca:	4908      	ldr	r1, [pc, #32]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036cc:	4313      	orrs	r3, r2
 80036ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036da:	d109      	bne.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036dc:	4b03      	ldr	r3, [pc, #12]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	4a02      	ldr	r2, [pc, #8]	; (80036ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036e6:	60d3      	str	r3, [r2, #12]
 80036e8:	e014      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80036ea:	bf00      	nop
 80036ec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036f4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80036f8:	d10c      	bne.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	3304      	adds	r3, #4
 80036fe:	2101      	movs	r1, #1
 8003700:	4618      	mov	r0, r3
 8003702:	f000 f867 	bl	80037d4 <RCCEx_PLLSAI1_Config>
 8003706:	4603      	mov	r3, r0
 8003708:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800370a:	7cfb      	ldrb	r3, [r7, #19]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d001      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003710:	7cfb      	ldrb	r3, [r7, #19]
 8003712:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800371c:	2b00      	cmp	r3, #0
 800371e:	d02f      	beq.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003720:	4b2b      	ldr	r3, [pc, #172]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003722:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003726:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800372e:	4928      	ldr	r1, [pc, #160]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003730:	4313      	orrs	r3, r2
 8003732:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800373a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800373e:	d10d      	bne.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	3304      	adds	r3, #4
 8003744:	2102      	movs	r1, #2
 8003746:	4618      	mov	r0, r3
 8003748:	f000 f844 	bl	80037d4 <RCCEx_PLLSAI1_Config>
 800374c:	4603      	mov	r3, r0
 800374e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003750:	7cfb      	ldrb	r3, [r7, #19]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d014      	beq.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003756:	7cfb      	ldrb	r3, [r7, #19]
 8003758:	74bb      	strb	r3, [r7, #18]
 800375a:	e011      	b.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003760:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003764:	d10c      	bne.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	3320      	adds	r3, #32
 800376a:	2102      	movs	r1, #2
 800376c:	4618      	mov	r0, r3
 800376e:	f000 f925 	bl	80039bc <RCCEx_PLLSAI2_Config>
 8003772:	4603      	mov	r3, r0
 8003774:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003776:	7cfb      	ldrb	r3, [r7, #19]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d001      	beq.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800377c:	7cfb      	ldrb	r3, [r7, #19]
 800377e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d00a      	beq.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800378c:	4b10      	ldr	r3, [pc, #64]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800378e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003792:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800379a:	490d      	ldr	r1, [pc, #52]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800379c:	4313      	orrs	r3, r2
 800379e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d00b      	beq.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80037ae:	4b08      	ldr	r3, [pc, #32]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80037b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037b4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037be:	4904      	ldr	r1, [pc, #16]	; (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80037c0:	4313      	orrs	r3, r2
 80037c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80037c6:	7cbb      	ldrb	r3, [r7, #18]
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3718      	adds	r7, #24
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	40021000 	.word	0x40021000

080037d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80037de:	2300      	movs	r3, #0
 80037e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80037e2:	4b75      	ldr	r3, [pc, #468]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	f003 0303 	and.w	r3, r3, #3
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d018      	beq.n	8003820 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80037ee:	4b72      	ldr	r3, [pc, #456]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	f003 0203 	and.w	r2, r3, #3
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d10d      	bne.n	800381a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
       ||
 8003802:	2b00      	cmp	r3, #0
 8003804:	d009      	beq.n	800381a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003806:	4b6c      	ldr	r3, [pc, #432]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	091b      	lsrs	r3, r3, #4
 800380c:	f003 0307 	and.w	r3, r3, #7
 8003810:	1c5a      	adds	r2, r3, #1
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
       ||
 8003816:	429a      	cmp	r2, r3
 8003818:	d047      	beq.n	80038aa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	73fb      	strb	r3, [r7, #15]
 800381e:	e044      	b.n	80038aa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	2b03      	cmp	r3, #3
 8003826:	d018      	beq.n	800385a <RCCEx_PLLSAI1_Config+0x86>
 8003828:	2b03      	cmp	r3, #3
 800382a:	d825      	bhi.n	8003878 <RCCEx_PLLSAI1_Config+0xa4>
 800382c:	2b01      	cmp	r3, #1
 800382e:	d002      	beq.n	8003836 <RCCEx_PLLSAI1_Config+0x62>
 8003830:	2b02      	cmp	r3, #2
 8003832:	d009      	beq.n	8003848 <RCCEx_PLLSAI1_Config+0x74>
 8003834:	e020      	b.n	8003878 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003836:	4b60      	ldr	r3, [pc, #384]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0302 	and.w	r3, r3, #2
 800383e:	2b00      	cmp	r3, #0
 8003840:	d11d      	bne.n	800387e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003846:	e01a      	b.n	800387e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003848:	4b5b      	ldr	r3, [pc, #364]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003850:	2b00      	cmp	r3, #0
 8003852:	d116      	bne.n	8003882 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003858:	e013      	b.n	8003882 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800385a:	4b57      	ldr	r3, [pc, #348]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003862:	2b00      	cmp	r3, #0
 8003864:	d10f      	bne.n	8003886 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003866:	4b54      	ldr	r3, [pc, #336]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800386e:	2b00      	cmp	r3, #0
 8003870:	d109      	bne.n	8003886 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003876:	e006      	b.n	8003886 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	73fb      	strb	r3, [r7, #15]
      break;
 800387c:	e004      	b.n	8003888 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800387e:	bf00      	nop
 8003880:	e002      	b.n	8003888 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003882:	bf00      	nop
 8003884:	e000      	b.n	8003888 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003886:	bf00      	nop
    }

    if(status == HAL_OK)
 8003888:	7bfb      	ldrb	r3, [r7, #15]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d10d      	bne.n	80038aa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800388e:	4b4a      	ldr	r3, [pc, #296]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6819      	ldr	r1, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	3b01      	subs	r3, #1
 80038a0:	011b      	lsls	r3, r3, #4
 80038a2:	430b      	orrs	r3, r1
 80038a4:	4944      	ldr	r1, [pc, #272]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80038aa:	7bfb      	ldrb	r3, [r7, #15]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d17d      	bne.n	80039ac <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80038b0:	4b41      	ldr	r3, [pc, #260]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a40      	ldr	r2, [pc, #256]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038b6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80038ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038bc:	f7fe faa0 	bl	8001e00 <HAL_GetTick>
 80038c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038c2:	e009      	b.n	80038d8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80038c4:	f7fe fa9c 	bl	8001e00 <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	2b02      	cmp	r3, #2
 80038d0:	d902      	bls.n	80038d8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80038d2:	2303      	movs	r3, #3
 80038d4:	73fb      	strb	r3, [r7, #15]
        break;
 80038d6:	e005      	b.n	80038e4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038d8:	4b37      	ldr	r3, [pc, #220]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1ef      	bne.n	80038c4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80038e4:	7bfb      	ldrb	r3, [r7, #15]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d160      	bne.n	80039ac <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d111      	bne.n	8003914 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038f0:	4b31      	ldr	r3, [pc, #196]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038f2:	691b      	ldr	r3, [r3, #16]
 80038f4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80038f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	6892      	ldr	r2, [r2, #8]
 8003900:	0211      	lsls	r1, r2, #8
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	68d2      	ldr	r2, [r2, #12]
 8003906:	0912      	lsrs	r2, r2, #4
 8003908:	0452      	lsls	r2, r2, #17
 800390a:	430a      	orrs	r2, r1
 800390c:	492a      	ldr	r1, [pc, #168]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800390e:	4313      	orrs	r3, r2
 8003910:	610b      	str	r3, [r1, #16]
 8003912:	e027      	b.n	8003964 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	2b01      	cmp	r3, #1
 8003918:	d112      	bne.n	8003940 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800391a:	4b27      	ldr	r3, [pc, #156]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800391c:	691b      	ldr	r3, [r3, #16]
 800391e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003922:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003926:	687a      	ldr	r2, [r7, #4]
 8003928:	6892      	ldr	r2, [r2, #8]
 800392a:	0211      	lsls	r1, r2, #8
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	6912      	ldr	r2, [r2, #16]
 8003930:	0852      	lsrs	r2, r2, #1
 8003932:	3a01      	subs	r2, #1
 8003934:	0552      	lsls	r2, r2, #21
 8003936:	430a      	orrs	r2, r1
 8003938:	491f      	ldr	r1, [pc, #124]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800393a:	4313      	orrs	r3, r2
 800393c:	610b      	str	r3, [r1, #16]
 800393e:	e011      	b.n	8003964 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003940:	4b1d      	ldr	r3, [pc, #116]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003942:	691b      	ldr	r3, [r3, #16]
 8003944:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003948:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800394c:	687a      	ldr	r2, [r7, #4]
 800394e:	6892      	ldr	r2, [r2, #8]
 8003950:	0211      	lsls	r1, r2, #8
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	6952      	ldr	r2, [r2, #20]
 8003956:	0852      	lsrs	r2, r2, #1
 8003958:	3a01      	subs	r2, #1
 800395a:	0652      	lsls	r2, r2, #25
 800395c:	430a      	orrs	r2, r1
 800395e:	4916      	ldr	r1, [pc, #88]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003960:	4313      	orrs	r3, r2
 8003962:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003964:	4b14      	ldr	r3, [pc, #80]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a13      	ldr	r2, [pc, #76]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800396a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800396e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003970:	f7fe fa46 	bl	8001e00 <HAL_GetTick>
 8003974:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003976:	e009      	b.n	800398c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003978:	f7fe fa42 	bl	8001e00 <HAL_GetTick>
 800397c:	4602      	mov	r2, r0
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	2b02      	cmp	r3, #2
 8003984:	d902      	bls.n	800398c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	73fb      	strb	r3, [r7, #15]
          break;
 800398a:	e005      	b.n	8003998 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800398c:	4b0a      	ldr	r3, [pc, #40]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003994:	2b00      	cmp	r3, #0
 8003996:	d0ef      	beq.n	8003978 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003998:	7bfb      	ldrb	r3, [r7, #15]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d106      	bne.n	80039ac <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800399e:	4b06      	ldr	r3, [pc, #24]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039a0:	691a      	ldr	r2, [r3, #16]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	699b      	ldr	r3, [r3, #24]
 80039a6:	4904      	ldr	r1, [pc, #16]	; (80039b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80039ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3710      	adds	r7, #16
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	40021000 	.word	0x40021000

080039bc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80039c6:	2300      	movs	r3, #0
 80039c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80039ca:	4b6a      	ldr	r3, [pc, #424]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	f003 0303 	and.w	r3, r3, #3
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d018      	beq.n	8003a08 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80039d6:	4b67      	ldr	r3, [pc, #412]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	f003 0203 	and.w	r2, r3, #3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d10d      	bne.n	8003a02 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
       ||
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d009      	beq.n	8003a02 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80039ee:	4b61      	ldr	r3, [pc, #388]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	091b      	lsrs	r3, r3, #4
 80039f4:	f003 0307 	and.w	r3, r3, #7
 80039f8:	1c5a      	adds	r2, r3, #1
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
       ||
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d047      	beq.n	8003a92 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	73fb      	strb	r3, [r7, #15]
 8003a06:	e044      	b.n	8003a92 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2b03      	cmp	r3, #3
 8003a0e:	d018      	beq.n	8003a42 <RCCEx_PLLSAI2_Config+0x86>
 8003a10:	2b03      	cmp	r3, #3
 8003a12:	d825      	bhi.n	8003a60 <RCCEx_PLLSAI2_Config+0xa4>
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d002      	beq.n	8003a1e <RCCEx_PLLSAI2_Config+0x62>
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d009      	beq.n	8003a30 <RCCEx_PLLSAI2_Config+0x74>
 8003a1c:	e020      	b.n	8003a60 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a1e:	4b55      	ldr	r3, [pc, #340]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0302 	and.w	r3, r3, #2
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d11d      	bne.n	8003a66 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a2e:	e01a      	b.n	8003a66 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a30:	4b50      	ldr	r3, [pc, #320]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d116      	bne.n	8003a6a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a40:	e013      	b.n	8003a6a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a42:	4b4c      	ldr	r3, [pc, #304]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d10f      	bne.n	8003a6e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a4e:	4b49      	ldr	r3, [pc, #292]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d109      	bne.n	8003a6e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a5e:	e006      	b.n	8003a6e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	73fb      	strb	r3, [r7, #15]
      break;
 8003a64:	e004      	b.n	8003a70 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a66:	bf00      	nop
 8003a68:	e002      	b.n	8003a70 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a6a:	bf00      	nop
 8003a6c:	e000      	b.n	8003a70 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a6e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a70:	7bfb      	ldrb	r3, [r7, #15]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d10d      	bne.n	8003a92 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a76:	4b3f      	ldr	r3, [pc, #252]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6819      	ldr	r1, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	3b01      	subs	r3, #1
 8003a88:	011b      	lsls	r3, r3, #4
 8003a8a:	430b      	orrs	r3, r1
 8003a8c:	4939      	ldr	r1, [pc, #228]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a92:	7bfb      	ldrb	r3, [r7, #15]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d167      	bne.n	8003b68 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003a98:	4b36      	ldr	r3, [pc, #216]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a35      	ldr	r2, [pc, #212]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003aa2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003aa4:	f7fe f9ac 	bl	8001e00 <HAL_GetTick>
 8003aa8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003aaa:	e009      	b.n	8003ac0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003aac:	f7fe f9a8 	bl	8001e00 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d902      	bls.n	8003ac0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	73fb      	strb	r3, [r7, #15]
        break;
 8003abe:	e005      	b.n	8003acc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003ac0:	4b2c      	ldr	r3, [pc, #176]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d1ef      	bne.n	8003aac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003acc:	7bfb      	ldrb	r3, [r7, #15]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d14a      	bne.n	8003b68 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d111      	bne.n	8003afc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ad8:	4b26      	ldr	r3, [pc, #152]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ada:	695b      	ldr	r3, [r3, #20]
 8003adc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003ae0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	6892      	ldr	r2, [r2, #8]
 8003ae8:	0211      	lsls	r1, r2, #8
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	68d2      	ldr	r2, [r2, #12]
 8003aee:	0912      	lsrs	r2, r2, #4
 8003af0:	0452      	lsls	r2, r2, #17
 8003af2:	430a      	orrs	r2, r1
 8003af4:	491f      	ldr	r1, [pc, #124]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	614b      	str	r3, [r1, #20]
 8003afa:	e011      	b.n	8003b20 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003afc:	4b1d      	ldr	r3, [pc, #116]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003afe:	695b      	ldr	r3, [r3, #20]
 8003b00:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003b04:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	6892      	ldr	r2, [r2, #8]
 8003b0c:	0211      	lsls	r1, r2, #8
 8003b0e:	687a      	ldr	r2, [r7, #4]
 8003b10:	6912      	ldr	r2, [r2, #16]
 8003b12:	0852      	lsrs	r2, r2, #1
 8003b14:	3a01      	subs	r2, #1
 8003b16:	0652      	lsls	r2, r2, #25
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	4916      	ldr	r1, [pc, #88]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003b20:	4b14      	ldr	r3, [pc, #80]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a13      	ldr	r2, [pc, #76]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b2a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b2c:	f7fe f968 	bl	8001e00 <HAL_GetTick>
 8003b30:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b32:	e009      	b.n	8003b48 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b34:	f7fe f964 	bl	8001e00 <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d902      	bls.n	8003b48 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	73fb      	strb	r3, [r7, #15]
          break;
 8003b46:	e005      	b.n	8003b54 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b48:	4b0a      	ldr	r3, [pc, #40]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d0ef      	beq.n	8003b34 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003b54:	7bfb      	ldrb	r3, [r7, #15]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d106      	bne.n	8003b68 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003b5a:	4b06      	ldr	r3, [pc, #24]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b5c:	695a      	ldr	r2, [r3, #20]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	4904      	ldr	r1, [pc, #16]	; (8003b74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3710      	adds	r7, #16
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	40021000 	.word	0x40021000

08003b78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d101      	bne.n	8003b8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e049      	b.n	8003c1e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d106      	bne.n	8003ba4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f7fd fe88 	bl	80018b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2202      	movs	r2, #2
 8003ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	3304      	adds	r3, #4
 8003bb4:	4619      	mov	r1, r3
 8003bb6:	4610      	mov	r0, r2
 8003bb8:	f000 febc 	bl	8004934 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2201      	movs	r2, #1
 8003be8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2201      	movs	r2, #1
 8003bf0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c1c:	2300      	movs	r3, #0
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3708      	adds	r7, #8
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
	...

08003c28 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b085      	sub	sp, #20
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d001      	beq.n	8003c40 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e047      	b.n	8003cd0 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2202      	movs	r2, #2
 8003c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a23      	ldr	r2, [pc, #140]	; (8003cdc <HAL_TIM_Base_Start+0xb4>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d01d      	beq.n	8003c8e <HAL_TIM_Base_Start+0x66>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c5a:	d018      	beq.n	8003c8e <HAL_TIM_Base_Start+0x66>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a1f      	ldr	r2, [pc, #124]	; (8003ce0 <HAL_TIM_Base_Start+0xb8>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d013      	beq.n	8003c8e <HAL_TIM_Base_Start+0x66>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a1e      	ldr	r2, [pc, #120]	; (8003ce4 <HAL_TIM_Base_Start+0xbc>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d00e      	beq.n	8003c8e <HAL_TIM_Base_Start+0x66>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a1c      	ldr	r2, [pc, #112]	; (8003ce8 <HAL_TIM_Base_Start+0xc0>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d009      	beq.n	8003c8e <HAL_TIM_Base_Start+0x66>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a1b      	ldr	r2, [pc, #108]	; (8003cec <HAL_TIM_Base_Start+0xc4>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d004      	beq.n	8003c8e <HAL_TIM_Base_Start+0x66>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a19      	ldr	r2, [pc, #100]	; (8003cf0 <HAL_TIM_Base_Start+0xc8>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d115      	bne.n	8003cba <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	689a      	ldr	r2, [r3, #8]
 8003c94:	4b17      	ldr	r3, [pc, #92]	; (8003cf4 <HAL_TIM_Base_Start+0xcc>)
 8003c96:	4013      	ands	r3, r2
 8003c98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2b06      	cmp	r3, #6
 8003c9e:	d015      	beq.n	8003ccc <HAL_TIM_Base_Start+0xa4>
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ca6:	d011      	beq.n	8003ccc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f042 0201 	orr.w	r2, r2, #1
 8003cb6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cb8:	e008      	b.n	8003ccc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f042 0201 	orr.w	r2, r2, #1
 8003cc8:	601a      	str	r2, [r3, #0]
 8003cca:	e000      	b.n	8003cce <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ccc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003cce:	2300      	movs	r3, #0
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3714      	adds	r7, #20
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr
 8003cdc:	40012c00 	.word	0x40012c00
 8003ce0:	40000400 	.word	0x40000400
 8003ce4:	40000800 	.word	0x40000800
 8003ce8:	40000c00 	.word	0x40000c00
 8003cec:	40013400 	.word	0x40013400
 8003cf0:	40014000 	.word	0x40014000
 8003cf4:	00010007 	.word	0x00010007

08003cf8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d101      	bne.n	8003d0a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e049      	b.n	8003d9e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d106      	bne.n	8003d24 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f7fd fd5e 	bl	80017e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2202      	movs	r2, #2
 8003d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	3304      	adds	r3, #4
 8003d34:	4619      	mov	r1, r3
 8003d36:	4610      	mov	r0, r2
 8003d38:	f000 fdfc 	bl	8004934 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2201      	movs	r2, #1
 8003d48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2201      	movs	r2, #1
 8003d70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2201      	movs	r2, #1
 8003d78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3708      	adds	r7, #8
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
	...

08003da8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d109      	bne.n	8003dcc <HAL_TIM_PWM_Start+0x24>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	bf14      	ite	ne
 8003dc4:	2301      	movne	r3, #1
 8003dc6:	2300      	moveq	r3, #0
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	e03c      	b.n	8003e46 <HAL_TIM_PWM_Start+0x9e>
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	2b04      	cmp	r3, #4
 8003dd0:	d109      	bne.n	8003de6 <HAL_TIM_PWM_Start+0x3e>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	bf14      	ite	ne
 8003dde:	2301      	movne	r3, #1
 8003de0:	2300      	moveq	r3, #0
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	e02f      	b.n	8003e46 <HAL_TIM_PWM_Start+0x9e>
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	2b08      	cmp	r3, #8
 8003dea:	d109      	bne.n	8003e00 <HAL_TIM_PWM_Start+0x58>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	bf14      	ite	ne
 8003df8:	2301      	movne	r3, #1
 8003dfa:	2300      	moveq	r3, #0
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	e022      	b.n	8003e46 <HAL_TIM_PWM_Start+0x9e>
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	2b0c      	cmp	r3, #12
 8003e04:	d109      	bne.n	8003e1a <HAL_TIM_PWM_Start+0x72>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	bf14      	ite	ne
 8003e12:	2301      	movne	r3, #1
 8003e14:	2300      	moveq	r3, #0
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	e015      	b.n	8003e46 <HAL_TIM_PWM_Start+0x9e>
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	2b10      	cmp	r3, #16
 8003e1e:	d109      	bne.n	8003e34 <HAL_TIM_PWM_Start+0x8c>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	bf14      	ite	ne
 8003e2c:	2301      	movne	r3, #1
 8003e2e:	2300      	moveq	r3, #0
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	e008      	b.n	8003e46 <HAL_TIM_PWM_Start+0x9e>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	bf14      	ite	ne
 8003e40:	2301      	movne	r3, #1
 8003e42:	2300      	moveq	r3, #0
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d001      	beq.n	8003e4e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e09c      	b.n	8003f88 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d104      	bne.n	8003e5e <HAL_TIM_PWM_Start+0xb6>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2202      	movs	r2, #2
 8003e58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e5c:	e023      	b.n	8003ea6 <HAL_TIM_PWM_Start+0xfe>
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	2b04      	cmp	r3, #4
 8003e62:	d104      	bne.n	8003e6e <HAL_TIM_PWM_Start+0xc6>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2202      	movs	r2, #2
 8003e68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e6c:	e01b      	b.n	8003ea6 <HAL_TIM_PWM_Start+0xfe>
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	2b08      	cmp	r3, #8
 8003e72:	d104      	bne.n	8003e7e <HAL_TIM_PWM_Start+0xd6>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2202      	movs	r2, #2
 8003e78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e7c:	e013      	b.n	8003ea6 <HAL_TIM_PWM_Start+0xfe>
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	2b0c      	cmp	r3, #12
 8003e82:	d104      	bne.n	8003e8e <HAL_TIM_PWM_Start+0xe6>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2202      	movs	r2, #2
 8003e88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003e8c:	e00b      	b.n	8003ea6 <HAL_TIM_PWM_Start+0xfe>
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	2b10      	cmp	r3, #16
 8003e92:	d104      	bne.n	8003e9e <HAL_TIM_PWM_Start+0xf6>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2202      	movs	r2, #2
 8003e98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e9c:	e003      	b.n	8003ea6 <HAL_TIM_PWM_Start+0xfe>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2202      	movs	r2, #2
 8003ea2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	6839      	ldr	r1, [r7, #0]
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f001 f9d4 	bl	800525c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a35      	ldr	r2, [pc, #212]	; (8003f90 <HAL_TIM_PWM_Start+0x1e8>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d013      	beq.n	8003ee6 <HAL_TIM_PWM_Start+0x13e>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a34      	ldr	r2, [pc, #208]	; (8003f94 <HAL_TIM_PWM_Start+0x1ec>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d00e      	beq.n	8003ee6 <HAL_TIM_PWM_Start+0x13e>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a32      	ldr	r2, [pc, #200]	; (8003f98 <HAL_TIM_PWM_Start+0x1f0>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d009      	beq.n	8003ee6 <HAL_TIM_PWM_Start+0x13e>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a31      	ldr	r2, [pc, #196]	; (8003f9c <HAL_TIM_PWM_Start+0x1f4>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d004      	beq.n	8003ee6 <HAL_TIM_PWM_Start+0x13e>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a2f      	ldr	r2, [pc, #188]	; (8003fa0 <HAL_TIM_PWM_Start+0x1f8>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d101      	bne.n	8003eea <HAL_TIM_PWM_Start+0x142>
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e000      	b.n	8003eec <HAL_TIM_PWM_Start+0x144>
 8003eea:	2300      	movs	r3, #0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d007      	beq.n	8003f00 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003efe:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a22      	ldr	r2, [pc, #136]	; (8003f90 <HAL_TIM_PWM_Start+0x1e8>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d01d      	beq.n	8003f46 <HAL_TIM_PWM_Start+0x19e>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f12:	d018      	beq.n	8003f46 <HAL_TIM_PWM_Start+0x19e>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a22      	ldr	r2, [pc, #136]	; (8003fa4 <HAL_TIM_PWM_Start+0x1fc>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d013      	beq.n	8003f46 <HAL_TIM_PWM_Start+0x19e>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a21      	ldr	r2, [pc, #132]	; (8003fa8 <HAL_TIM_PWM_Start+0x200>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d00e      	beq.n	8003f46 <HAL_TIM_PWM_Start+0x19e>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a1f      	ldr	r2, [pc, #124]	; (8003fac <HAL_TIM_PWM_Start+0x204>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d009      	beq.n	8003f46 <HAL_TIM_PWM_Start+0x19e>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a17      	ldr	r2, [pc, #92]	; (8003f94 <HAL_TIM_PWM_Start+0x1ec>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d004      	beq.n	8003f46 <HAL_TIM_PWM_Start+0x19e>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a15      	ldr	r2, [pc, #84]	; (8003f98 <HAL_TIM_PWM_Start+0x1f0>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d115      	bne.n	8003f72 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	689a      	ldr	r2, [r3, #8]
 8003f4c:	4b18      	ldr	r3, [pc, #96]	; (8003fb0 <HAL_TIM_PWM_Start+0x208>)
 8003f4e:	4013      	ands	r3, r2
 8003f50:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2b06      	cmp	r3, #6
 8003f56:	d015      	beq.n	8003f84 <HAL_TIM_PWM_Start+0x1dc>
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f5e:	d011      	beq.n	8003f84 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f042 0201 	orr.w	r2, r2, #1
 8003f6e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f70:	e008      	b.n	8003f84 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f042 0201 	orr.w	r2, r2, #1
 8003f80:	601a      	str	r2, [r3, #0]
 8003f82:	e000      	b.n	8003f86 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f84:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3710      	adds	r7, #16
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	40012c00 	.word	0x40012c00
 8003f94:	40013400 	.word	0x40013400
 8003f98:	40014000 	.word	0x40014000
 8003f9c:	40014400 	.word	0x40014400
 8003fa0:	40014800 	.word	0x40014800
 8003fa4:	40000400 	.word	0x40000400
 8003fa8:	40000800 	.word	0x40000800
 8003fac:	40000c00 	.word	0x40000c00
 8003fb0:	00010007 	.word	0x00010007

08003fb4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b082      	sub	sp, #8
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d101      	bne.n	8003fc6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e049      	b.n	800405a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d106      	bne.n	8003fe0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f7fd fc1e 	bl	800181c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2202      	movs	r2, #2
 8003fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	3304      	adds	r3, #4
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	4610      	mov	r0, r2
 8003ff4:	f000 fc9e 	bl	8004934 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2201      	movs	r2, #1
 800401c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2201      	movs	r2, #1
 800403c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2201      	movs	r2, #1
 8004044:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2201      	movs	r2, #1
 800404c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004058:	2300      	movs	r3, #0
}
 800405a:	4618      	mov	r0, r3
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
	...

08004064 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
 800406c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800406e:	2300      	movs	r3, #0
 8004070:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d104      	bne.n	8004082 <HAL_TIM_IC_Start_IT+0x1e>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800407e:	b2db      	uxtb	r3, r3
 8004080:	e023      	b.n	80040ca <HAL_TIM_IC_Start_IT+0x66>
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	2b04      	cmp	r3, #4
 8004086:	d104      	bne.n	8004092 <HAL_TIM_IC_Start_IT+0x2e>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800408e:	b2db      	uxtb	r3, r3
 8004090:	e01b      	b.n	80040ca <HAL_TIM_IC_Start_IT+0x66>
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	2b08      	cmp	r3, #8
 8004096:	d104      	bne.n	80040a2 <HAL_TIM_IC_Start_IT+0x3e>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	e013      	b.n	80040ca <HAL_TIM_IC_Start_IT+0x66>
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	2b0c      	cmp	r3, #12
 80040a6:	d104      	bne.n	80040b2 <HAL_TIM_IC_Start_IT+0x4e>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	e00b      	b.n	80040ca <HAL_TIM_IC_Start_IT+0x66>
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	2b10      	cmp	r3, #16
 80040b6:	d104      	bne.n	80040c2 <HAL_TIM_IC_Start_IT+0x5e>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80040be:	b2db      	uxtb	r3, r3
 80040c0:	e003      	b.n	80040ca <HAL_TIM_IC_Start_IT+0x66>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d104      	bne.n	80040dc <HAL_TIM_IC_Start_IT+0x78>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	e013      	b.n	8004104 <HAL_TIM_IC_Start_IT+0xa0>
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	2b04      	cmp	r3, #4
 80040e0:	d104      	bne.n	80040ec <HAL_TIM_IC_Start_IT+0x88>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	e00b      	b.n	8004104 <HAL_TIM_IC_Start_IT+0xa0>
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	2b08      	cmp	r3, #8
 80040f0:	d104      	bne.n	80040fc <HAL_TIM_IC_Start_IT+0x98>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	e003      	b.n	8004104 <HAL_TIM_IC_Start_IT+0xa0>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8004102:	b2db      	uxtb	r3, r3
 8004104:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004106:	7bbb      	ldrb	r3, [r7, #14]
 8004108:	2b01      	cmp	r3, #1
 800410a:	d102      	bne.n	8004112 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800410c:	7b7b      	ldrb	r3, [r7, #13]
 800410e:	2b01      	cmp	r3, #1
 8004110:	d001      	beq.n	8004116 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e0dd      	b.n	80042d2 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d104      	bne.n	8004126 <HAL_TIM_IC_Start_IT+0xc2>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2202      	movs	r2, #2
 8004120:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004124:	e023      	b.n	800416e <HAL_TIM_IC_Start_IT+0x10a>
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	2b04      	cmp	r3, #4
 800412a:	d104      	bne.n	8004136 <HAL_TIM_IC_Start_IT+0xd2>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2202      	movs	r2, #2
 8004130:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004134:	e01b      	b.n	800416e <HAL_TIM_IC_Start_IT+0x10a>
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	2b08      	cmp	r3, #8
 800413a:	d104      	bne.n	8004146 <HAL_TIM_IC_Start_IT+0xe2>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2202      	movs	r2, #2
 8004140:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004144:	e013      	b.n	800416e <HAL_TIM_IC_Start_IT+0x10a>
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	2b0c      	cmp	r3, #12
 800414a:	d104      	bne.n	8004156 <HAL_TIM_IC_Start_IT+0xf2>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2202      	movs	r2, #2
 8004150:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004154:	e00b      	b.n	800416e <HAL_TIM_IC_Start_IT+0x10a>
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	2b10      	cmp	r3, #16
 800415a:	d104      	bne.n	8004166 <HAL_TIM_IC_Start_IT+0x102>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2202      	movs	r2, #2
 8004160:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004164:	e003      	b.n	800416e <HAL_TIM_IC_Start_IT+0x10a>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2202      	movs	r2, #2
 800416a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d104      	bne.n	800417e <HAL_TIM_IC_Start_IT+0x11a>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2202      	movs	r2, #2
 8004178:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800417c:	e013      	b.n	80041a6 <HAL_TIM_IC_Start_IT+0x142>
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	2b04      	cmp	r3, #4
 8004182:	d104      	bne.n	800418e <HAL_TIM_IC_Start_IT+0x12a>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2202      	movs	r2, #2
 8004188:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800418c:	e00b      	b.n	80041a6 <HAL_TIM_IC_Start_IT+0x142>
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	2b08      	cmp	r3, #8
 8004192:	d104      	bne.n	800419e <HAL_TIM_IC_Start_IT+0x13a>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2202      	movs	r2, #2
 8004198:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800419c:	e003      	b.n	80041a6 <HAL_TIM_IC_Start_IT+0x142>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2202      	movs	r2, #2
 80041a2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	2b0c      	cmp	r3, #12
 80041aa:	d841      	bhi.n	8004230 <HAL_TIM_IC_Start_IT+0x1cc>
 80041ac:	a201      	add	r2, pc, #4	; (adr r2, 80041b4 <HAL_TIM_IC_Start_IT+0x150>)
 80041ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041b2:	bf00      	nop
 80041b4:	080041e9 	.word	0x080041e9
 80041b8:	08004231 	.word	0x08004231
 80041bc:	08004231 	.word	0x08004231
 80041c0:	08004231 	.word	0x08004231
 80041c4:	080041fb 	.word	0x080041fb
 80041c8:	08004231 	.word	0x08004231
 80041cc:	08004231 	.word	0x08004231
 80041d0:	08004231 	.word	0x08004231
 80041d4:	0800420d 	.word	0x0800420d
 80041d8:	08004231 	.word	0x08004231
 80041dc:	08004231 	.word	0x08004231
 80041e0:	08004231 	.word	0x08004231
 80041e4:	0800421f 	.word	0x0800421f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68da      	ldr	r2, [r3, #12]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f042 0202 	orr.w	r2, r2, #2
 80041f6:	60da      	str	r2, [r3, #12]
      break;
 80041f8:	e01d      	b.n	8004236 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	68da      	ldr	r2, [r3, #12]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f042 0204 	orr.w	r2, r2, #4
 8004208:	60da      	str	r2, [r3, #12]
      break;
 800420a:	e014      	b.n	8004236 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68da      	ldr	r2, [r3, #12]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f042 0208 	orr.w	r2, r2, #8
 800421a:	60da      	str	r2, [r3, #12]
      break;
 800421c:	e00b      	b.n	8004236 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	68da      	ldr	r2, [r3, #12]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f042 0210 	orr.w	r2, r2, #16
 800422c:	60da      	str	r2, [r3, #12]
      break;
 800422e:	e002      	b.n	8004236 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	73fb      	strb	r3, [r7, #15]
      break;
 8004234:	bf00      	nop
  }

  if (status == HAL_OK)
 8004236:	7bfb      	ldrb	r3, [r7, #15]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d149      	bne.n	80042d0 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2201      	movs	r2, #1
 8004242:	6839      	ldr	r1, [r7, #0]
 8004244:	4618      	mov	r0, r3
 8004246:	f001 f809 	bl	800525c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a23      	ldr	r2, [pc, #140]	; (80042dc <HAL_TIM_IC_Start_IT+0x278>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d01d      	beq.n	8004290 <HAL_TIM_IC_Start_IT+0x22c>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800425c:	d018      	beq.n	8004290 <HAL_TIM_IC_Start_IT+0x22c>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a1f      	ldr	r2, [pc, #124]	; (80042e0 <HAL_TIM_IC_Start_IT+0x27c>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d013      	beq.n	8004290 <HAL_TIM_IC_Start_IT+0x22c>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a1d      	ldr	r2, [pc, #116]	; (80042e4 <HAL_TIM_IC_Start_IT+0x280>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d00e      	beq.n	8004290 <HAL_TIM_IC_Start_IT+0x22c>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a1c      	ldr	r2, [pc, #112]	; (80042e8 <HAL_TIM_IC_Start_IT+0x284>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d009      	beq.n	8004290 <HAL_TIM_IC_Start_IT+0x22c>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a1a      	ldr	r2, [pc, #104]	; (80042ec <HAL_TIM_IC_Start_IT+0x288>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d004      	beq.n	8004290 <HAL_TIM_IC_Start_IT+0x22c>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a19      	ldr	r2, [pc, #100]	; (80042f0 <HAL_TIM_IC_Start_IT+0x28c>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d115      	bne.n	80042bc <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	689a      	ldr	r2, [r3, #8]
 8004296:	4b17      	ldr	r3, [pc, #92]	; (80042f4 <HAL_TIM_IC_Start_IT+0x290>)
 8004298:	4013      	ands	r3, r2
 800429a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	2b06      	cmp	r3, #6
 80042a0:	d015      	beq.n	80042ce <HAL_TIM_IC_Start_IT+0x26a>
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042a8:	d011      	beq.n	80042ce <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f042 0201 	orr.w	r2, r2, #1
 80042b8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042ba:	e008      	b.n	80042ce <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f042 0201 	orr.w	r2, r2, #1
 80042ca:	601a      	str	r2, [r3, #0]
 80042cc:	e000      	b.n	80042d0 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042ce:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80042d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3710      	adds	r7, #16
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	40012c00 	.word	0x40012c00
 80042e0:	40000400 	.word	0x40000400
 80042e4:	40000800 	.word	0x40000800
 80042e8:	40000c00 	.word	0x40000c00
 80042ec:	40013400 	.word	0x40013400
 80042f0:	40014000 	.word	0x40014000
 80042f4:	00010007 	.word	0x00010007

080042f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	691b      	ldr	r3, [r3, #16]
 800430e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	f003 0302 	and.w	r3, r3, #2
 8004316:	2b00      	cmp	r3, #0
 8004318:	d020      	beq.n	800435c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f003 0302 	and.w	r3, r3, #2
 8004320:	2b00      	cmp	r3, #0
 8004322:	d01b      	beq.n	800435c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f06f 0202 	mvn.w	r2, #2
 800432c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2201      	movs	r2, #1
 8004332:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	699b      	ldr	r3, [r3, #24]
 800433a:	f003 0303 	and.w	r3, r3, #3
 800433e:	2b00      	cmp	r3, #0
 8004340:	d003      	beq.n	800434a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f7fd f850 	bl	80013e8 <HAL_TIM_IC_CaptureCallback>
 8004348:	e005      	b.n	8004356 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f000 fad4 	bl	80048f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f000 fadb 	bl	800490c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	f003 0304 	and.w	r3, r3, #4
 8004362:	2b00      	cmp	r3, #0
 8004364:	d020      	beq.n	80043a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	f003 0304 	and.w	r3, r3, #4
 800436c:	2b00      	cmp	r3, #0
 800436e:	d01b      	beq.n	80043a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f06f 0204 	mvn.w	r2, #4
 8004378:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2202      	movs	r2, #2
 800437e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	699b      	ldr	r3, [r3, #24]
 8004386:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800438a:	2b00      	cmp	r3, #0
 800438c:	d003      	beq.n	8004396 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f7fd f82a 	bl	80013e8 <HAL_TIM_IC_CaptureCallback>
 8004394:	e005      	b.n	80043a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 faae 	bl	80048f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800439c:	6878      	ldr	r0, [r7, #4]
 800439e:	f000 fab5 	bl	800490c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2200      	movs	r2, #0
 80043a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	f003 0308 	and.w	r3, r3, #8
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d020      	beq.n	80043f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	f003 0308 	and.w	r3, r3, #8
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d01b      	beq.n	80043f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f06f 0208 	mvn.w	r2, #8
 80043c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2204      	movs	r2, #4
 80043ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	69db      	ldr	r3, [r3, #28]
 80043d2:	f003 0303 	and.w	r3, r3, #3
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d003      	beq.n	80043e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f7fd f804 	bl	80013e8 <HAL_TIM_IC_CaptureCallback>
 80043e0:	e005      	b.n	80043ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 fa88 	bl	80048f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f000 fa8f 	bl	800490c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	f003 0310 	and.w	r3, r3, #16
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d020      	beq.n	8004440 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	f003 0310 	and.w	r3, r3, #16
 8004404:	2b00      	cmp	r3, #0
 8004406:	d01b      	beq.n	8004440 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f06f 0210 	mvn.w	r2, #16
 8004410:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2208      	movs	r2, #8
 8004416:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	69db      	ldr	r3, [r3, #28]
 800441e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004422:	2b00      	cmp	r3, #0
 8004424:	d003      	beq.n	800442e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f7fc ffde 	bl	80013e8 <HAL_TIM_IC_CaptureCallback>
 800442c:	e005      	b.n	800443a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f000 fa62 	bl	80048f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	f000 fa69 	bl	800490c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2200      	movs	r2, #0
 800443e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	f003 0301 	and.w	r3, r3, #1
 8004446:	2b00      	cmp	r3, #0
 8004448:	d00c      	beq.n	8004464 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	f003 0301 	and.w	r3, r3, #1
 8004450:	2b00      	cmp	r3, #0
 8004452:	d007      	beq.n	8004464 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f06f 0201 	mvn.w	r2, #1
 800445c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 fa40 	bl	80048e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800446a:	2b00      	cmp	r3, #0
 800446c:	d00c      	beq.n	8004488 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004474:	2b00      	cmp	r3, #0
 8004476:	d007      	beq.n	8004488 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004480:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 ffa2 	bl	80053cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00c      	beq.n	80044ac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004498:	2b00      	cmp	r3, #0
 800449a:	d007      	beq.n	80044ac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80044a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f000 ff9a 	bl	80053e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d00c      	beq.n	80044d0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d007      	beq.n	80044d0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80044c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f000 fa28 	bl	8004920 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	f003 0320 	and.w	r3, r3, #32
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d00c      	beq.n	80044f4 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f003 0320 	and.w	r3, r3, #32
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d007      	beq.n	80044f4 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f06f 0220 	mvn.w	r2, #32
 80044ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f000 ff62 	bl	80053b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80044f4:	bf00      	nop
 80044f6:	3710      	adds	r7, #16
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}

080044fc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b086      	sub	sp, #24
 8004500:	af00      	add	r7, sp, #0
 8004502:	60f8      	str	r0, [r7, #12]
 8004504:	60b9      	str	r1, [r7, #8]
 8004506:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004508:	2300      	movs	r3, #0
 800450a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004512:	2b01      	cmp	r3, #1
 8004514:	d101      	bne.n	800451a <HAL_TIM_IC_ConfigChannel+0x1e>
 8004516:	2302      	movs	r3, #2
 8004518:	e088      	b.n	800462c <HAL_TIM_IC_ConfigChannel+0x130>
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2201      	movs	r2, #1
 800451e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d11b      	bne.n	8004560 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004538:	f000 fd6c 	bl	8005014 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	699a      	ldr	r2, [r3, #24]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f022 020c 	bic.w	r2, r2, #12
 800454a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	6999      	ldr	r1, [r3, #24]
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	689a      	ldr	r2, [r3, #8]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	430a      	orrs	r2, r1
 800455c:	619a      	str	r2, [r3, #24]
 800455e:	e060      	b.n	8004622 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2b04      	cmp	r3, #4
 8004564:	d11c      	bne.n	80045a0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004576:	f000 fdbb 	bl	80050f0 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	699a      	ldr	r2, [r3, #24]
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004588:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	6999      	ldr	r1, [r3, #24]
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	021a      	lsls	r2, r3, #8
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	430a      	orrs	r2, r1
 800459c:	619a      	str	r2, [r3, #24]
 800459e:	e040      	b.n	8004622 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2b08      	cmp	r3, #8
 80045a4:	d11b      	bne.n	80045de <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80045b6:	f000 fdd8 	bl	800516a <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	69da      	ldr	r2, [r3, #28]
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f022 020c 	bic.w	r2, r2, #12
 80045c8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	69d9      	ldr	r1, [r3, #28]
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	689a      	ldr	r2, [r3, #8]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	430a      	orrs	r2, r1
 80045da:	61da      	str	r2, [r3, #28]
 80045dc:	e021      	b.n	8004622 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2b0c      	cmp	r3, #12
 80045e2:	d11c      	bne.n	800461e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80045f4:	f000 fdf5 	bl	80051e2 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	69da      	ldr	r2, [r3, #28]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004606:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	69d9      	ldr	r1, [r3, #28]
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	021a      	lsls	r2, r3, #8
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	430a      	orrs	r2, r1
 800461a:	61da      	str	r2, [r3, #28]
 800461c:	e001      	b.n	8004622 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2200      	movs	r2, #0
 8004626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800462a:	7dfb      	ldrb	r3, [r7, #23]
}
 800462c:	4618      	mov	r0, r3
 800462e:	3718      	adds	r7, #24
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}

08004634 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b086      	sub	sp, #24
 8004638:	af00      	add	r7, sp, #0
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	60b9      	str	r1, [r7, #8]
 800463e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004640:	2300      	movs	r3, #0
 8004642:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800464a:	2b01      	cmp	r3, #1
 800464c:	d101      	bne.n	8004652 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800464e:	2302      	movs	r3, #2
 8004650:	e0ff      	b.n	8004852 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2201      	movs	r2, #1
 8004656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2b14      	cmp	r3, #20
 800465e:	f200 80f0 	bhi.w	8004842 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004662:	a201      	add	r2, pc, #4	; (adr r2, 8004668 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004668:	080046bd 	.word	0x080046bd
 800466c:	08004843 	.word	0x08004843
 8004670:	08004843 	.word	0x08004843
 8004674:	08004843 	.word	0x08004843
 8004678:	080046fd 	.word	0x080046fd
 800467c:	08004843 	.word	0x08004843
 8004680:	08004843 	.word	0x08004843
 8004684:	08004843 	.word	0x08004843
 8004688:	0800473f 	.word	0x0800473f
 800468c:	08004843 	.word	0x08004843
 8004690:	08004843 	.word	0x08004843
 8004694:	08004843 	.word	0x08004843
 8004698:	0800477f 	.word	0x0800477f
 800469c:	08004843 	.word	0x08004843
 80046a0:	08004843 	.word	0x08004843
 80046a4:	08004843 	.word	0x08004843
 80046a8:	080047c1 	.word	0x080047c1
 80046ac:	08004843 	.word	0x08004843
 80046b0:	08004843 	.word	0x08004843
 80046b4:	08004843 	.word	0x08004843
 80046b8:	08004801 	.word	0x08004801
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	68b9      	ldr	r1, [r7, #8]
 80046c2:	4618      	mov	r0, r3
 80046c4:	f000 f9d0 	bl	8004a68 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	699a      	ldr	r2, [r3, #24]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f042 0208 	orr.w	r2, r2, #8
 80046d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	699a      	ldr	r2, [r3, #24]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f022 0204 	bic.w	r2, r2, #4
 80046e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	6999      	ldr	r1, [r3, #24]
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	691a      	ldr	r2, [r3, #16]
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	430a      	orrs	r2, r1
 80046f8:	619a      	str	r2, [r3, #24]
      break;
 80046fa:	e0a5      	b.n	8004848 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68b9      	ldr	r1, [r7, #8]
 8004702:	4618      	mov	r0, r3
 8004704:	f000 fa40 	bl	8004b88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	699a      	ldr	r2, [r3, #24]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004716:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	699a      	ldr	r2, [r3, #24]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004726:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	6999      	ldr	r1, [r3, #24]
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	691b      	ldr	r3, [r3, #16]
 8004732:	021a      	lsls	r2, r3, #8
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	430a      	orrs	r2, r1
 800473a:	619a      	str	r2, [r3, #24]
      break;
 800473c:	e084      	b.n	8004848 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	68b9      	ldr	r1, [r7, #8]
 8004744:	4618      	mov	r0, r3
 8004746:	f000 faa9 	bl	8004c9c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	69da      	ldr	r2, [r3, #28]
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f042 0208 	orr.w	r2, r2, #8
 8004758:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	69da      	ldr	r2, [r3, #28]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f022 0204 	bic.w	r2, r2, #4
 8004768:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	69d9      	ldr	r1, [r3, #28]
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	691a      	ldr	r2, [r3, #16]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	430a      	orrs	r2, r1
 800477a:	61da      	str	r2, [r3, #28]
      break;
 800477c:	e064      	b.n	8004848 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68b9      	ldr	r1, [r7, #8]
 8004784:	4618      	mov	r0, r3
 8004786:	f000 fb11 	bl	8004dac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	69da      	ldr	r2, [r3, #28]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004798:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	69da      	ldr	r2, [r3, #28]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	69d9      	ldr	r1, [r3, #28]
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	691b      	ldr	r3, [r3, #16]
 80047b4:	021a      	lsls	r2, r3, #8
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	430a      	orrs	r2, r1
 80047bc:	61da      	str	r2, [r3, #28]
      break;
 80047be:	e043      	b.n	8004848 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	68b9      	ldr	r1, [r7, #8]
 80047c6:	4618      	mov	r0, r3
 80047c8:	f000 fb5a 	bl	8004e80 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f042 0208 	orr.w	r2, r2, #8
 80047da:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f022 0204 	bic.w	r2, r2, #4
 80047ea:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	691a      	ldr	r2, [r3, #16]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	430a      	orrs	r2, r1
 80047fc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80047fe:	e023      	b.n	8004848 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	68b9      	ldr	r1, [r7, #8]
 8004806:	4618      	mov	r0, r3
 8004808:	f000 fb9e 	bl	8004f48 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800481a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800482a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	021a      	lsls	r2, r3, #8
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	430a      	orrs	r2, r1
 800483e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004840:	e002      	b.n	8004848 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	75fb      	strb	r3, [r7, #23]
      break;
 8004846:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2200      	movs	r2, #0
 800484c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004850:	7dfb      	ldrb	r3, [r7, #23]
}
 8004852:	4618      	mov	r0, r3
 8004854:	3718      	adds	r7, #24
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop

0800485c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800485c:	b480      	push	{r7}
 800485e:	b085      	sub	sp, #20
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004866:	2300      	movs	r3, #0
 8004868:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	2b0c      	cmp	r3, #12
 800486e:	d831      	bhi.n	80048d4 <HAL_TIM_ReadCapturedValue+0x78>
 8004870:	a201      	add	r2, pc, #4	; (adr r2, 8004878 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004876:	bf00      	nop
 8004878:	080048ad 	.word	0x080048ad
 800487c:	080048d5 	.word	0x080048d5
 8004880:	080048d5 	.word	0x080048d5
 8004884:	080048d5 	.word	0x080048d5
 8004888:	080048b7 	.word	0x080048b7
 800488c:	080048d5 	.word	0x080048d5
 8004890:	080048d5 	.word	0x080048d5
 8004894:	080048d5 	.word	0x080048d5
 8004898:	080048c1 	.word	0x080048c1
 800489c:	080048d5 	.word	0x080048d5
 80048a0:	080048d5 	.word	0x080048d5
 80048a4:	080048d5 	.word	0x080048d5
 80048a8:	080048cb 	.word	0x080048cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048b2:	60fb      	str	r3, [r7, #12]

      break;
 80048b4:	e00f      	b.n	80048d6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048bc:	60fb      	str	r3, [r7, #12]

      break;
 80048be:	e00a      	b.n	80048d6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048c6:	60fb      	str	r3, [r7, #12]

      break;
 80048c8:	e005      	b.n	80048d6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d0:	60fb      	str	r3, [r7, #12]

      break;
 80048d2:	e000      	b.n	80048d6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80048d4:	bf00      	nop
  }

  return tmpreg;
 80048d6:	68fb      	ldr	r3, [r7, #12]
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3714      	adds	r7, #20
 80048dc:	46bd      	mov	sp, r7
 80048de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e2:	4770      	bx	lr

080048e4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80048ec:	bf00      	nop
 80048ee:	370c      	adds	r7, #12
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr

080048f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b083      	sub	sp, #12
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004900:	bf00      	nop
 8004902:	370c      	adds	r7, #12
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr

0800490c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800490c:	b480      	push	{r7}
 800490e:	b083      	sub	sp, #12
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004914:	bf00      	nop
 8004916:	370c      	adds	r7, #12
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr

08004920 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004920:	b480      	push	{r7}
 8004922:	b083      	sub	sp, #12
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004928:	bf00      	nop
 800492a:	370c      	adds	r7, #12
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr

08004934 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004934:	b480      	push	{r7}
 8004936:	b085      	sub	sp, #20
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	4a40      	ldr	r2, [pc, #256]	; (8004a48 <TIM_Base_SetConfig+0x114>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d013      	beq.n	8004974 <TIM_Base_SetConfig+0x40>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004952:	d00f      	beq.n	8004974 <TIM_Base_SetConfig+0x40>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	4a3d      	ldr	r2, [pc, #244]	; (8004a4c <TIM_Base_SetConfig+0x118>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d00b      	beq.n	8004974 <TIM_Base_SetConfig+0x40>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	4a3c      	ldr	r2, [pc, #240]	; (8004a50 <TIM_Base_SetConfig+0x11c>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d007      	beq.n	8004974 <TIM_Base_SetConfig+0x40>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a3b      	ldr	r2, [pc, #236]	; (8004a54 <TIM_Base_SetConfig+0x120>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d003      	beq.n	8004974 <TIM_Base_SetConfig+0x40>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a3a      	ldr	r2, [pc, #232]	; (8004a58 <TIM_Base_SetConfig+0x124>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d108      	bne.n	8004986 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800497a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	68fa      	ldr	r2, [r7, #12]
 8004982:	4313      	orrs	r3, r2
 8004984:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a2f      	ldr	r2, [pc, #188]	; (8004a48 <TIM_Base_SetConfig+0x114>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d01f      	beq.n	80049ce <TIM_Base_SetConfig+0x9a>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004994:	d01b      	beq.n	80049ce <TIM_Base_SetConfig+0x9a>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a2c      	ldr	r2, [pc, #176]	; (8004a4c <TIM_Base_SetConfig+0x118>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d017      	beq.n	80049ce <TIM_Base_SetConfig+0x9a>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a2b      	ldr	r2, [pc, #172]	; (8004a50 <TIM_Base_SetConfig+0x11c>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d013      	beq.n	80049ce <TIM_Base_SetConfig+0x9a>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a2a      	ldr	r2, [pc, #168]	; (8004a54 <TIM_Base_SetConfig+0x120>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d00f      	beq.n	80049ce <TIM_Base_SetConfig+0x9a>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a29      	ldr	r2, [pc, #164]	; (8004a58 <TIM_Base_SetConfig+0x124>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d00b      	beq.n	80049ce <TIM_Base_SetConfig+0x9a>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a28      	ldr	r2, [pc, #160]	; (8004a5c <TIM_Base_SetConfig+0x128>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d007      	beq.n	80049ce <TIM_Base_SetConfig+0x9a>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a27      	ldr	r2, [pc, #156]	; (8004a60 <TIM_Base_SetConfig+0x12c>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d003      	beq.n	80049ce <TIM_Base_SetConfig+0x9a>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a26      	ldr	r2, [pc, #152]	; (8004a64 <TIM_Base_SetConfig+0x130>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d108      	bne.n	80049e0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	68fa      	ldr	r2, [r7, #12]
 80049dc:	4313      	orrs	r3, r2
 80049de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	695b      	ldr	r3, [r3, #20]
 80049ea:	4313      	orrs	r3, r2
 80049ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	68fa      	ldr	r2, [r7, #12]
 80049f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	689a      	ldr	r2, [r3, #8]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	4a10      	ldr	r2, [pc, #64]	; (8004a48 <TIM_Base_SetConfig+0x114>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d00f      	beq.n	8004a2c <TIM_Base_SetConfig+0xf8>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	4a12      	ldr	r2, [pc, #72]	; (8004a58 <TIM_Base_SetConfig+0x124>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d00b      	beq.n	8004a2c <TIM_Base_SetConfig+0xf8>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	4a11      	ldr	r2, [pc, #68]	; (8004a5c <TIM_Base_SetConfig+0x128>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d007      	beq.n	8004a2c <TIM_Base_SetConfig+0xf8>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	4a10      	ldr	r2, [pc, #64]	; (8004a60 <TIM_Base_SetConfig+0x12c>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d003      	beq.n	8004a2c <TIM_Base_SetConfig+0xf8>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	4a0f      	ldr	r2, [pc, #60]	; (8004a64 <TIM_Base_SetConfig+0x130>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d103      	bne.n	8004a34 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	691a      	ldr	r2, [r3, #16]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2201      	movs	r2, #1
 8004a38:	615a      	str	r2, [r3, #20]
}
 8004a3a:	bf00      	nop
 8004a3c:	3714      	adds	r7, #20
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr
 8004a46:	bf00      	nop
 8004a48:	40012c00 	.word	0x40012c00
 8004a4c:	40000400 	.word	0x40000400
 8004a50:	40000800 	.word	0x40000800
 8004a54:	40000c00 	.word	0x40000c00
 8004a58:	40013400 	.word	0x40013400
 8004a5c:	40014000 	.word	0x40014000
 8004a60:	40014400 	.word	0x40014400
 8004a64:	40014800 	.word	0x40014800

08004a68 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b087      	sub	sp, #28
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6a1b      	ldr	r3, [r3, #32]
 8004a76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6a1b      	ldr	r3, [r3, #32]
 8004a7c:	f023 0201 	bic.w	r2, r3, #1
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f023 0303 	bic.w	r3, r3, #3
 8004aa2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	68fa      	ldr	r2, [r7, #12]
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	f023 0302 	bic.w	r3, r3, #2
 8004ab4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	697a      	ldr	r2, [r7, #20]
 8004abc:	4313      	orrs	r3, r2
 8004abe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	4a2c      	ldr	r2, [pc, #176]	; (8004b74 <TIM_OC1_SetConfig+0x10c>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d00f      	beq.n	8004ae8 <TIM_OC1_SetConfig+0x80>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	4a2b      	ldr	r2, [pc, #172]	; (8004b78 <TIM_OC1_SetConfig+0x110>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d00b      	beq.n	8004ae8 <TIM_OC1_SetConfig+0x80>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	4a2a      	ldr	r2, [pc, #168]	; (8004b7c <TIM_OC1_SetConfig+0x114>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d007      	beq.n	8004ae8 <TIM_OC1_SetConfig+0x80>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	4a29      	ldr	r2, [pc, #164]	; (8004b80 <TIM_OC1_SetConfig+0x118>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d003      	beq.n	8004ae8 <TIM_OC1_SetConfig+0x80>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	4a28      	ldr	r2, [pc, #160]	; (8004b84 <TIM_OC1_SetConfig+0x11c>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d10c      	bne.n	8004b02 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	f023 0308 	bic.w	r3, r3, #8
 8004aee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	68db      	ldr	r3, [r3, #12]
 8004af4:	697a      	ldr	r2, [r7, #20]
 8004af6:	4313      	orrs	r3, r2
 8004af8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	f023 0304 	bic.w	r3, r3, #4
 8004b00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a1b      	ldr	r2, [pc, #108]	; (8004b74 <TIM_OC1_SetConfig+0x10c>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d00f      	beq.n	8004b2a <TIM_OC1_SetConfig+0xc2>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a1a      	ldr	r2, [pc, #104]	; (8004b78 <TIM_OC1_SetConfig+0x110>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d00b      	beq.n	8004b2a <TIM_OC1_SetConfig+0xc2>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4a19      	ldr	r2, [pc, #100]	; (8004b7c <TIM_OC1_SetConfig+0x114>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d007      	beq.n	8004b2a <TIM_OC1_SetConfig+0xc2>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4a18      	ldr	r2, [pc, #96]	; (8004b80 <TIM_OC1_SetConfig+0x118>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d003      	beq.n	8004b2a <TIM_OC1_SetConfig+0xc2>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a17      	ldr	r2, [pc, #92]	; (8004b84 <TIM_OC1_SetConfig+0x11c>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d111      	bne.n	8004b4e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	695b      	ldr	r3, [r3, #20]
 8004b3e:	693a      	ldr	r2, [r7, #16]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	699b      	ldr	r3, [r3, #24]
 8004b48:	693a      	ldr	r2, [r7, #16]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	693a      	ldr	r2, [r7, #16]
 8004b52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	685a      	ldr	r2, [r3, #4]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	697a      	ldr	r2, [r7, #20]
 8004b66:	621a      	str	r2, [r3, #32]
}
 8004b68:	bf00      	nop
 8004b6a:	371c      	adds	r7, #28
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr
 8004b74:	40012c00 	.word	0x40012c00
 8004b78:	40013400 	.word	0x40013400
 8004b7c:	40014000 	.word	0x40014000
 8004b80:	40014400 	.word	0x40014400
 8004b84:	40014800 	.word	0x40014800

08004b88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b087      	sub	sp, #28
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a1b      	ldr	r3, [r3, #32]
 8004b96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6a1b      	ldr	r3, [r3, #32]
 8004b9c:	f023 0210 	bic.w	r2, r3, #16
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	699b      	ldr	r3, [r3, #24]
 8004bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004bb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	021b      	lsls	r3, r3, #8
 8004bca:	68fa      	ldr	r2, [r7, #12]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	f023 0320 	bic.w	r3, r3, #32
 8004bd6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	011b      	lsls	r3, r3, #4
 8004bde:	697a      	ldr	r2, [r7, #20]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a28      	ldr	r2, [pc, #160]	; (8004c88 <TIM_OC2_SetConfig+0x100>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d003      	beq.n	8004bf4 <TIM_OC2_SetConfig+0x6c>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	4a27      	ldr	r2, [pc, #156]	; (8004c8c <TIM_OC2_SetConfig+0x104>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d10d      	bne.n	8004c10 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bfa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	011b      	lsls	r3, r3, #4
 8004c02:	697a      	ldr	r2, [r7, #20]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c0e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4a1d      	ldr	r2, [pc, #116]	; (8004c88 <TIM_OC2_SetConfig+0x100>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d00f      	beq.n	8004c38 <TIM_OC2_SetConfig+0xb0>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4a1c      	ldr	r2, [pc, #112]	; (8004c8c <TIM_OC2_SetConfig+0x104>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d00b      	beq.n	8004c38 <TIM_OC2_SetConfig+0xb0>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4a1b      	ldr	r2, [pc, #108]	; (8004c90 <TIM_OC2_SetConfig+0x108>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d007      	beq.n	8004c38 <TIM_OC2_SetConfig+0xb0>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	4a1a      	ldr	r2, [pc, #104]	; (8004c94 <TIM_OC2_SetConfig+0x10c>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d003      	beq.n	8004c38 <TIM_OC2_SetConfig+0xb0>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4a19      	ldr	r2, [pc, #100]	; (8004c98 <TIM_OC2_SetConfig+0x110>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d113      	bne.n	8004c60 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c3e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c46:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	695b      	ldr	r3, [r3, #20]
 8004c4c:	009b      	lsls	r3, r3, #2
 8004c4e:	693a      	ldr	r2, [r7, #16]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	699b      	ldr	r3, [r3, #24]
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	693a      	ldr	r2, [r7, #16]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	693a      	ldr	r2, [r7, #16]
 8004c64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	68fa      	ldr	r2, [r7, #12]
 8004c6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	685a      	ldr	r2, [r3, #4]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	697a      	ldr	r2, [r7, #20]
 8004c78:	621a      	str	r2, [r3, #32]
}
 8004c7a:	bf00      	nop
 8004c7c:	371c      	adds	r7, #28
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr
 8004c86:	bf00      	nop
 8004c88:	40012c00 	.word	0x40012c00
 8004c8c:	40013400 	.word	0x40013400
 8004c90:	40014000 	.word	0x40014000
 8004c94:	40014400 	.word	0x40014400
 8004c98:	40014800 	.word	0x40014800

08004c9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b087      	sub	sp, #28
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a1b      	ldr	r3, [r3, #32]
 8004caa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6a1b      	ldr	r3, [r3, #32]
 8004cb0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	69db      	ldr	r3, [r3, #28]
 8004cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f023 0303 	bic.w	r3, r3, #3
 8004cd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	68fa      	ldr	r2, [r7, #12]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ce8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	021b      	lsls	r3, r3, #8
 8004cf0:	697a      	ldr	r2, [r7, #20]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	4a27      	ldr	r2, [pc, #156]	; (8004d98 <TIM_OC3_SetConfig+0xfc>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d003      	beq.n	8004d06 <TIM_OC3_SetConfig+0x6a>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4a26      	ldr	r2, [pc, #152]	; (8004d9c <TIM_OC3_SetConfig+0x100>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d10d      	bne.n	8004d22 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	021b      	lsls	r3, r3, #8
 8004d14:	697a      	ldr	r2, [r7, #20]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a1c      	ldr	r2, [pc, #112]	; (8004d98 <TIM_OC3_SetConfig+0xfc>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d00f      	beq.n	8004d4a <TIM_OC3_SetConfig+0xae>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a1b      	ldr	r2, [pc, #108]	; (8004d9c <TIM_OC3_SetConfig+0x100>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d00b      	beq.n	8004d4a <TIM_OC3_SetConfig+0xae>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a1a      	ldr	r2, [pc, #104]	; (8004da0 <TIM_OC3_SetConfig+0x104>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d007      	beq.n	8004d4a <TIM_OC3_SetConfig+0xae>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a19      	ldr	r2, [pc, #100]	; (8004da4 <TIM_OC3_SetConfig+0x108>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d003      	beq.n	8004d4a <TIM_OC3_SetConfig+0xae>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4a18      	ldr	r2, [pc, #96]	; (8004da8 <TIM_OC3_SetConfig+0x10c>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d113      	bne.n	8004d72 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	695b      	ldr	r3, [r3, #20]
 8004d5e:	011b      	lsls	r3, r3, #4
 8004d60:	693a      	ldr	r2, [r7, #16]
 8004d62:	4313      	orrs	r3, r2
 8004d64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	699b      	ldr	r3, [r3, #24]
 8004d6a:	011b      	lsls	r3, r3, #4
 8004d6c:	693a      	ldr	r2, [r7, #16]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	693a      	ldr	r2, [r7, #16]
 8004d76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	685a      	ldr	r2, [r3, #4]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	697a      	ldr	r2, [r7, #20]
 8004d8a:	621a      	str	r2, [r3, #32]
}
 8004d8c:	bf00      	nop
 8004d8e:	371c      	adds	r7, #28
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr
 8004d98:	40012c00 	.word	0x40012c00
 8004d9c:	40013400 	.word	0x40013400
 8004da0:	40014000 	.word	0x40014000
 8004da4:	40014400 	.word	0x40014400
 8004da8:	40014800 	.word	0x40014800

08004dac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b087      	sub	sp, #28
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
 8004db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a1b      	ldr	r3, [r3, #32]
 8004dba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6a1b      	ldr	r3, [r3, #32]
 8004dc0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	69db      	ldr	r3, [r3, #28]
 8004dd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004dda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004dde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004de6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	021b      	lsls	r3, r3, #8
 8004dee:	68fa      	ldr	r2, [r7, #12]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004dfa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	031b      	lsls	r3, r3, #12
 8004e02:	693a      	ldr	r2, [r7, #16]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	4a18      	ldr	r2, [pc, #96]	; (8004e6c <TIM_OC4_SetConfig+0xc0>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d00f      	beq.n	8004e30 <TIM_OC4_SetConfig+0x84>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	4a17      	ldr	r2, [pc, #92]	; (8004e70 <TIM_OC4_SetConfig+0xc4>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d00b      	beq.n	8004e30 <TIM_OC4_SetConfig+0x84>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	4a16      	ldr	r2, [pc, #88]	; (8004e74 <TIM_OC4_SetConfig+0xc8>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d007      	beq.n	8004e30 <TIM_OC4_SetConfig+0x84>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	4a15      	ldr	r2, [pc, #84]	; (8004e78 <TIM_OC4_SetConfig+0xcc>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d003      	beq.n	8004e30 <TIM_OC4_SetConfig+0x84>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	4a14      	ldr	r2, [pc, #80]	; (8004e7c <TIM_OC4_SetConfig+0xd0>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d109      	bne.n	8004e44 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e36:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	695b      	ldr	r3, [r3, #20]
 8004e3c:	019b      	lsls	r3, r3, #6
 8004e3e:	697a      	ldr	r2, [r7, #20]
 8004e40:	4313      	orrs	r3, r2
 8004e42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	697a      	ldr	r2, [r7, #20]
 8004e48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	68fa      	ldr	r2, [r7, #12]
 8004e4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	685a      	ldr	r2, [r3, #4]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	693a      	ldr	r2, [r7, #16]
 8004e5c:	621a      	str	r2, [r3, #32]
}
 8004e5e:	bf00      	nop
 8004e60:	371c      	adds	r7, #28
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr
 8004e6a:	bf00      	nop
 8004e6c:	40012c00 	.word	0x40012c00
 8004e70:	40013400 	.word	0x40013400
 8004e74:	40014000 	.word	0x40014000
 8004e78:	40014400 	.word	0x40014400
 8004e7c:	40014800 	.word	0x40014800

08004e80 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b087      	sub	sp, #28
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
 8004e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6a1b      	ldr	r3, [r3, #32]
 8004e8e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6a1b      	ldr	r3, [r3, #32]
 8004e94:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004eae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	68fa      	ldr	r2, [r7, #12]
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004ec4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	041b      	lsls	r3, r3, #16
 8004ecc:	693a      	ldr	r2, [r7, #16]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a17      	ldr	r2, [pc, #92]	; (8004f34 <TIM_OC5_SetConfig+0xb4>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d00f      	beq.n	8004efa <TIM_OC5_SetConfig+0x7a>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	4a16      	ldr	r2, [pc, #88]	; (8004f38 <TIM_OC5_SetConfig+0xb8>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d00b      	beq.n	8004efa <TIM_OC5_SetConfig+0x7a>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4a15      	ldr	r2, [pc, #84]	; (8004f3c <TIM_OC5_SetConfig+0xbc>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d007      	beq.n	8004efa <TIM_OC5_SetConfig+0x7a>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a14      	ldr	r2, [pc, #80]	; (8004f40 <TIM_OC5_SetConfig+0xc0>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d003      	beq.n	8004efa <TIM_OC5_SetConfig+0x7a>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4a13      	ldr	r2, [pc, #76]	; (8004f44 <TIM_OC5_SetConfig+0xc4>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d109      	bne.n	8004f0e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f00:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	695b      	ldr	r3, [r3, #20]
 8004f06:	021b      	lsls	r3, r3, #8
 8004f08:	697a      	ldr	r2, [r7, #20]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	697a      	ldr	r2, [r7, #20]
 8004f12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	68fa      	ldr	r2, [r7, #12]
 8004f18:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	685a      	ldr	r2, [r3, #4]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	693a      	ldr	r2, [r7, #16]
 8004f26:	621a      	str	r2, [r3, #32]
}
 8004f28:	bf00      	nop
 8004f2a:	371c      	adds	r7, #28
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr
 8004f34:	40012c00 	.word	0x40012c00
 8004f38:	40013400 	.word	0x40013400
 8004f3c:	40014000 	.word	0x40014000
 8004f40:	40014400 	.word	0x40014400
 8004f44:	40014800 	.word	0x40014800

08004f48 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b087      	sub	sp, #28
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a1b      	ldr	r3, [r3, #32]
 8004f56:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6a1b      	ldr	r3, [r3, #32]
 8004f5c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	021b      	lsls	r3, r3, #8
 8004f82:	68fa      	ldr	r2, [r7, #12]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004f8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	051b      	lsls	r3, r3, #20
 8004f96:	693a      	ldr	r2, [r7, #16]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	4a18      	ldr	r2, [pc, #96]	; (8005000 <TIM_OC6_SetConfig+0xb8>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d00f      	beq.n	8004fc4 <TIM_OC6_SetConfig+0x7c>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	4a17      	ldr	r2, [pc, #92]	; (8005004 <TIM_OC6_SetConfig+0xbc>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d00b      	beq.n	8004fc4 <TIM_OC6_SetConfig+0x7c>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4a16      	ldr	r2, [pc, #88]	; (8005008 <TIM_OC6_SetConfig+0xc0>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d007      	beq.n	8004fc4 <TIM_OC6_SetConfig+0x7c>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a15      	ldr	r2, [pc, #84]	; (800500c <TIM_OC6_SetConfig+0xc4>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d003      	beq.n	8004fc4 <TIM_OC6_SetConfig+0x7c>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a14      	ldr	r2, [pc, #80]	; (8005010 <TIM_OC6_SetConfig+0xc8>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d109      	bne.n	8004fd8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004fca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	695b      	ldr	r3, [r3, #20]
 8004fd0:	029b      	lsls	r3, r3, #10
 8004fd2:	697a      	ldr	r2, [r7, #20]
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	68fa      	ldr	r2, [r7, #12]
 8004fe2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	685a      	ldr	r2, [r3, #4]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	693a      	ldr	r2, [r7, #16]
 8004ff0:	621a      	str	r2, [r3, #32]
}
 8004ff2:	bf00      	nop
 8004ff4:	371c      	adds	r7, #28
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffc:	4770      	bx	lr
 8004ffe:	bf00      	nop
 8005000:	40012c00 	.word	0x40012c00
 8005004:	40013400 	.word	0x40013400
 8005008:	40014000 	.word	0x40014000
 800500c:	40014400 	.word	0x40014400
 8005010:	40014800 	.word	0x40014800

08005014 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005014:	b480      	push	{r7}
 8005016:	b087      	sub	sp, #28
 8005018:	af00      	add	r7, sp, #0
 800501a:	60f8      	str	r0, [r7, #12]
 800501c:	60b9      	str	r1, [r7, #8]
 800501e:	607a      	str	r2, [r7, #4]
 8005020:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	6a1b      	ldr	r3, [r3, #32]
 8005026:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6a1b      	ldr	r3, [r3, #32]
 800502c:	f023 0201 	bic.w	r2, r3, #1
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	699b      	ldr	r3, [r3, #24]
 8005038:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	4a26      	ldr	r2, [pc, #152]	; (80050d8 <TIM_TI1_SetConfig+0xc4>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d017      	beq.n	8005072 <TIM_TI1_SetConfig+0x5e>
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005048:	d013      	beq.n	8005072 <TIM_TI1_SetConfig+0x5e>
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	4a23      	ldr	r2, [pc, #140]	; (80050dc <TIM_TI1_SetConfig+0xc8>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d00f      	beq.n	8005072 <TIM_TI1_SetConfig+0x5e>
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	4a22      	ldr	r2, [pc, #136]	; (80050e0 <TIM_TI1_SetConfig+0xcc>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d00b      	beq.n	8005072 <TIM_TI1_SetConfig+0x5e>
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	4a21      	ldr	r2, [pc, #132]	; (80050e4 <TIM_TI1_SetConfig+0xd0>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d007      	beq.n	8005072 <TIM_TI1_SetConfig+0x5e>
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	4a20      	ldr	r2, [pc, #128]	; (80050e8 <TIM_TI1_SetConfig+0xd4>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d003      	beq.n	8005072 <TIM_TI1_SetConfig+0x5e>
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	4a1f      	ldr	r2, [pc, #124]	; (80050ec <TIM_TI1_SetConfig+0xd8>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d101      	bne.n	8005076 <TIM_TI1_SetConfig+0x62>
 8005072:	2301      	movs	r3, #1
 8005074:	e000      	b.n	8005078 <TIM_TI1_SetConfig+0x64>
 8005076:	2300      	movs	r3, #0
 8005078:	2b00      	cmp	r3, #0
 800507a:	d008      	beq.n	800508e <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	f023 0303 	bic.w	r3, r3, #3
 8005082:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005084:	697a      	ldr	r2, [r7, #20]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4313      	orrs	r3, r2
 800508a:	617b      	str	r3, [r7, #20]
 800508c:	e003      	b.n	8005096 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	f043 0301 	orr.w	r3, r3, #1
 8005094:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800509c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	011b      	lsls	r3, r3, #4
 80050a2:	b2db      	uxtb	r3, r3
 80050a4:	697a      	ldr	r2, [r7, #20]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	f023 030a 	bic.w	r3, r3, #10
 80050b0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	f003 030a 	and.w	r3, r3, #10
 80050b8:	693a      	ldr	r2, [r7, #16]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	697a      	ldr	r2, [r7, #20]
 80050c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	693a      	ldr	r2, [r7, #16]
 80050c8:	621a      	str	r2, [r3, #32]
}
 80050ca:	bf00      	nop
 80050cc:	371c      	adds	r7, #28
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr
 80050d6:	bf00      	nop
 80050d8:	40012c00 	.word	0x40012c00
 80050dc:	40000400 	.word	0x40000400
 80050e0:	40000800 	.word	0x40000800
 80050e4:	40000c00 	.word	0x40000c00
 80050e8:	40013400 	.word	0x40013400
 80050ec:	40014000 	.word	0x40014000

080050f0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b087      	sub	sp, #28
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	60f8      	str	r0, [r7, #12]
 80050f8:	60b9      	str	r1, [r7, #8]
 80050fa:	607a      	str	r2, [r7, #4]
 80050fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	6a1b      	ldr	r3, [r3, #32]
 8005102:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6a1b      	ldr	r3, [r3, #32]
 8005108:	f023 0210 	bic.w	r2, r3, #16
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	699b      	ldr	r3, [r3, #24]
 8005114:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800511c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	021b      	lsls	r3, r3, #8
 8005122:	693a      	ldr	r2, [r7, #16]
 8005124:	4313      	orrs	r3, r2
 8005126:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800512e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	031b      	lsls	r3, r3, #12
 8005134:	b29b      	uxth	r3, r3
 8005136:	693a      	ldr	r2, [r7, #16]
 8005138:	4313      	orrs	r3, r2
 800513a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005142:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	011b      	lsls	r3, r3, #4
 8005148:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800514c:	697a      	ldr	r2, [r7, #20]
 800514e:	4313      	orrs	r3, r2
 8005150:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	697a      	ldr	r2, [r7, #20]
 800515c:	621a      	str	r2, [r3, #32]
}
 800515e:	bf00      	nop
 8005160:	371c      	adds	r7, #28
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr

0800516a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800516a:	b480      	push	{r7}
 800516c:	b087      	sub	sp, #28
 800516e:	af00      	add	r7, sp, #0
 8005170:	60f8      	str	r0, [r7, #12]
 8005172:	60b9      	str	r1, [r7, #8]
 8005174:	607a      	str	r2, [r7, #4]
 8005176:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6a1b      	ldr	r3, [r3, #32]
 800517c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6a1b      	ldr	r3, [r3, #32]
 8005182:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	69db      	ldr	r3, [r3, #28]
 800518e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	f023 0303 	bic.w	r3, r3, #3
 8005196:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005198:	693a      	ldr	r2, [r7, #16]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4313      	orrs	r3, r2
 800519e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80051a6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	011b      	lsls	r3, r3, #4
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	693a      	ldr	r2, [r7, #16]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80051ba:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	021b      	lsls	r3, r3, #8
 80051c0:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80051c4:	697a      	ldr	r2, [r7, #20]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	693a      	ldr	r2, [r7, #16]
 80051ce:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	697a      	ldr	r2, [r7, #20]
 80051d4:	621a      	str	r2, [r3, #32]
}
 80051d6:	bf00      	nop
 80051d8:	371c      	adds	r7, #28
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr

080051e2 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80051e2:	b480      	push	{r7}
 80051e4:	b087      	sub	sp, #28
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	60f8      	str	r0, [r7, #12]
 80051ea:	60b9      	str	r1, [r7, #8]
 80051ec:	607a      	str	r2, [r7, #4]
 80051ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	6a1b      	ldr	r3, [r3, #32]
 80051f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6a1b      	ldr	r3, [r3, #32]
 80051fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	69db      	ldr	r3, [r3, #28]
 8005206:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800520e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	021b      	lsls	r3, r3, #8
 8005214:	693a      	ldr	r2, [r7, #16]
 8005216:	4313      	orrs	r3, r2
 8005218:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005220:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	031b      	lsls	r3, r3, #12
 8005226:	b29b      	uxth	r3, r3
 8005228:	693a      	ldr	r2, [r7, #16]
 800522a:	4313      	orrs	r3, r2
 800522c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005234:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	031b      	lsls	r3, r3, #12
 800523a:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800523e:	697a      	ldr	r2, [r7, #20]
 8005240:	4313      	orrs	r3, r2
 8005242:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	693a      	ldr	r2, [r7, #16]
 8005248:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	697a      	ldr	r2, [r7, #20]
 800524e:	621a      	str	r2, [r3, #32]
}
 8005250:	bf00      	nop
 8005252:	371c      	adds	r7, #28
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr

0800525c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800525c:	b480      	push	{r7}
 800525e:	b087      	sub	sp, #28
 8005260:	af00      	add	r7, sp, #0
 8005262:	60f8      	str	r0, [r7, #12]
 8005264:	60b9      	str	r1, [r7, #8]
 8005266:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	f003 031f 	and.w	r3, r3, #31
 800526e:	2201      	movs	r2, #1
 8005270:	fa02 f303 	lsl.w	r3, r2, r3
 8005274:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	6a1a      	ldr	r2, [r3, #32]
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	43db      	mvns	r3, r3
 800527e:	401a      	ands	r2, r3
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6a1a      	ldr	r2, [r3, #32]
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	f003 031f 	and.w	r3, r3, #31
 800528e:	6879      	ldr	r1, [r7, #4]
 8005290:	fa01 f303 	lsl.w	r3, r1, r3
 8005294:	431a      	orrs	r2, r3
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	621a      	str	r2, [r3, #32]
}
 800529a:	bf00      	nop
 800529c:	371c      	adds	r7, #28
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr
	...

080052a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b085      	sub	sp, #20
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d101      	bne.n	80052c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80052bc:	2302      	movs	r3, #2
 80052be:	e068      	b.n	8005392 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2202      	movs	r2, #2
 80052cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a2e      	ldr	r2, [pc, #184]	; (80053a0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d004      	beq.n	80052f4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a2d      	ldr	r2, [pc, #180]	; (80053a4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d108      	bne.n	8005306 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80052fa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	4313      	orrs	r3, r2
 8005304:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800530c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	68fa      	ldr	r2, [r7, #12]
 8005314:	4313      	orrs	r3, r2
 8005316:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	68fa      	ldr	r2, [r7, #12]
 800531e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a1e      	ldr	r2, [pc, #120]	; (80053a0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d01d      	beq.n	8005366 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005332:	d018      	beq.n	8005366 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a1b      	ldr	r2, [pc, #108]	; (80053a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d013      	beq.n	8005366 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a1a      	ldr	r2, [pc, #104]	; (80053ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d00e      	beq.n	8005366 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a18      	ldr	r2, [pc, #96]	; (80053b0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d009      	beq.n	8005366 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a13      	ldr	r2, [pc, #76]	; (80053a4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d004      	beq.n	8005366 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a14      	ldr	r2, [pc, #80]	; (80053b4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d10c      	bne.n	8005380 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800536c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	68ba      	ldr	r2, [r7, #8]
 8005374:	4313      	orrs	r3, r2
 8005376:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	68ba      	ldr	r2, [r7, #8]
 800537e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	3714      	adds	r7, #20
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop
 80053a0:	40012c00 	.word	0x40012c00
 80053a4:	40013400 	.word	0x40013400
 80053a8:	40000400 	.word	0x40000400
 80053ac:	40000800 	.word	0x40000800
 80053b0:	40000c00 	.word	0x40000c00
 80053b4:	40014000 	.word	0x40014000

080053b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b083      	sub	sp, #12
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053c0:	bf00      	nop
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr

080053cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053d4:	bf00      	nop
 80053d6:	370c      	adds	r7, #12
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b083      	sub	sp, #12
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80053e8:	bf00      	nop
 80053ea:	370c      	adds	r7, #12
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr

080053f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b082      	sub	sp, #8
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d101      	bne.n	8005406 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	e040      	b.n	8005488 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800540a:	2b00      	cmp	r3, #0
 800540c:	d106      	bne.n	800541c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2200      	movs	r2, #0
 8005412:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f7fc faa0 	bl	800195c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2224      	movs	r2, #36	; 0x24
 8005420:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f022 0201 	bic.w	r2, r2, #1
 8005430:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005436:	2b00      	cmp	r3, #0
 8005438:	d002      	beq.n	8005440 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f000 fec0 	bl	80061c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f000 fc05 	bl	8005c50 <UART_SetConfig>
 8005446:	4603      	mov	r3, r0
 8005448:	2b01      	cmp	r3, #1
 800544a:	d101      	bne.n	8005450 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e01b      	b.n	8005488 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	685a      	ldr	r2, [r3, #4]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800545e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	689a      	ldr	r2, [r3, #8]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800546e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f042 0201 	orr.w	r2, r2, #1
 800547e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	f000 ff3f 	bl	8006304 <UART_CheckIdleState>
 8005486:	4603      	mov	r3, r0
}
 8005488:	4618      	mov	r0, r3
 800548a:	3708      	adds	r7, #8
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}

08005490 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b08a      	sub	sp, #40	; 0x28
 8005494:	af02      	add	r7, sp, #8
 8005496:	60f8      	str	r0, [r7, #12]
 8005498:	60b9      	str	r1, [r7, #8]
 800549a:	603b      	str	r3, [r7, #0]
 800549c:	4613      	mov	r3, r2
 800549e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80054a4:	2b20      	cmp	r3, #32
 80054a6:	d178      	bne.n	800559a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d002      	beq.n	80054b4 <HAL_UART_Transmit+0x24>
 80054ae:	88fb      	ldrh	r3, [r7, #6]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d101      	bne.n	80054b8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	e071      	b.n	800559c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2221      	movs	r2, #33	; 0x21
 80054c4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80054c6:	f7fc fc9b 	bl	8001e00 <HAL_GetTick>
 80054ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	88fa      	ldrh	r2, [r7, #6]
 80054d0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	88fa      	ldrh	r2, [r7, #6]
 80054d8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054e4:	d108      	bne.n	80054f8 <HAL_UART_Transmit+0x68>
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	691b      	ldr	r3, [r3, #16]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d104      	bne.n	80054f8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80054ee:	2300      	movs	r3, #0
 80054f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	61bb      	str	r3, [r7, #24]
 80054f6:	e003      	b.n	8005500 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054fc:	2300      	movs	r3, #0
 80054fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005500:	e030      	b.n	8005564 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	9300      	str	r3, [sp, #0]
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	2200      	movs	r2, #0
 800550a:	2180      	movs	r1, #128	; 0x80
 800550c:	68f8      	ldr	r0, [r7, #12]
 800550e:	f000 ffa1 	bl	8006454 <UART_WaitOnFlagUntilTimeout>
 8005512:	4603      	mov	r3, r0
 8005514:	2b00      	cmp	r3, #0
 8005516:	d004      	beq.n	8005522 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2220      	movs	r2, #32
 800551c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	e03c      	b.n	800559c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8005522:	69fb      	ldr	r3, [r7, #28]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d10b      	bne.n	8005540 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005528:	69bb      	ldr	r3, [r7, #24]
 800552a:	881a      	ldrh	r2, [r3, #0]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005534:	b292      	uxth	r2, r2
 8005536:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005538:	69bb      	ldr	r3, [r7, #24]
 800553a:	3302      	adds	r3, #2
 800553c:	61bb      	str	r3, [r7, #24]
 800553e:	e008      	b.n	8005552 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005540:	69fb      	ldr	r3, [r7, #28]
 8005542:	781a      	ldrb	r2, [r3, #0]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	b292      	uxth	r2, r2
 800554a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800554c:	69fb      	ldr	r3, [r7, #28]
 800554e:	3301      	adds	r3, #1
 8005550:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005558:	b29b      	uxth	r3, r3
 800555a:	3b01      	subs	r3, #1
 800555c:	b29a      	uxth	r2, r3
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800556a:	b29b      	uxth	r3, r3
 800556c:	2b00      	cmp	r3, #0
 800556e:	d1c8      	bne.n	8005502 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	9300      	str	r3, [sp, #0]
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	2200      	movs	r2, #0
 8005578:	2140      	movs	r1, #64	; 0x40
 800557a:	68f8      	ldr	r0, [r7, #12]
 800557c:	f000 ff6a 	bl	8006454 <UART_WaitOnFlagUntilTimeout>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d004      	beq.n	8005590 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2220      	movs	r2, #32
 800558a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800558c:	2303      	movs	r3, #3
 800558e:	e005      	b.n	800559c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2220      	movs	r2, #32
 8005594:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005596:	2300      	movs	r3, #0
 8005598:	e000      	b.n	800559c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800559a:	2302      	movs	r3, #2
  }
}
 800559c:	4618      	mov	r0, r3
 800559e:	3720      	adds	r7, #32
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b08a      	sub	sp, #40	; 0x28
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	60f8      	str	r0, [r7, #12]
 80055ac:	60b9      	str	r1, [r7, #8]
 80055ae:	4613      	mov	r3, r2
 80055b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055b8:	2b20      	cmp	r3, #32
 80055ba:	d137      	bne.n	800562c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d002      	beq.n	80055c8 <HAL_UART_Receive_IT+0x24>
 80055c2:	88fb      	ldrh	r3, [r7, #6]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d101      	bne.n	80055cc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80055c8:	2301      	movs	r3, #1
 80055ca:	e030      	b.n	800562e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2200      	movs	r2, #0
 80055d0:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a18      	ldr	r2, [pc, #96]	; (8005638 <HAL_UART_Receive_IT+0x94>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d01f      	beq.n	800561c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d018      	beq.n	800561c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	e853 3f00 	ldrex	r3, [r3]
 80055f6:	613b      	str	r3, [r7, #16]
   return(result);
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80055fe:	627b      	str	r3, [r7, #36]	; 0x24
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	461a      	mov	r2, r3
 8005606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005608:	623b      	str	r3, [r7, #32]
 800560a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800560c:	69f9      	ldr	r1, [r7, #28]
 800560e:	6a3a      	ldr	r2, [r7, #32]
 8005610:	e841 2300 	strex	r3, r2, [r1]
 8005614:	61bb      	str	r3, [r7, #24]
   return(result);
 8005616:	69bb      	ldr	r3, [r7, #24]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d1e6      	bne.n	80055ea <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800561c:	88fb      	ldrh	r3, [r7, #6]
 800561e:	461a      	mov	r2, r3
 8005620:	68b9      	ldr	r1, [r7, #8]
 8005622:	68f8      	ldr	r0, [r7, #12]
 8005624:	f000 ff7e 	bl	8006524 <UART_Start_Receive_IT>
 8005628:	4603      	mov	r3, r0
 800562a:	e000      	b.n	800562e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800562c:	2302      	movs	r3, #2
  }
}
 800562e:	4618      	mov	r0, r3
 8005630:	3728      	adds	r7, #40	; 0x28
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}
 8005636:	bf00      	nop
 8005638:	40008000 	.word	0x40008000

0800563c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b0ba      	sub	sp, #232	; 0xe8
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	69db      	ldr	r3, [r3, #28]
 800564a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005662:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005666:	f640 030f 	movw	r3, #2063	; 0x80f
 800566a:	4013      	ands	r3, r2
 800566c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005670:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005674:	2b00      	cmp	r3, #0
 8005676:	d115      	bne.n	80056a4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800567c:	f003 0320 	and.w	r3, r3, #32
 8005680:	2b00      	cmp	r3, #0
 8005682:	d00f      	beq.n	80056a4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005688:	f003 0320 	and.w	r3, r3, #32
 800568c:	2b00      	cmp	r3, #0
 800568e:	d009      	beq.n	80056a4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005694:	2b00      	cmp	r3, #0
 8005696:	f000 82ae 	beq.w	8005bf6 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	4798      	blx	r3
      }
      return;
 80056a2:	e2a8      	b.n	8005bf6 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80056a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	f000 8117 	beq.w	80058dc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80056ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80056b2:	f003 0301 	and.w	r3, r3, #1
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d106      	bne.n	80056c8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80056ba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80056be:	4b85      	ldr	r3, [pc, #532]	; (80058d4 <HAL_UART_IRQHandler+0x298>)
 80056c0:	4013      	ands	r3, r2
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	f000 810a 	beq.w	80058dc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80056c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056cc:	f003 0301 	and.w	r3, r3, #1
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d011      	beq.n	80056f8 <HAL_UART_IRQHandler+0xbc>
 80056d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d00b      	beq.n	80056f8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	2201      	movs	r2, #1
 80056e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056ee:	f043 0201 	orr.w	r2, r3, #1
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80056f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056fc:	f003 0302 	and.w	r3, r3, #2
 8005700:	2b00      	cmp	r3, #0
 8005702:	d011      	beq.n	8005728 <HAL_UART_IRQHandler+0xec>
 8005704:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005708:	f003 0301 	and.w	r3, r3, #1
 800570c:	2b00      	cmp	r3, #0
 800570e:	d00b      	beq.n	8005728 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	2202      	movs	r2, #2
 8005716:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800571e:	f043 0204 	orr.w	r2, r3, #4
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005728:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800572c:	f003 0304 	and.w	r3, r3, #4
 8005730:	2b00      	cmp	r3, #0
 8005732:	d011      	beq.n	8005758 <HAL_UART_IRQHandler+0x11c>
 8005734:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005738:	f003 0301 	and.w	r3, r3, #1
 800573c:	2b00      	cmp	r3, #0
 800573e:	d00b      	beq.n	8005758 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2204      	movs	r2, #4
 8005746:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800574e:	f043 0202 	orr.w	r2, r3, #2
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005758:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800575c:	f003 0308 	and.w	r3, r3, #8
 8005760:	2b00      	cmp	r3, #0
 8005762:	d017      	beq.n	8005794 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005768:	f003 0320 	and.w	r3, r3, #32
 800576c:	2b00      	cmp	r3, #0
 800576e:	d105      	bne.n	800577c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005770:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005774:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005778:	2b00      	cmp	r3, #0
 800577a:	d00b      	beq.n	8005794 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2208      	movs	r2, #8
 8005782:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800578a:	f043 0208 	orr.w	r2, r3, #8
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005798:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800579c:	2b00      	cmp	r3, #0
 800579e:	d012      	beq.n	80057c6 <HAL_UART_IRQHandler+0x18a>
 80057a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d00c      	beq.n	80057c6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80057b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057bc:	f043 0220 	orr.w	r2, r3, #32
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	f000 8214 	beq.w	8005bfa <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80057d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057d6:	f003 0320 	and.w	r3, r3, #32
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d00d      	beq.n	80057fa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80057de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057e2:	f003 0320 	and.w	r3, r3, #32
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d007      	beq.n	80057fa <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d003      	beq.n	80057fa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005800:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800580e:	2b40      	cmp	r3, #64	; 0x40
 8005810:	d005      	beq.n	800581e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005812:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005816:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800581a:	2b00      	cmp	r3, #0
 800581c:	d04f      	beq.n	80058be <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f000 ff46 	bl	80066b0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800582e:	2b40      	cmp	r3, #64	; 0x40
 8005830:	d141      	bne.n	80058b6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	3308      	adds	r3, #8
 8005838:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005840:	e853 3f00 	ldrex	r3, [r3]
 8005844:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005848:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800584c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005850:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	3308      	adds	r3, #8
 800585a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800585e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005862:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005866:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800586a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800586e:	e841 2300 	strex	r3, r2, [r1]
 8005872:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005876:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800587a:	2b00      	cmp	r3, #0
 800587c:	d1d9      	bne.n	8005832 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005882:	2b00      	cmp	r3, #0
 8005884:	d013      	beq.n	80058ae <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800588a:	4a13      	ldr	r2, [pc, #76]	; (80058d8 <HAL_UART_IRQHandler+0x29c>)
 800588c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005892:	4618      	mov	r0, r3
 8005894:	f7fc fc33 	bl	80020fe <HAL_DMA_Abort_IT>
 8005898:	4603      	mov	r3, r0
 800589a:	2b00      	cmp	r3, #0
 800589c:	d017      	beq.n	80058ce <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058a4:	687a      	ldr	r2, [r7, #4]
 80058a6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80058a8:	4610      	mov	r0, r2
 80058aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058ac:	e00f      	b.n	80058ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 f9b8 	bl	8005c24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058b4:	e00b      	b.n	80058ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f000 f9b4 	bl	8005c24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058bc:	e007      	b.n	80058ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f000 f9b0 	bl	8005c24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2200      	movs	r2, #0
 80058c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80058cc:	e195      	b.n	8005bfa <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058ce:	bf00      	nop
    return;
 80058d0:	e193      	b.n	8005bfa <HAL_UART_IRQHandler+0x5be>
 80058d2:	bf00      	nop
 80058d4:	04000120 	.word	0x04000120
 80058d8:	08006779 	.word	0x08006779

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	f040 814e 	bne.w	8005b82 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80058e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058ea:	f003 0310 	and.w	r3, r3, #16
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	f000 8147 	beq.w	8005b82 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80058f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058f8:	f003 0310 	and.w	r3, r3, #16
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	f000 8140 	beq.w	8005b82 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	2210      	movs	r2, #16
 8005908:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005914:	2b40      	cmp	r3, #64	; 0x40
 8005916:	f040 80b8 	bne.w	8005a8a <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005926:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800592a:	2b00      	cmp	r3, #0
 800592c:	f000 8167 	beq.w	8005bfe <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005936:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800593a:	429a      	cmp	r2, r3
 800593c:	f080 815f 	bcs.w	8005bfe <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005946:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f003 0320 	and.w	r3, r3, #32
 8005956:	2b00      	cmp	r3, #0
 8005958:	f040 8086 	bne.w	8005a68 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005964:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005968:	e853 3f00 	ldrex	r3, [r3]
 800596c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005970:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005974:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005978:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	461a      	mov	r2, r3
 8005982:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005986:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800598a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800598e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005992:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005996:	e841 2300 	strex	r3, r2, [r1]
 800599a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800599e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d1da      	bne.n	800595c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	3308      	adds	r3, #8
 80059ac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80059b0:	e853 3f00 	ldrex	r3, [r3]
 80059b4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80059b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80059b8:	f023 0301 	bic.w	r3, r3, #1
 80059bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	3308      	adds	r3, #8
 80059c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80059ca:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80059ce:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80059d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80059d6:	e841 2300 	strex	r3, r2, [r1]
 80059da:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80059dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d1e1      	bne.n	80059a6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	3308      	adds	r3, #8
 80059e8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80059ec:	e853 3f00 	ldrex	r3, [r3]
 80059f0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80059f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	3308      	adds	r3, #8
 8005a02:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005a06:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005a08:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a0a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005a0c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005a0e:	e841 2300 	strex	r3, r2, [r1]
 8005a12:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005a14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d1e3      	bne.n	80059e2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2220      	movs	r2, #32
 8005a1e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a30:	e853 3f00 	ldrex	r3, [r3]
 8005a34:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005a36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a38:	f023 0310 	bic.w	r3, r3, #16
 8005a3c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	461a      	mov	r2, r3
 8005a46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005a4a:	65bb      	str	r3, [r7, #88]	; 0x58
 8005a4c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a4e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005a50:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005a52:	e841 2300 	strex	r3, r2, [r1]
 8005a56:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005a58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d1e4      	bne.n	8005a28 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a62:	4618      	mov	r0, r3
 8005a64:	f7fc fb0d 	bl	8002082 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2202      	movs	r2, #2
 8005a6c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	4619      	mov	r1, r3
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f000 f8d8 	bl	8005c38 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005a88:	e0b9      	b.n	8005bfe <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005a96:	b29b      	uxth	r3, r3
 8005a98:	1ad3      	subs	r3, r2, r3
 8005a9a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	f000 80ab 	beq.w	8005c02 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8005aac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	f000 80a6 	beq.w	8005c02 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005abc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005abe:	e853 3f00 	ldrex	r3, [r3]
 8005ac2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005ac4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ac6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005aca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005ad8:	647b      	str	r3, [r7, #68]	; 0x44
 8005ada:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005adc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005ade:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ae0:	e841 2300 	strex	r3, r2, [r1]
 8005ae4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005ae6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d1e4      	bne.n	8005ab6 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	3308      	adds	r3, #8
 8005af2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af6:	e853 3f00 	ldrex	r3, [r3]
 8005afa:	623b      	str	r3, [r7, #32]
   return(result);
 8005afc:	6a3b      	ldr	r3, [r7, #32]
 8005afe:	f023 0301 	bic.w	r3, r3, #1
 8005b02:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	3308      	adds	r3, #8
 8005b0c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005b10:	633a      	str	r2, [r7, #48]	; 0x30
 8005b12:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b14:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005b16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b18:	e841 2300 	strex	r3, r2, [r1]
 8005b1c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d1e3      	bne.n	8005aec <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2220      	movs	r2, #32
 8005b28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	e853 3f00 	ldrex	r3, [r3]
 8005b44:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	f023 0310 	bic.w	r3, r3, #16
 8005b4c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	461a      	mov	r2, r3
 8005b56:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005b5a:	61fb      	str	r3, [r7, #28]
 8005b5c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b5e:	69b9      	ldr	r1, [r7, #24]
 8005b60:	69fa      	ldr	r2, [r7, #28]
 8005b62:	e841 2300 	strex	r3, r2, [r1]
 8005b66:	617b      	str	r3, [r7, #20]
   return(result);
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d1e4      	bne.n	8005b38 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2202      	movs	r2, #2
 8005b72:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005b74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005b78:	4619      	mov	r1, r3
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 f85c 	bl	8005c38 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005b80:	e03f      	b.n	8005c02 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005b82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d00e      	beq.n	8005bac <HAL_UART_IRQHandler+0x570>
 8005b8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d008      	beq.n	8005bac <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005ba2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	f000 ffe3 	bl	8006b70 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005baa:	e02d      	b.n	8005c08 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005bac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d00e      	beq.n	8005bd6 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005bb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005bbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d008      	beq.n	8005bd6 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d01c      	beq.n	8005c06 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005bd0:	6878      	ldr	r0, [r7, #4]
 8005bd2:	4798      	blx	r3
    }
    return;
 8005bd4:	e017      	b.n	8005c06 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005bd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d012      	beq.n	8005c08 <HAL_UART_IRQHandler+0x5cc>
 8005be2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005be6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00c      	beq.n	8005c08 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 fdd8 	bl	80067a4 <UART_EndTransmit_IT>
    return;
 8005bf4:	e008      	b.n	8005c08 <HAL_UART_IRQHandler+0x5cc>
      return;
 8005bf6:	bf00      	nop
 8005bf8:	e006      	b.n	8005c08 <HAL_UART_IRQHandler+0x5cc>
    return;
 8005bfa:	bf00      	nop
 8005bfc:	e004      	b.n	8005c08 <HAL_UART_IRQHandler+0x5cc>
      return;
 8005bfe:	bf00      	nop
 8005c00:	e002      	b.n	8005c08 <HAL_UART_IRQHandler+0x5cc>
      return;
 8005c02:	bf00      	nop
 8005c04:	e000      	b.n	8005c08 <HAL_UART_IRQHandler+0x5cc>
    return;
 8005c06:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005c08:	37e8      	adds	r7, #232	; 0xe8
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
 8005c0e:	bf00      	nop

08005c10 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b083      	sub	sp, #12
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005c18:	bf00      	nop
 8005c1a:	370c      	adds	r7, #12
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr

08005c24 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b083      	sub	sp, #12
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005c2c:	bf00      	nop
 8005c2e:	370c      	adds	r7, #12
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr

08005c38 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	460b      	mov	r3, r1
 8005c42:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005c44:	bf00      	nop
 8005c46:	370c      	adds	r7, #12
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr

08005c50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c54:	b08a      	sub	sp, #40	; 0x28
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	689a      	ldr	r2, [r3, #8]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	691b      	ldr	r3, [r3, #16]
 8005c68:	431a      	orrs	r2, r3
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	695b      	ldr	r3, [r3, #20]
 8005c6e:	431a      	orrs	r2, r3
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	69db      	ldr	r3, [r3, #28]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	4ba4      	ldr	r3, [pc, #656]	; (8005f10 <UART_SetConfig+0x2c0>)
 8005c80:	4013      	ands	r3, r2
 8005c82:	68fa      	ldr	r2, [r7, #12]
 8005c84:	6812      	ldr	r2, [r2, #0]
 8005c86:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005c88:	430b      	orrs	r3, r1
 8005c8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	68da      	ldr	r2, [r3, #12]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	430a      	orrs	r2, r1
 8005ca0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	699b      	ldr	r3, [r3, #24]
 8005ca6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a99      	ldr	r2, [pc, #612]	; (8005f14 <UART_SetConfig+0x2c4>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d004      	beq.n	8005cbc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	6a1b      	ldr	r3, [r3, #32]
 8005cb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ccc:	430a      	orrs	r2, r1
 8005cce:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a90      	ldr	r2, [pc, #576]	; (8005f18 <UART_SetConfig+0x2c8>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d126      	bne.n	8005d28 <UART_SetConfig+0xd8>
 8005cda:	4b90      	ldr	r3, [pc, #576]	; (8005f1c <UART_SetConfig+0x2cc>)
 8005cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ce0:	f003 0303 	and.w	r3, r3, #3
 8005ce4:	2b03      	cmp	r3, #3
 8005ce6:	d81b      	bhi.n	8005d20 <UART_SetConfig+0xd0>
 8005ce8:	a201      	add	r2, pc, #4	; (adr r2, 8005cf0 <UART_SetConfig+0xa0>)
 8005cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cee:	bf00      	nop
 8005cf0:	08005d01 	.word	0x08005d01
 8005cf4:	08005d11 	.word	0x08005d11
 8005cf8:	08005d09 	.word	0x08005d09
 8005cfc:	08005d19 	.word	0x08005d19
 8005d00:	2301      	movs	r3, #1
 8005d02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d06:	e116      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005d08:	2302      	movs	r3, #2
 8005d0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d0e:	e112      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005d10:	2304      	movs	r3, #4
 8005d12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d16:	e10e      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005d18:	2308      	movs	r3, #8
 8005d1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d1e:	e10a      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005d20:	2310      	movs	r3, #16
 8005d22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d26:	e106      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a7c      	ldr	r2, [pc, #496]	; (8005f20 <UART_SetConfig+0x2d0>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d138      	bne.n	8005da4 <UART_SetConfig+0x154>
 8005d32:	4b7a      	ldr	r3, [pc, #488]	; (8005f1c <UART_SetConfig+0x2cc>)
 8005d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d38:	f003 030c 	and.w	r3, r3, #12
 8005d3c:	2b0c      	cmp	r3, #12
 8005d3e:	d82d      	bhi.n	8005d9c <UART_SetConfig+0x14c>
 8005d40:	a201      	add	r2, pc, #4	; (adr r2, 8005d48 <UART_SetConfig+0xf8>)
 8005d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d46:	bf00      	nop
 8005d48:	08005d7d 	.word	0x08005d7d
 8005d4c:	08005d9d 	.word	0x08005d9d
 8005d50:	08005d9d 	.word	0x08005d9d
 8005d54:	08005d9d 	.word	0x08005d9d
 8005d58:	08005d8d 	.word	0x08005d8d
 8005d5c:	08005d9d 	.word	0x08005d9d
 8005d60:	08005d9d 	.word	0x08005d9d
 8005d64:	08005d9d 	.word	0x08005d9d
 8005d68:	08005d85 	.word	0x08005d85
 8005d6c:	08005d9d 	.word	0x08005d9d
 8005d70:	08005d9d 	.word	0x08005d9d
 8005d74:	08005d9d 	.word	0x08005d9d
 8005d78:	08005d95 	.word	0x08005d95
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d82:	e0d8      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005d84:	2302      	movs	r3, #2
 8005d86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d8a:	e0d4      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005d8c:	2304      	movs	r3, #4
 8005d8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d92:	e0d0      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005d94:	2308      	movs	r3, #8
 8005d96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d9a:	e0cc      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005d9c:	2310      	movs	r3, #16
 8005d9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005da2:	e0c8      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a5e      	ldr	r2, [pc, #376]	; (8005f24 <UART_SetConfig+0x2d4>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d125      	bne.n	8005dfa <UART_SetConfig+0x1aa>
 8005dae:	4b5b      	ldr	r3, [pc, #364]	; (8005f1c <UART_SetConfig+0x2cc>)
 8005db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005db4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005db8:	2b30      	cmp	r3, #48	; 0x30
 8005dba:	d016      	beq.n	8005dea <UART_SetConfig+0x19a>
 8005dbc:	2b30      	cmp	r3, #48	; 0x30
 8005dbe:	d818      	bhi.n	8005df2 <UART_SetConfig+0x1a2>
 8005dc0:	2b20      	cmp	r3, #32
 8005dc2:	d00a      	beq.n	8005dda <UART_SetConfig+0x18a>
 8005dc4:	2b20      	cmp	r3, #32
 8005dc6:	d814      	bhi.n	8005df2 <UART_SetConfig+0x1a2>
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d002      	beq.n	8005dd2 <UART_SetConfig+0x182>
 8005dcc:	2b10      	cmp	r3, #16
 8005dce:	d008      	beq.n	8005de2 <UART_SetConfig+0x192>
 8005dd0:	e00f      	b.n	8005df2 <UART_SetConfig+0x1a2>
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005dd8:	e0ad      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005dda:	2302      	movs	r3, #2
 8005ddc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005de0:	e0a9      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005de2:	2304      	movs	r3, #4
 8005de4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005de8:	e0a5      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005dea:	2308      	movs	r3, #8
 8005dec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005df0:	e0a1      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005df2:	2310      	movs	r3, #16
 8005df4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005df8:	e09d      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a4a      	ldr	r2, [pc, #296]	; (8005f28 <UART_SetConfig+0x2d8>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d125      	bne.n	8005e50 <UART_SetConfig+0x200>
 8005e04:	4b45      	ldr	r3, [pc, #276]	; (8005f1c <UART_SetConfig+0x2cc>)
 8005e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e0a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005e0e:	2bc0      	cmp	r3, #192	; 0xc0
 8005e10:	d016      	beq.n	8005e40 <UART_SetConfig+0x1f0>
 8005e12:	2bc0      	cmp	r3, #192	; 0xc0
 8005e14:	d818      	bhi.n	8005e48 <UART_SetConfig+0x1f8>
 8005e16:	2b80      	cmp	r3, #128	; 0x80
 8005e18:	d00a      	beq.n	8005e30 <UART_SetConfig+0x1e0>
 8005e1a:	2b80      	cmp	r3, #128	; 0x80
 8005e1c:	d814      	bhi.n	8005e48 <UART_SetConfig+0x1f8>
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d002      	beq.n	8005e28 <UART_SetConfig+0x1d8>
 8005e22:	2b40      	cmp	r3, #64	; 0x40
 8005e24:	d008      	beq.n	8005e38 <UART_SetConfig+0x1e8>
 8005e26:	e00f      	b.n	8005e48 <UART_SetConfig+0x1f8>
 8005e28:	2300      	movs	r3, #0
 8005e2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005e2e:	e082      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005e30:	2302      	movs	r3, #2
 8005e32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005e36:	e07e      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005e38:	2304      	movs	r3, #4
 8005e3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005e3e:	e07a      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005e40:	2308      	movs	r3, #8
 8005e42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005e46:	e076      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005e48:	2310      	movs	r3, #16
 8005e4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005e4e:	e072      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a35      	ldr	r2, [pc, #212]	; (8005f2c <UART_SetConfig+0x2dc>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d12a      	bne.n	8005eb0 <UART_SetConfig+0x260>
 8005e5a:	4b30      	ldr	r3, [pc, #192]	; (8005f1c <UART_SetConfig+0x2cc>)
 8005e5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e64:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e68:	d01a      	beq.n	8005ea0 <UART_SetConfig+0x250>
 8005e6a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e6e:	d81b      	bhi.n	8005ea8 <UART_SetConfig+0x258>
 8005e70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e74:	d00c      	beq.n	8005e90 <UART_SetConfig+0x240>
 8005e76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e7a:	d815      	bhi.n	8005ea8 <UART_SetConfig+0x258>
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d003      	beq.n	8005e88 <UART_SetConfig+0x238>
 8005e80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e84:	d008      	beq.n	8005e98 <UART_SetConfig+0x248>
 8005e86:	e00f      	b.n	8005ea8 <UART_SetConfig+0x258>
 8005e88:	2300      	movs	r3, #0
 8005e8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005e8e:	e052      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005e90:	2302      	movs	r3, #2
 8005e92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005e96:	e04e      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005e98:	2304      	movs	r3, #4
 8005e9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005e9e:	e04a      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005ea0:	2308      	movs	r3, #8
 8005ea2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ea6:	e046      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005ea8:	2310      	movs	r3, #16
 8005eaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005eae:	e042      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a17      	ldr	r2, [pc, #92]	; (8005f14 <UART_SetConfig+0x2c4>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d13a      	bne.n	8005f30 <UART_SetConfig+0x2e0>
 8005eba:	4b18      	ldr	r3, [pc, #96]	; (8005f1c <UART_SetConfig+0x2cc>)
 8005ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ec0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005ec4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005ec8:	d01a      	beq.n	8005f00 <UART_SetConfig+0x2b0>
 8005eca:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005ece:	d81b      	bhi.n	8005f08 <UART_SetConfig+0x2b8>
 8005ed0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ed4:	d00c      	beq.n	8005ef0 <UART_SetConfig+0x2a0>
 8005ed6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005eda:	d815      	bhi.n	8005f08 <UART_SetConfig+0x2b8>
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d003      	beq.n	8005ee8 <UART_SetConfig+0x298>
 8005ee0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ee4:	d008      	beq.n	8005ef8 <UART_SetConfig+0x2a8>
 8005ee6:	e00f      	b.n	8005f08 <UART_SetConfig+0x2b8>
 8005ee8:	2300      	movs	r3, #0
 8005eea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005eee:	e022      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005ef0:	2302      	movs	r3, #2
 8005ef2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ef6:	e01e      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005ef8:	2304      	movs	r3, #4
 8005efa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005efe:	e01a      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005f00:	2308      	movs	r3, #8
 8005f02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f06:	e016      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005f08:	2310      	movs	r3, #16
 8005f0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f0e:	e012      	b.n	8005f36 <UART_SetConfig+0x2e6>
 8005f10:	efff69f3 	.word	0xefff69f3
 8005f14:	40008000 	.word	0x40008000
 8005f18:	40013800 	.word	0x40013800
 8005f1c:	40021000 	.word	0x40021000
 8005f20:	40004400 	.word	0x40004400
 8005f24:	40004800 	.word	0x40004800
 8005f28:	40004c00 	.word	0x40004c00
 8005f2c:	40005000 	.word	0x40005000
 8005f30:	2310      	movs	r3, #16
 8005f32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a9f      	ldr	r2, [pc, #636]	; (80061b8 <UART_SetConfig+0x568>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d17a      	bne.n	8006036 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005f40:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005f44:	2b08      	cmp	r3, #8
 8005f46:	d824      	bhi.n	8005f92 <UART_SetConfig+0x342>
 8005f48:	a201      	add	r2, pc, #4	; (adr r2, 8005f50 <UART_SetConfig+0x300>)
 8005f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f4e:	bf00      	nop
 8005f50:	08005f75 	.word	0x08005f75
 8005f54:	08005f93 	.word	0x08005f93
 8005f58:	08005f7d 	.word	0x08005f7d
 8005f5c:	08005f93 	.word	0x08005f93
 8005f60:	08005f83 	.word	0x08005f83
 8005f64:	08005f93 	.word	0x08005f93
 8005f68:	08005f93 	.word	0x08005f93
 8005f6c:	08005f93 	.word	0x08005f93
 8005f70:	08005f8b 	.word	0x08005f8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f74:	f7fd f8b8 	bl	80030e8 <HAL_RCC_GetPCLK1Freq>
 8005f78:	61f8      	str	r0, [r7, #28]
        break;
 8005f7a:	e010      	b.n	8005f9e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f7c:	4b8f      	ldr	r3, [pc, #572]	; (80061bc <UART_SetConfig+0x56c>)
 8005f7e:	61fb      	str	r3, [r7, #28]
        break;
 8005f80:	e00d      	b.n	8005f9e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f82:	f7fd f819 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 8005f86:	61f8      	str	r0, [r7, #28]
        break;
 8005f88:	e009      	b.n	8005f9e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f8e:	61fb      	str	r3, [r7, #28]
        break;
 8005f90:	e005      	b.n	8005f9e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005f92:	2300      	movs	r3, #0
 8005f94:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005f9c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005f9e:	69fb      	ldr	r3, [r7, #28]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	f000 80fb 	beq.w	800619c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	685a      	ldr	r2, [r3, #4]
 8005faa:	4613      	mov	r3, r2
 8005fac:	005b      	lsls	r3, r3, #1
 8005fae:	4413      	add	r3, r2
 8005fb0:	69fa      	ldr	r2, [r7, #28]
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d305      	bcc.n	8005fc2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005fbc:	69fa      	ldr	r2, [r7, #28]
 8005fbe:	429a      	cmp	r2, r3
 8005fc0:	d903      	bls.n	8005fca <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005fc8:	e0e8      	b.n	800619c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005fca:	69fb      	ldr	r3, [r7, #28]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	461c      	mov	r4, r3
 8005fd0:	4615      	mov	r5, r2
 8005fd2:	f04f 0200 	mov.w	r2, #0
 8005fd6:	f04f 0300 	mov.w	r3, #0
 8005fda:	022b      	lsls	r3, r5, #8
 8005fdc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005fe0:	0222      	lsls	r2, r4, #8
 8005fe2:	68f9      	ldr	r1, [r7, #12]
 8005fe4:	6849      	ldr	r1, [r1, #4]
 8005fe6:	0849      	lsrs	r1, r1, #1
 8005fe8:	2000      	movs	r0, #0
 8005fea:	4688      	mov	r8, r1
 8005fec:	4681      	mov	r9, r0
 8005fee:	eb12 0a08 	adds.w	sl, r2, r8
 8005ff2:	eb43 0b09 	adc.w	fp, r3, r9
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	603b      	str	r3, [r7, #0]
 8005ffe:	607a      	str	r2, [r7, #4]
 8006000:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006004:	4650      	mov	r0, sl
 8006006:	4659      	mov	r1, fp
 8006008:	f7fa fe1e 	bl	8000c48 <__aeabi_uldivmod>
 800600c:	4602      	mov	r2, r0
 800600e:	460b      	mov	r3, r1
 8006010:	4613      	mov	r3, r2
 8006012:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006014:	69bb      	ldr	r3, [r7, #24]
 8006016:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800601a:	d308      	bcc.n	800602e <UART_SetConfig+0x3de>
 800601c:	69bb      	ldr	r3, [r7, #24]
 800601e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006022:	d204      	bcs.n	800602e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	69ba      	ldr	r2, [r7, #24]
 800602a:	60da      	str	r2, [r3, #12]
 800602c:	e0b6      	b.n	800619c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006034:	e0b2      	b.n	800619c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	69db      	ldr	r3, [r3, #28]
 800603a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800603e:	d15e      	bne.n	80060fe <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006040:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006044:	2b08      	cmp	r3, #8
 8006046:	d828      	bhi.n	800609a <UART_SetConfig+0x44a>
 8006048:	a201      	add	r2, pc, #4	; (adr r2, 8006050 <UART_SetConfig+0x400>)
 800604a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800604e:	bf00      	nop
 8006050:	08006075 	.word	0x08006075
 8006054:	0800607d 	.word	0x0800607d
 8006058:	08006085 	.word	0x08006085
 800605c:	0800609b 	.word	0x0800609b
 8006060:	0800608b 	.word	0x0800608b
 8006064:	0800609b 	.word	0x0800609b
 8006068:	0800609b 	.word	0x0800609b
 800606c:	0800609b 	.word	0x0800609b
 8006070:	08006093 	.word	0x08006093
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006074:	f7fd f838 	bl	80030e8 <HAL_RCC_GetPCLK1Freq>
 8006078:	61f8      	str	r0, [r7, #28]
        break;
 800607a:	e014      	b.n	80060a6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800607c:	f7fd f84a 	bl	8003114 <HAL_RCC_GetPCLK2Freq>
 8006080:	61f8      	str	r0, [r7, #28]
        break;
 8006082:	e010      	b.n	80060a6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006084:	4b4d      	ldr	r3, [pc, #308]	; (80061bc <UART_SetConfig+0x56c>)
 8006086:	61fb      	str	r3, [r7, #28]
        break;
 8006088:	e00d      	b.n	80060a6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800608a:	f7fc ff95 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 800608e:	61f8      	str	r0, [r7, #28]
        break;
 8006090:	e009      	b.n	80060a6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006092:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006096:	61fb      	str	r3, [r7, #28]
        break;
 8006098:	e005      	b.n	80060a6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800609a:	2300      	movs	r3, #0
 800609c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80060a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80060a6:	69fb      	ldr	r3, [r7, #28]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d077      	beq.n	800619c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80060ac:	69fb      	ldr	r3, [r7, #28]
 80060ae:	005a      	lsls	r2, r3, #1
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	085b      	lsrs	r3, r3, #1
 80060b6:	441a      	add	r2, r3
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80060c0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060c2:	69bb      	ldr	r3, [r7, #24]
 80060c4:	2b0f      	cmp	r3, #15
 80060c6:	d916      	bls.n	80060f6 <UART_SetConfig+0x4a6>
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060ce:	d212      	bcs.n	80060f6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80060d0:	69bb      	ldr	r3, [r7, #24]
 80060d2:	b29b      	uxth	r3, r3
 80060d4:	f023 030f 	bic.w	r3, r3, #15
 80060d8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80060da:	69bb      	ldr	r3, [r7, #24]
 80060dc:	085b      	lsrs	r3, r3, #1
 80060de:	b29b      	uxth	r3, r3
 80060e0:	f003 0307 	and.w	r3, r3, #7
 80060e4:	b29a      	uxth	r2, r3
 80060e6:	8afb      	ldrh	r3, [r7, #22]
 80060e8:	4313      	orrs	r3, r2
 80060ea:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	8afa      	ldrh	r2, [r7, #22]
 80060f2:	60da      	str	r2, [r3, #12]
 80060f4:	e052      	b.n	800619c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80060fc:	e04e      	b.n	800619c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80060fe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006102:	2b08      	cmp	r3, #8
 8006104:	d827      	bhi.n	8006156 <UART_SetConfig+0x506>
 8006106:	a201      	add	r2, pc, #4	; (adr r2, 800610c <UART_SetConfig+0x4bc>)
 8006108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800610c:	08006131 	.word	0x08006131
 8006110:	08006139 	.word	0x08006139
 8006114:	08006141 	.word	0x08006141
 8006118:	08006157 	.word	0x08006157
 800611c:	08006147 	.word	0x08006147
 8006120:	08006157 	.word	0x08006157
 8006124:	08006157 	.word	0x08006157
 8006128:	08006157 	.word	0x08006157
 800612c:	0800614f 	.word	0x0800614f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006130:	f7fc ffda 	bl	80030e8 <HAL_RCC_GetPCLK1Freq>
 8006134:	61f8      	str	r0, [r7, #28]
        break;
 8006136:	e014      	b.n	8006162 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006138:	f7fc ffec 	bl	8003114 <HAL_RCC_GetPCLK2Freq>
 800613c:	61f8      	str	r0, [r7, #28]
        break;
 800613e:	e010      	b.n	8006162 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006140:	4b1e      	ldr	r3, [pc, #120]	; (80061bc <UART_SetConfig+0x56c>)
 8006142:	61fb      	str	r3, [r7, #28]
        break;
 8006144:	e00d      	b.n	8006162 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006146:	f7fc ff37 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 800614a:	61f8      	str	r0, [r7, #28]
        break;
 800614c:	e009      	b.n	8006162 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800614e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006152:	61fb      	str	r3, [r7, #28]
        break;
 8006154:	e005      	b.n	8006162 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006156:	2300      	movs	r3, #0
 8006158:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006160:	bf00      	nop
    }

    if (pclk != 0U)
 8006162:	69fb      	ldr	r3, [r7, #28]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d019      	beq.n	800619c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	085a      	lsrs	r2, r3, #1
 800616e:	69fb      	ldr	r3, [r7, #28]
 8006170:	441a      	add	r2, r3
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	fbb2 f3f3 	udiv	r3, r2, r3
 800617a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800617c:	69bb      	ldr	r3, [r7, #24]
 800617e:	2b0f      	cmp	r3, #15
 8006180:	d909      	bls.n	8006196 <UART_SetConfig+0x546>
 8006182:	69bb      	ldr	r3, [r7, #24]
 8006184:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006188:	d205      	bcs.n	8006196 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800618a:	69bb      	ldr	r3, [r7, #24]
 800618c:	b29a      	uxth	r2, r3
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	60da      	str	r2, [r3, #12]
 8006194:	e002      	b.n	800619c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2200      	movs	r2, #0
 80061a0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2200      	movs	r2, #0
 80061a6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80061a8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3728      	adds	r7, #40	; 0x28
 80061b0:	46bd      	mov	sp, r7
 80061b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061b6:	bf00      	nop
 80061b8:	40008000 	.word	0x40008000
 80061bc:	00f42400 	.word	0x00f42400

080061c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b083      	sub	sp, #12
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061cc:	f003 0308 	and.w	r3, r3, #8
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d00a      	beq.n	80061ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	430a      	orrs	r2, r1
 80061e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ee:	f003 0301 	and.w	r3, r3, #1
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d00a      	beq.n	800620c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	430a      	orrs	r2, r1
 800620a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006210:	f003 0302 	and.w	r3, r3, #2
 8006214:	2b00      	cmp	r3, #0
 8006216:	d00a      	beq.n	800622e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	430a      	orrs	r2, r1
 800622c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006232:	f003 0304 	and.w	r3, r3, #4
 8006236:	2b00      	cmp	r3, #0
 8006238:	d00a      	beq.n	8006250 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	430a      	orrs	r2, r1
 800624e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006254:	f003 0310 	and.w	r3, r3, #16
 8006258:	2b00      	cmp	r3, #0
 800625a:	d00a      	beq.n	8006272 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	430a      	orrs	r2, r1
 8006270:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006276:	f003 0320 	and.w	r3, r3, #32
 800627a:	2b00      	cmp	r3, #0
 800627c:	d00a      	beq.n	8006294 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	430a      	orrs	r2, r1
 8006292:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006298:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800629c:	2b00      	cmp	r3, #0
 800629e:	d01a      	beq.n	80062d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	430a      	orrs	r2, r1
 80062b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80062be:	d10a      	bne.n	80062d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	430a      	orrs	r2, r1
 80062d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d00a      	beq.n	80062f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	430a      	orrs	r2, r1
 80062f6:	605a      	str	r2, [r3, #4]
  }
}
 80062f8:	bf00      	nop
 80062fa:	370c      	adds	r7, #12
 80062fc:	46bd      	mov	sp, r7
 80062fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006302:	4770      	bx	lr

08006304 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b098      	sub	sp, #96	; 0x60
 8006308:	af02      	add	r7, sp, #8
 800630a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006314:	f7fb fd74 	bl	8001e00 <HAL_GetTick>
 8006318:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f003 0308 	and.w	r3, r3, #8
 8006324:	2b08      	cmp	r3, #8
 8006326:	d12e      	bne.n	8006386 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006328:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800632c:	9300      	str	r3, [sp, #0]
 800632e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006330:	2200      	movs	r2, #0
 8006332:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f000 f88c 	bl	8006454 <UART_WaitOnFlagUntilTimeout>
 800633c:	4603      	mov	r3, r0
 800633e:	2b00      	cmp	r3, #0
 8006340:	d021      	beq.n	8006386 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800634a:	e853 3f00 	ldrex	r3, [r3]
 800634e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006350:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006352:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006356:	653b      	str	r3, [r7, #80]	; 0x50
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	461a      	mov	r2, r3
 800635e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006360:	647b      	str	r3, [r7, #68]	; 0x44
 8006362:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006364:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006366:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006368:	e841 2300 	strex	r3, r2, [r1]
 800636c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800636e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006370:	2b00      	cmp	r3, #0
 8006372:	d1e6      	bne.n	8006342 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2220      	movs	r2, #32
 8006378:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006382:	2303      	movs	r3, #3
 8006384:	e062      	b.n	800644c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f003 0304 	and.w	r3, r3, #4
 8006390:	2b04      	cmp	r3, #4
 8006392:	d149      	bne.n	8006428 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006394:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006398:	9300      	str	r3, [sp, #0]
 800639a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800639c:	2200      	movs	r2, #0
 800639e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f000 f856 	bl	8006454 <UART_WaitOnFlagUntilTimeout>
 80063a8:	4603      	mov	r3, r0
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d03c      	beq.n	8006428 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b6:	e853 3f00 	ldrex	r3, [r3]
 80063ba:	623b      	str	r3, [r7, #32]
   return(result);
 80063bc:	6a3b      	ldr	r3, [r7, #32]
 80063be:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80063c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	461a      	mov	r2, r3
 80063ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80063cc:	633b      	str	r3, [r7, #48]	; 0x30
 80063ce:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80063d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063d4:	e841 2300 	strex	r3, r2, [r1]
 80063d8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80063da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d1e6      	bne.n	80063ae <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	3308      	adds	r3, #8
 80063e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	e853 3f00 	ldrex	r3, [r3]
 80063ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f023 0301 	bic.w	r3, r3, #1
 80063f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	3308      	adds	r3, #8
 80063fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006400:	61fa      	str	r2, [r7, #28]
 8006402:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006404:	69b9      	ldr	r1, [r7, #24]
 8006406:	69fa      	ldr	r2, [r7, #28]
 8006408:	e841 2300 	strex	r3, r2, [r1]
 800640c:	617b      	str	r3, [r7, #20]
   return(result);
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d1e5      	bne.n	80063e0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2220      	movs	r2, #32
 8006418:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006424:	2303      	movs	r3, #3
 8006426:	e011      	b.n	800644c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2220      	movs	r2, #32
 800642c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2220      	movs	r2, #32
 8006432:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2200      	movs	r2, #0
 800643a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2200      	movs	r2, #0
 8006440:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2200      	movs	r2, #0
 8006446:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800644a:	2300      	movs	r3, #0
}
 800644c:	4618      	mov	r0, r3
 800644e:	3758      	adds	r7, #88	; 0x58
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}

08006454 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b084      	sub	sp, #16
 8006458:	af00      	add	r7, sp, #0
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	60b9      	str	r1, [r7, #8]
 800645e:	603b      	str	r3, [r7, #0]
 8006460:	4613      	mov	r3, r2
 8006462:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006464:	e049      	b.n	80064fa <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006466:	69bb      	ldr	r3, [r7, #24]
 8006468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800646c:	d045      	beq.n	80064fa <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800646e:	f7fb fcc7 	bl	8001e00 <HAL_GetTick>
 8006472:	4602      	mov	r2, r0
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	1ad3      	subs	r3, r2, r3
 8006478:	69ba      	ldr	r2, [r7, #24]
 800647a:	429a      	cmp	r2, r3
 800647c:	d302      	bcc.n	8006484 <UART_WaitOnFlagUntilTimeout+0x30>
 800647e:	69bb      	ldr	r3, [r7, #24]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d101      	bne.n	8006488 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006484:	2303      	movs	r3, #3
 8006486:	e048      	b.n	800651a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 0304 	and.w	r3, r3, #4
 8006492:	2b00      	cmp	r3, #0
 8006494:	d031      	beq.n	80064fa <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	69db      	ldr	r3, [r3, #28]
 800649c:	f003 0308 	and.w	r3, r3, #8
 80064a0:	2b08      	cmp	r3, #8
 80064a2:	d110      	bne.n	80064c6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2208      	movs	r2, #8
 80064aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064ac:	68f8      	ldr	r0, [r7, #12]
 80064ae:	f000 f8ff 	bl	80066b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2208      	movs	r2, #8
 80064b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2200      	movs	r2, #0
 80064be:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80064c2:	2301      	movs	r3, #1
 80064c4:	e029      	b.n	800651a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	69db      	ldr	r3, [r3, #28]
 80064cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80064d4:	d111      	bne.n	80064fa <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80064de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064e0:	68f8      	ldr	r0, [r7, #12]
 80064e2:	f000 f8e5 	bl	80066b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2220      	movs	r2, #32
 80064ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2200      	movs	r2, #0
 80064f2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80064f6:	2303      	movs	r3, #3
 80064f8:	e00f      	b.n	800651a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	69da      	ldr	r2, [r3, #28]
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	4013      	ands	r3, r2
 8006504:	68ba      	ldr	r2, [r7, #8]
 8006506:	429a      	cmp	r2, r3
 8006508:	bf0c      	ite	eq
 800650a:	2301      	moveq	r3, #1
 800650c:	2300      	movne	r3, #0
 800650e:	b2db      	uxtb	r3, r3
 8006510:	461a      	mov	r2, r3
 8006512:	79fb      	ldrb	r3, [r7, #7]
 8006514:	429a      	cmp	r2, r3
 8006516:	d0a6      	beq.n	8006466 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006518:	2300      	movs	r3, #0
}
 800651a:	4618      	mov	r0, r3
 800651c:	3710      	adds	r7, #16
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
	...

08006524 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006524:	b480      	push	{r7}
 8006526:	b097      	sub	sp, #92	; 0x5c
 8006528:	af00      	add	r7, sp, #0
 800652a:	60f8      	str	r0, [r7, #12]
 800652c:	60b9      	str	r1, [r7, #8]
 800652e:	4613      	mov	r3, r2
 8006530:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	68ba      	ldr	r2, [r7, #8]
 8006536:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	88fa      	ldrh	r2, [r7, #6]
 800653c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	88fa      	ldrh	r2, [r7, #6]
 8006544:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2200      	movs	r2, #0
 800654c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006556:	d10e      	bne.n	8006576 <UART_Start_Receive_IT+0x52>
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	691b      	ldr	r3, [r3, #16]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d105      	bne.n	800656c <UART_Start_Receive_IT+0x48>
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006566:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800656a:	e02d      	b.n	80065c8 <UART_Start_Receive_IT+0xa4>
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	22ff      	movs	r2, #255	; 0xff
 8006570:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006574:	e028      	b.n	80065c8 <UART_Start_Receive_IT+0xa4>
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d10d      	bne.n	800659a <UART_Start_Receive_IT+0x76>
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	691b      	ldr	r3, [r3, #16]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d104      	bne.n	8006590 <UART_Start_Receive_IT+0x6c>
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	22ff      	movs	r2, #255	; 0xff
 800658a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800658e:	e01b      	b.n	80065c8 <UART_Start_Receive_IT+0xa4>
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	227f      	movs	r2, #127	; 0x7f
 8006594:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006598:	e016      	b.n	80065c8 <UART_Start_Receive_IT+0xa4>
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80065a2:	d10d      	bne.n	80065c0 <UART_Start_Receive_IT+0x9c>
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	691b      	ldr	r3, [r3, #16]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d104      	bne.n	80065b6 <UART_Start_Receive_IT+0x92>
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	227f      	movs	r2, #127	; 0x7f
 80065b0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80065b4:	e008      	b.n	80065c8 <UART_Start_Receive_IT+0xa4>
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	223f      	movs	r2, #63	; 0x3f
 80065ba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80065be:	e003      	b.n	80065c8 <UART_Start_Receive_IT+0xa4>
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	2200      	movs	r2, #0
 80065c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2200      	movs	r2, #0
 80065cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2222      	movs	r2, #34	; 0x22
 80065d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	3308      	adds	r3, #8
 80065de:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065e2:	e853 3f00 	ldrex	r3, [r3]
 80065e6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80065e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065ea:	f043 0301 	orr.w	r3, r3, #1
 80065ee:	657b      	str	r3, [r7, #84]	; 0x54
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	3308      	adds	r3, #8
 80065f6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80065f8:	64ba      	str	r2, [r7, #72]	; 0x48
 80065fa:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065fc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80065fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006600:	e841 2300 	strex	r3, r2, [r1]
 8006604:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006606:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006608:	2b00      	cmp	r3, #0
 800660a:	d1e5      	bne.n	80065d8 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006614:	d107      	bne.n	8006626 <UART_Start_Receive_IT+0x102>
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d103      	bne.n	8006626 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	4a21      	ldr	r2, [pc, #132]	; (80066a8 <UART_Start_Receive_IT+0x184>)
 8006622:	669a      	str	r2, [r3, #104]	; 0x68
 8006624:	e002      	b.n	800662c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	4a20      	ldr	r2, [pc, #128]	; (80066ac <UART_Start_Receive_IT+0x188>)
 800662a:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	691b      	ldr	r3, [r3, #16]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d019      	beq.n	8006668 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800663a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800663c:	e853 3f00 	ldrex	r3, [r3]
 8006640:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006644:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006648:	64fb      	str	r3, [r7, #76]	; 0x4c
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	461a      	mov	r2, r3
 8006650:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006652:	637b      	str	r3, [r7, #52]	; 0x34
 8006654:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006656:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006658:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800665a:	e841 2300 	strex	r3, r2, [r1]
 800665e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006662:	2b00      	cmp	r3, #0
 8006664:	d1e6      	bne.n	8006634 <UART_Start_Receive_IT+0x110>
 8006666:	e018      	b.n	800669a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	e853 3f00 	ldrex	r3, [r3]
 8006674:	613b      	str	r3, [r7, #16]
   return(result);
 8006676:	693b      	ldr	r3, [r7, #16]
 8006678:	f043 0320 	orr.w	r3, r3, #32
 800667c:	653b      	str	r3, [r7, #80]	; 0x50
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	461a      	mov	r2, r3
 8006684:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006686:	623b      	str	r3, [r7, #32]
 8006688:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800668a:	69f9      	ldr	r1, [r7, #28]
 800668c:	6a3a      	ldr	r2, [r7, #32]
 800668e:	e841 2300 	strex	r3, r2, [r1]
 8006692:	61bb      	str	r3, [r7, #24]
   return(result);
 8006694:	69bb      	ldr	r3, [r7, #24]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d1e6      	bne.n	8006668 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800669a:	2300      	movs	r3, #0
}
 800669c:	4618      	mov	r0, r3
 800669e:	375c      	adds	r7, #92	; 0x5c
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr
 80066a8:	080069b5 	.word	0x080069b5
 80066ac:	080067f9 	.word	0x080067f9

080066b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b095      	sub	sp, #84	; 0x54
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066c0:	e853 3f00 	ldrex	r3, [r3]
 80066c4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80066c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066c8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80066cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	461a      	mov	r2, r3
 80066d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066d6:	643b      	str	r3, [r7, #64]	; 0x40
 80066d8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066da:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80066dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80066de:	e841 2300 	strex	r3, r2, [r1]
 80066e2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80066e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d1e6      	bne.n	80066b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	3308      	adds	r3, #8
 80066f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f2:	6a3b      	ldr	r3, [r7, #32]
 80066f4:	e853 3f00 	ldrex	r3, [r3]
 80066f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80066fa:	69fb      	ldr	r3, [r7, #28]
 80066fc:	f023 0301 	bic.w	r3, r3, #1
 8006700:	64bb      	str	r3, [r7, #72]	; 0x48
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	3308      	adds	r3, #8
 8006708:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800670a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800670c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800670e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006710:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006712:	e841 2300 	strex	r3, r2, [r1]
 8006716:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800671a:	2b00      	cmp	r3, #0
 800671c:	d1e5      	bne.n	80066ea <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006722:	2b01      	cmp	r3, #1
 8006724:	d118      	bne.n	8006758 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	e853 3f00 	ldrex	r3, [r3]
 8006732:	60bb      	str	r3, [r7, #8]
   return(result);
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	f023 0310 	bic.w	r3, r3, #16
 800673a:	647b      	str	r3, [r7, #68]	; 0x44
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	461a      	mov	r2, r3
 8006742:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006744:	61bb      	str	r3, [r7, #24]
 8006746:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006748:	6979      	ldr	r1, [r7, #20]
 800674a:	69ba      	ldr	r2, [r7, #24]
 800674c:	e841 2300 	strex	r3, r2, [r1]
 8006750:	613b      	str	r3, [r7, #16]
   return(result);
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d1e6      	bne.n	8006726 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2220      	movs	r2, #32
 800675c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2200      	movs	r2, #0
 8006764:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800676c:	bf00      	nop
 800676e:	3754      	adds	r7, #84	; 0x54
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr

08006778 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006784:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2200      	movs	r2, #0
 800678a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2200      	movs	r2, #0
 8006792:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006796:	68f8      	ldr	r0, [r7, #12]
 8006798:	f7ff fa44 	bl	8005c24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800679c:	bf00      	nop
 800679e:	3710      	adds	r7, #16
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}

080067a4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b088      	sub	sp, #32
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	e853 3f00 	ldrex	r3, [r3]
 80067b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067c0:	61fb      	str	r3, [r7, #28]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	461a      	mov	r2, r3
 80067c8:	69fb      	ldr	r3, [r7, #28]
 80067ca:	61bb      	str	r3, [r7, #24]
 80067cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ce:	6979      	ldr	r1, [r7, #20]
 80067d0:	69ba      	ldr	r2, [r7, #24]
 80067d2:	e841 2300 	strex	r3, r2, [r1]
 80067d6:	613b      	str	r3, [r7, #16]
   return(result);
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d1e6      	bne.n	80067ac <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2220      	movs	r2, #32
 80067e2:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2200      	movs	r2, #0
 80067e8:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f7ff fa10 	bl	8005c10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80067f0:	bf00      	nop
 80067f2:	3720      	adds	r7, #32
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}

080067f8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b09c      	sub	sp, #112	; 0x70
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006806:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006810:	2b22      	cmp	r3, #34	; 0x22
 8006812:	f040 80be 	bne.w	8006992 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800681c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006820:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8006824:	b2d9      	uxtb	r1, r3
 8006826:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800682a:	b2da      	uxtb	r2, r3
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006830:	400a      	ands	r2, r1
 8006832:	b2d2      	uxtb	r2, r2
 8006834:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800683a:	1c5a      	adds	r2, r3, #1
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006846:	b29b      	uxth	r3, r3
 8006848:	3b01      	subs	r3, #1
 800684a:	b29a      	uxth	r2, r3
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006858:	b29b      	uxth	r3, r3
 800685a:	2b00      	cmp	r3, #0
 800685c:	f040 80a3 	bne.w	80069a6 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006866:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006868:	e853 3f00 	ldrex	r3, [r3]
 800686c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800686e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006870:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006874:	66bb      	str	r3, [r7, #104]	; 0x68
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	461a      	mov	r2, r3
 800687c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800687e:	65bb      	str	r3, [r7, #88]	; 0x58
 8006880:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006882:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006884:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006886:	e841 2300 	strex	r3, r2, [r1]
 800688a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800688c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800688e:	2b00      	cmp	r3, #0
 8006890:	d1e6      	bne.n	8006860 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	3308      	adds	r3, #8
 8006898:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800689a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800689c:	e853 3f00 	ldrex	r3, [r3]
 80068a0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80068a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068a4:	f023 0301 	bic.w	r3, r3, #1
 80068a8:	667b      	str	r3, [r7, #100]	; 0x64
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	3308      	adds	r3, #8
 80068b0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80068b2:	647a      	str	r2, [r7, #68]	; 0x44
 80068b4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068b6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80068b8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80068ba:	e841 2300 	strex	r3, r2, [r1]
 80068be:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80068c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d1e5      	bne.n	8006892 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2220      	movs	r2, #32
 80068ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2200      	movs	r2, #0
 80068d2:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2200      	movs	r2, #0
 80068d8:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a34      	ldr	r2, [pc, #208]	; (80069b0 <UART_RxISR_8BIT+0x1b8>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d01f      	beq.n	8006924 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d018      	beq.n	8006924 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068fa:	e853 3f00 	ldrex	r3, [r3]
 80068fe:	623b      	str	r3, [r7, #32]
   return(result);
 8006900:	6a3b      	ldr	r3, [r7, #32]
 8006902:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006906:	663b      	str	r3, [r7, #96]	; 0x60
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	461a      	mov	r2, r3
 800690e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006910:	633b      	str	r3, [r7, #48]	; 0x30
 8006912:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006914:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006916:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006918:	e841 2300 	strex	r3, r2, [r1]
 800691c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800691e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006920:	2b00      	cmp	r3, #0
 8006922:	d1e6      	bne.n	80068f2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006928:	2b01      	cmp	r3, #1
 800692a:	d12e      	bne.n	800698a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2200      	movs	r2, #0
 8006930:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006938:	693b      	ldr	r3, [r7, #16]
 800693a:	e853 3f00 	ldrex	r3, [r3]
 800693e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f023 0310 	bic.w	r3, r3, #16
 8006946:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	461a      	mov	r2, r3
 800694e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006950:	61fb      	str	r3, [r7, #28]
 8006952:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006954:	69b9      	ldr	r1, [r7, #24]
 8006956:	69fa      	ldr	r2, [r7, #28]
 8006958:	e841 2300 	strex	r3, r2, [r1]
 800695c:	617b      	str	r3, [r7, #20]
   return(result);
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d1e6      	bne.n	8006932 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	69db      	ldr	r3, [r3, #28]
 800696a:	f003 0310 	and.w	r3, r3, #16
 800696e:	2b10      	cmp	r3, #16
 8006970:	d103      	bne.n	800697a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2210      	movs	r2, #16
 8006978:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006980:	4619      	mov	r1, r3
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	f7ff f958 	bl	8005c38 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006988:	e00d      	b.n	80069a6 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f7fa fe54 	bl	8001638 <HAL_UART_RxCpltCallback>
}
 8006990:	e009      	b.n	80069a6 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	8b1b      	ldrh	r3, [r3, #24]
 8006998:	b29a      	uxth	r2, r3
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f042 0208 	orr.w	r2, r2, #8
 80069a2:	b292      	uxth	r2, r2
 80069a4:	831a      	strh	r2, [r3, #24]
}
 80069a6:	bf00      	nop
 80069a8:	3770      	adds	r7, #112	; 0x70
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}
 80069ae:	bf00      	nop
 80069b0:	40008000 	.word	0x40008000

080069b4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b09c      	sub	sp, #112	; 0x70
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80069c2:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80069cc:	2b22      	cmp	r3, #34	; 0x22
 80069ce:	f040 80be 	bne.w	8006b4e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80069d8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069e0:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80069e2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80069e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80069ea:	4013      	ands	r3, r2
 80069ec:	b29a      	uxth	r2, r3
 80069ee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80069f0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069f6:	1c9a      	adds	r2, r3, #2
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	3b01      	subs	r3, #1
 8006a06:	b29a      	uxth	r2, r3
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	f040 80a3 	bne.w	8006b62 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a24:	e853 3f00 	ldrex	r3, [r3]
 8006a28:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006a2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a2c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006a30:	667b      	str	r3, [r7, #100]	; 0x64
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	461a      	mov	r2, r3
 8006a38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a3a:	657b      	str	r3, [r7, #84]	; 0x54
 8006a3c:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a3e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006a40:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006a42:	e841 2300 	strex	r3, r2, [r1]
 8006a46:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006a48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d1e6      	bne.n	8006a1c <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	3308      	adds	r3, #8
 8006a54:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a58:	e853 3f00 	ldrex	r3, [r3]
 8006a5c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a60:	f023 0301 	bic.w	r3, r3, #1
 8006a64:	663b      	str	r3, [r7, #96]	; 0x60
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	3308      	adds	r3, #8
 8006a6c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006a6e:	643a      	str	r2, [r7, #64]	; 0x40
 8006a70:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a72:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006a74:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006a76:	e841 2300 	strex	r3, r2, [r1]
 8006a7a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006a7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d1e5      	bne.n	8006a4e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2220      	movs	r2, #32
 8006a86:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2200      	movs	r2, #0
 8006a94:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a34      	ldr	r2, [pc, #208]	; (8006b6c <UART_RxISR_16BIT+0x1b8>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d01f      	beq.n	8006ae0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d018      	beq.n	8006ae0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab4:	6a3b      	ldr	r3, [r7, #32]
 8006ab6:	e853 3f00 	ldrex	r3, [r3]
 8006aba:	61fb      	str	r3, [r7, #28]
   return(result);
 8006abc:	69fb      	ldr	r3, [r7, #28]
 8006abe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006ac2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	461a      	mov	r2, r3
 8006aca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006acc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006ace:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ad2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ad4:	e841 2300 	strex	r3, r2, [r1]
 8006ad8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d1e6      	bne.n	8006aae <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ae4:	2b01      	cmp	r3, #1
 8006ae6:	d12e      	bne.n	8006b46 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2200      	movs	r2, #0
 8006aec:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	e853 3f00 	ldrex	r3, [r3]
 8006afa:	60bb      	str	r3, [r7, #8]
   return(result);
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	f023 0310 	bic.w	r3, r3, #16
 8006b02:	65bb      	str	r3, [r7, #88]	; 0x58
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	461a      	mov	r2, r3
 8006b0a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006b0c:	61bb      	str	r3, [r7, #24]
 8006b0e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b10:	6979      	ldr	r1, [r7, #20]
 8006b12:	69ba      	ldr	r2, [r7, #24]
 8006b14:	e841 2300 	strex	r3, r2, [r1]
 8006b18:	613b      	str	r3, [r7, #16]
   return(result);
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d1e6      	bne.n	8006aee <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	69db      	ldr	r3, [r3, #28]
 8006b26:	f003 0310 	and.w	r3, r3, #16
 8006b2a:	2b10      	cmp	r3, #16
 8006b2c:	d103      	bne.n	8006b36 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	2210      	movs	r2, #16
 8006b34:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006b3c:	4619      	mov	r1, r3
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f7ff f87a 	bl	8005c38 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006b44:	e00d      	b.n	8006b62 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f7fa fd76 	bl	8001638 <HAL_UART_RxCpltCallback>
}
 8006b4c:	e009      	b.n	8006b62 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	8b1b      	ldrh	r3, [r3, #24]
 8006b54:	b29a      	uxth	r2, r3
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f042 0208 	orr.w	r2, r2, #8
 8006b5e:	b292      	uxth	r2, r2
 8006b60:	831a      	strh	r2, [r3, #24]
}
 8006b62:	bf00      	nop
 8006b64:	3770      	adds	r7, #112	; 0x70
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bd80      	pop	{r7, pc}
 8006b6a:	bf00      	nop
 8006b6c:	40008000 	.word	0x40008000

08006b70 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b083      	sub	sp, #12
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006b78:	bf00      	nop
 8006b7a:	370c      	adds	r7, #12
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr

08006b84 <__cvt>:
 8006b84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b88:	ec55 4b10 	vmov	r4, r5, d0
 8006b8c:	2d00      	cmp	r5, #0
 8006b8e:	460e      	mov	r6, r1
 8006b90:	4619      	mov	r1, r3
 8006b92:	462b      	mov	r3, r5
 8006b94:	bfbb      	ittet	lt
 8006b96:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006b9a:	461d      	movlt	r5, r3
 8006b9c:	2300      	movge	r3, #0
 8006b9e:	232d      	movlt	r3, #45	; 0x2d
 8006ba0:	700b      	strb	r3, [r1, #0]
 8006ba2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ba4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006ba8:	4691      	mov	r9, r2
 8006baa:	f023 0820 	bic.w	r8, r3, #32
 8006bae:	bfbc      	itt	lt
 8006bb0:	4622      	movlt	r2, r4
 8006bb2:	4614      	movlt	r4, r2
 8006bb4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006bb8:	d005      	beq.n	8006bc6 <__cvt+0x42>
 8006bba:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006bbe:	d100      	bne.n	8006bc2 <__cvt+0x3e>
 8006bc0:	3601      	adds	r6, #1
 8006bc2:	2102      	movs	r1, #2
 8006bc4:	e000      	b.n	8006bc8 <__cvt+0x44>
 8006bc6:	2103      	movs	r1, #3
 8006bc8:	ab03      	add	r3, sp, #12
 8006bca:	9301      	str	r3, [sp, #4]
 8006bcc:	ab02      	add	r3, sp, #8
 8006bce:	9300      	str	r3, [sp, #0]
 8006bd0:	ec45 4b10 	vmov	d0, r4, r5
 8006bd4:	4653      	mov	r3, sl
 8006bd6:	4632      	mov	r2, r6
 8006bd8:	f000 fe6a 	bl	80078b0 <_dtoa_r>
 8006bdc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006be0:	4607      	mov	r7, r0
 8006be2:	d102      	bne.n	8006bea <__cvt+0x66>
 8006be4:	f019 0f01 	tst.w	r9, #1
 8006be8:	d022      	beq.n	8006c30 <__cvt+0xac>
 8006bea:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006bee:	eb07 0906 	add.w	r9, r7, r6
 8006bf2:	d110      	bne.n	8006c16 <__cvt+0x92>
 8006bf4:	783b      	ldrb	r3, [r7, #0]
 8006bf6:	2b30      	cmp	r3, #48	; 0x30
 8006bf8:	d10a      	bne.n	8006c10 <__cvt+0x8c>
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	4620      	mov	r0, r4
 8006c00:	4629      	mov	r1, r5
 8006c02:	f7f9 ff61 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c06:	b918      	cbnz	r0, 8006c10 <__cvt+0x8c>
 8006c08:	f1c6 0601 	rsb	r6, r6, #1
 8006c0c:	f8ca 6000 	str.w	r6, [sl]
 8006c10:	f8da 3000 	ldr.w	r3, [sl]
 8006c14:	4499      	add	r9, r3
 8006c16:	2200      	movs	r2, #0
 8006c18:	2300      	movs	r3, #0
 8006c1a:	4620      	mov	r0, r4
 8006c1c:	4629      	mov	r1, r5
 8006c1e:	f7f9 ff53 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c22:	b108      	cbz	r0, 8006c28 <__cvt+0xa4>
 8006c24:	f8cd 900c 	str.w	r9, [sp, #12]
 8006c28:	2230      	movs	r2, #48	; 0x30
 8006c2a:	9b03      	ldr	r3, [sp, #12]
 8006c2c:	454b      	cmp	r3, r9
 8006c2e:	d307      	bcc.n	8006c40 <__cvt+0xbc>
 8006c30:	9b03      	ldr	r3, [sp, #12]
 8006c32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006c34:	1bdb      	subs	r3, r3, r7
 8006c36:	4638      	mov	r0, r7
 8006c38:	6013      	str	r3, [r2, #0]
 8006c3a:	b004      	add	sp, #16
 8006c3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c40:	1c59      	adds	r1, r3, #1
 8006c42:	9103      	str	r1, [sp, #12]
 8006c44:	701a      	strb	r2, [r3, #0]
 8006c46:	e7f0      	b.n	8006c2a <__cvt+0xa6>

08006c48 <__exponent>:
 8006c48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	2900      	cmp	r1, #0
 8006c4e:	bfb8      	it	lt
 8006c50:	4249      	neglt	r1, r1
 8006c52:	f803 2b02 	strb.w	r2, [r3], #2
 8006c56:	bfb4      	ite	lt
 8006c58:	222d      	movlt	r2, #45	; 0x2d
 8006c5a:	222b      	movge	r2, #43	; 0x2b
 8006c5c:	2909      	cmp	r1, #9
 8006c5e:	7042      	strb	r2, [r0, #1]
 8006c60:	dd2a      	ble.n	8006cb8 <__exponent+0x70>
 8006c62:	f10d 0207 	add.w	r2, sp, #7
 8006c66:	4617      	mov	r7, r2
 8006c68:	260a      	movs	r6, #10
 8006c6a:	4694      	mov	ip, r2
 8006c6c:	fb91 f5f6 	sdiv	r5, r1, r6
 8006c70:	fb06 1415 	mls	r4, r6, r5, r1
 8006c74:	3430      	adds	r4, #48	; 0x30
 8006c76:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006c7a:	460c      	mov	r4, r1
 8006c7c:	2c63      	cmp	r4, #99	; 0x63
 8006c7e:	f102 32ff 	add.w	r2, r2, #4294967295
 8006c82:	4629      	mov	r1, r5
 8006c84:	dcf1      	bgt.n	8006c6a <__exponent+0x22>
 8006c86:	3130      	adds	r1, #48	; 0x30
 8006c88:	f1ac 0402 	sub.w	r4, ip, #2
 8006c8c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006c90:	1c41      	adds	r1, r0, #1
 8006c92:	4622      	mov	r2, r4
 8006c94:	42ba      	cmp	r2, r7
 8006c96:	d30a      	bcc.n	8006cae <__exponent+0x66>
 8006c98:	f10d 0209 	add.w	r2, sp, #9
 8006c9c:	eba2 020c 	sub.w	r2, r2, ip
 8006ca0:	42bc      	cmp	r4, r7
 8006ca2:	bf88      	it	hi
 8006ca4:	2200      	movhi	r2, #0
 8006ca6:	4413      	add	r3, r2
 8006ca8:	1a18      	subs	r0, r3, r0
 8006caa:	b003      	add	sp, #12
 8006cac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cae:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006cb2:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006cb6:	e7ed      	b.n	8006c94 <__exponent+0x4c>
 8006cb8:	2330      	movs	r3, #48	; 0x30
 8006cba:	3130      	adds	r1, #48	; 0x30
 8006cbc:	7083      	strb	r3, [r0, #2]
 8006cbe:	70c1      	strb	r1, [r0, #3]
 8006cc0:	1d03      	adds	r3, r0, #4
 8006cc2:	e7f1      	b.n	8006ca8 <__exponent+0x60>

08006cc4 <_printf_float>:
 8006cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cc8:	ed2d 8b02 	vpush	{d8}
 8006ccc:	b08d      	sub	sp, #52	; 0x34
 8006cce:	460c      	mov	r4, r1
 8006cd0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006cd4:	4616      	mov	r6, r2
 8006cd6:	461f      	mov	r7, r3
 8006cd8:	4605      	mov	r5, r0
 8006cda:	f000 fce7 	bl	80076ac <_localeconv_r>
 8006cde:	f8d0 a000 	ldr.w	sl, [r0]
 8006ce2:	4650      	mov	r0, sl
 8006ce4:	f7f9 fac4 	bl	8000270 <strlen>
 8006ce8:	2300      	movs	r3, #0
 8006cea:	930a      	str	r3, [sp, #40]	; 0x28
 8006cec:	6823      	ldr	r3, [r4, #0]
 8006cee:	9305      	str	r3, [sp, #20]
 8006cf0:	f8d8 3000 	ldr.w	r3, [r8]
 8006cf4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006cf8:	3307      	adds	r3, #7
 8006cfa:	f023 0307 	bic.w	r3, r3, #7
 8006cfe:	f103 0208 	add.w	r2, r3, #8
 8006d02:	f8c8 2000 	str.w	r2, [r8]
 8006d06:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d0a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006d0e:	9307      	str	r3, [sp, #28]
 8006d10:	f8cd 8018 	str.w	r8, [sp, #24]
 8006d14:	ee08 0a10 	vmov	s16, r0
 8006d18:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006d1c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d20:	4b9e      	ldr	r3, [pc, #632]	; (8006f9c <_printf_float+0x2d8>)
 8006d22:	f04f 32ff 	mov.w	r2, #4294967295
 8006d26:	f7f9 ff01 	bl	8000b2c <__aeabi_dcmpun>
 8006d2a:	bb88      	cbnz	r0, 8006d90 <_printf_float+0xcc>
 8006d2c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d30:	4b9a      	ldr	r3, [pc, #616]	; (8006f9c <_printf_float+0x2d8>)
 8006d32:	f04f 32ff 	mov.w	r2, #4294967295
 8006d36:	f7f9 fedb 	bl	8000af0 <__aeabi_dcmple>
 8006d3a:	bb48      	cbnz	r0, 8006d90 <_printf_float+0xcc>
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	2300      	movs	r3, #0
 8006d40:	4640      	mov	r0, r8
 8006d42:	4649      	mov	r1, r9
 8006d44:	f7f9 feca 	bl	8000adc <__aeabi_dcmplt>
 8006d48:	b110      	cbz	r0, 8006d50 <_printf_float+0x8c>
 8006d4a:	232d      	movs	r3, #45	; 0x2d
 8006d4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d50:	4a93      	ldr	r2, [pc, #588]	; (8006fa0 <_printf_float+0x2dc>)
 8006d52:	4b94      	ldr	r3, [pc, #592]	; (8006fa4 <_printf_float+0x2e0>)
 8006d54:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006d58:	bf94      	ite	ls
 8006d5a:	4690      	movls	r8, r2
 8006d5c:	4698      	movhi	r8, r3
 8006d5e:	2303      	movs	r3, #3
 8006d60:	6123      	str	r3, [r4, #16]
 8006d62:	9b05      	ldr	r3, [sp, #20]
 8006d64:	f023 0304 	bic.w	r3, r3, #4
 8006d68:	6023      	str	r3, [r4, #0]
 8006d6a:	f04f 0900 	mov.w	r9, #0
 8006d6e:	9700      	str	r7, [sp, #0]
 8006d70:	4633      	mov	r3, r6
 8006d72:	aa0b      	add	r2, sp, #44	; 0x2c
 8006d74:	4621      	mov	r1, r4
 8006d76:	4628      	mov	r0, r5
 8006d78:	f000 f9da 	bl	8007130 <_printf_common>
 8006d7c:	3001      	adds	r0, #1
 8006d7e:	f040 8090 	bne.w	8006ea2 <_printf_float+0x1de>
 8006d82:	f04f 30ff 	mov.w	r0, #4294967295
 8006d86:	b00d      	add	sp, #52	; 0x34
 8006d88:	ecbd 8b02 	vpop	{d8}
 8006d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d90:	4642      	mov	r2, r8
 8006d92:	464b      	mov	r3, r9
 8006d94:	4640      	mov	r0, r8
 8006d96:	4649      	mov	r1, r9
 8006d98:	f7f9 fec8 	bl	8000b2c <__aeabi_dcmpun>
 8006d9c:	b140      	cbz	r0, 8006db0 <_printf_float+0xec>
 8006d9e:	464b      	mov	r3, r9
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	bfbc      	itt	lt
 8006da4:	232d      	movlt	r3, #45	; 0x2d
 8006da6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006daa:	4a7f      	ldr	r2, [pc, #508]	; (8006fa8 <_printf_float+0x2e4>)
 8006dac:	4b7f      	ldr	r3, [pc, #508]	; (8006fac <_printf_float+0x2e8>)
 8006dae:	e7d1      	b.n	8006d54 <_printf_float+0x90>
 8006db0:	6863      	ldr	r3, [r4, #4]
 8006db2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006db6:	9206      	str	r2, [sp, #24]
 8006db8:	1c5a      	adds	r2, r3, #1
 8006dba:	d13f      	bne.n	8006e3c <_printf_float+0x178>
 8006dbc:	2306      	movs	r3, #6
 8006dbe:	6063      	str	r3, [r4, #4]
 8006dc0:	9b05      	ldr	r3, [sp, #20]
 8006dc2:	6861      	ldr	r1, [r4, #4]
 8006dc4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006dc8:	2300      	movs	r3, #0
 8006dca:	9303      	str	r3, [sp, #12]
 8006dcc:	ab0a      	add	r3, sp, #40	; 0x28
 8006dce:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006dd2:	ab09      	add	r3, sp, #36	; 0x24
 8006dd4:	ec49 8b10 	vmov	d0, r8, r9
 8006dd8:	9300      	str	r3, [sp, #0]
 8006dda:	6022      	str	r2, [r4, #0]
 8006ddc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006de0:	4628      	mov	r0, r5
 8006de2:	f7ff fecf 	bl	8006b84 <__cvt>
 8006de6:	9b06      	ldr	r3, [sp, #24]
 8006de8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006dea:	2b47      	cmp	r3, #71	; 0x47
 8006dec:	4680      	mov	r8, r0
 8006dee:	d108      	bne.n	8006e02 <_printf_float+0x13e>
 8006df0:	1cc8      	adds	r0, r1, #3
 8006df2:	db02      	blt.n	8006dfa <_printf_float+0x136>
 8006df4:	6863      	ldr	r3, [r4, #4]
 8006df6:	4299      	cmp	r1, r3
 8006df8:	dd41      	ble.n	8006e7e <_printf_float+0x1ba>
 8006dfa:	f1ab 0302 	sub.w	r3, fp, #2
 8006dfe:	fa5f fb83 	uxtb.w	fp, r3
 8006e02:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006e06:	d820      	bhi.n	8006e4a <_printf_float+0x186>
 8006e08:	3901      	subs	r1, #1
 8006e0a:	465a      	mov	r2, fp
 8006e0c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006e10:	9109      	str	r1, [sp, #36]	; 0x24
 8006e12:	f7ff ff19 	bl	8006c48 <__exponent>
 8006e16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e18:	1813      	adds	r3, r2, r0
 8006e1a:	2a01      	cmp	r2, #1
 8006e1c:	4681      	mov	r9, r0
 8006e1e:	6123      	str	r3, [r4, #16]
 8006e20:	dc02      	bgt.n	8006e28 <_printf_float+0x164>
 8006e22:	6822      	ldr	r2, [r4, #0]
 8006e24:	07d2      	lsls	r2, r2, #31
 8006e26:	d501      	bpl.n	8006e2c <_printf_float+0x168>
 8006e28:	3301      	adds	r3, #1
 8006e2a:	6123      	str	r3, [r4, #16]
 8006e2c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d09c      	beq.n	8006d6e <_printf_float+0xaa>
 8006e34:	232d      	movs	r3, #45	; 0x2d
 8006e36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e3a:	e798      	b.n	8006d6e <_printf_float+0xaa>
 8006e3c:	9a06      	ldr	r2, [sp, #24]
 8006e3e:	2a47      	cmp	r2, #71	; 0x47
 8006e40:	d1be      	bne.n	8006dc0 <_printf_float+0xfc>
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d1bc      	bne.n	8006dc0 <_printf_float+0xfc>
 8006e46:	2301      	movs	r3, #1
 8006e48:	e7b9      	b.n	8006dbe <_printf_float+0xfa>
 8006e4a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006e4e:	d118      	bne.n	8006e82 <_printf_float+0x1be>
 8006e50:	2900      	cmp	r1, #0
 8006e52:	6863      	ldr	r3, [r4, #4]
 8006e54:	dd0b      	ble.n	8006e6e <_printf_float+0x1aa>
 8006e56:	6121      	str	r1, [r4, #16]
 8006e58:	b913      	cbnz	r3, 8006e60 <_printf_float+0x19c>
 8006e5a:	6822      	ldr	r2, [r4, #0]
 8006e5c:	07d0      	lsls	r0, r2, #31
 8006e5e:	d502      	bpl.n	8006e66 <_printf_float+0x1a2>
 8006e60:	3301      	adds	r3, #1
 8006e62:	440b      	add	r3, r1
 8006e64:	6123      	str	r3, [r4, #16]
 8006e66:	65a1      	str	r1, [r4, #88]	; 0x58
 8006e68:	f04f 0900 	mov.w	r9, #0
 8006e6c:	e7de      	b.n	8006e2c <_printf_float+0x168>
 8006e6e:	b913      	cbnz	r3, 8006e76 <_printf_float+0x1b2>
 8006e70:	6822      	ldr	r2, [r4, #0]
 8006e72:	07d2      	lsls	r2, r2, #31
 8006e74:	d501      	bpl.n	8006e7a <_printf_float+0x1b6>
 8006e76:	3302      	adds	r3, #2
 8006e78:	e7f4      	b.n	8006e64 <_printf_float+0x1a0>
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e7f2      	b.n	8006e64 <_printf_float+0x1a0>
 8006e7e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006e82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e84:	4299      	cmp	r1, r3
 8006e86:	db05      	blt.n	8006e94 <_printf_float+0x1d0>
 8006e88:	6823      	ldr	r3, [r4, #0]
 8006e8a:	6121      	str	r1, [r4, #16]
 8006e8c:	07d8      	lsls	r0, r3, #31
 8006e8e:	d5ea      	bpl.n	8006e66 <_printf_float+0x1a2>
 8006e90:	1c4b      	adds	r3, r1, #1
 8006e92:	e7e7      	b.n	8006e64 <_printf_float+0x1a0>
 8006e94:	2900      	cmp	r1, #0
 8006e96:	bfd4      	ite	le
 8006e98:	f1c1 0202 	rsble	r2, r1, #2
 8006e9c:	2201      	movgt	r2, #1
 8006e9e:	4413      	add	r3, r2
 8006ea0:	e7e0      	b.n	8006e64 <_printf_float+0x1a0>
 8006ea2:	6823      	ldr	r3, [r4, #0]
 8006ea4:	055a      	lsls	r2, r3, #21
 8006ea6:	d407      	bmi.n	8006eb8 <_printf_float+0x1f4>
 8006ea8:	6923      	ldr	r3, [r4, #16]
 8006eaa:	4642      	mov	r2, r8
 8006eac:	4631      	mov	r1, r6
 8006eae:	4628      	mov	r0, r5
 8006eb0:	47b8      	blx	r7
 8006eb2:	3001      	adds	r0, #1
 8006eb4:	d12c      	bne.n	8006f10 <_printf_float+0x24c>
 8006eb6:	e764      	b.n	8006d82 <_printf_float+0xbe>
 8006eb8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006ebc:	f240 80e0 	bls.w	8007080 <_printf_float+0x3bc>
 8006ec0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	f7f9 fdfe 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ecc:	2800      	cmp	r0, #0
 8006ece:	d034      	beq.n	8006f3a <_printf_float+0x276>
 8006ed0:	4a37      	ldr	r2, [pc, #220]	; (8006fb0 <_printf_float+0x2ec>)
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	4631      	mov	r1, r6
 8006ed6:	4628      	mov	r0, r5
 8006ed8:	47b8      	blx	r7
 8006eda:	3001      	adds	r0, #1
 8006edc:	f43f af51 	beq.w	8006d82 <_printf_float+0xbe>
 8006ee0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ee4:	429a      	cmp	r2, r3
 8006ee6:	db02      	blt.n	8006eee <_printf_float+0x22a>
 8006ee8:	6823      	ldr	r3, [r4, #0]
 8006eea:	07d8      	lsls	r0, r3, #31
 8006eec:	d510      	bpl.n	8006f10 <_printf_float+0x24c>
 8006eee:	ee18 3a10 	vmov	r3, s16
 8006ef2:	4652      	mov	r2, sl
 8006ef4:	4631      	mov	r1, r6
 8006ef6:	4628      	mov	r0, r5
 8006ef8:	47b8      	blx	r7
 8006efa:	3001      	adds	r0, #1
 8006efc:	f43f af41 	beq.w	8006d82 <_printf_float+0xbe>
 8006f00:	f04f 0800 	mov.w	r8, #0
 8006f04:	f104 091a 	add.w	r9, r4, #26
 8006f08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f0a:	3b01      	subs	r3, #1
 8006f0c:	4543      	cmp	r3, r8
 8006f0e:	dc09      	bgt.n	8006f24 <_printf_float+0x260>
 8006f10:	6823      	ldr	r3, [r4, #0]
 8006f12:	079b      	lsls	r3, r3, #30
 8006f14:	f100 8107 	bmi.w	8007126 <_printf_float+0x462>
 8006f18:	68e0      	ldr	r0, [r4, #12]
 8006f1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f1c:	4298      	cmp	r0, r3
 8006f1e:	bfb8      	it	lt
 8006f20:	4618      	movlt	r0, r3
 8006f22:	e730      	b.n	8006d86 <_printf_float+0xc2>
 8006f24:	2301      	movs	r3, #1
 8006f26:	464a      	mov	r2, r9
 8006f28:	4631      	mov	r1, r6
 8006f2a:	4628      	mov	r0, r5
 8006f2c:	47b8      	blx	r7
 8006f2e:	3001      	adds	r0, #1
 8006f30:	f43f af27 	beq.w	8006d82 <_printf_float+0xbe>
 8006f34:	f108 0801 	add.w	r8, r8, #1
 8006f38:	e7e6      	b.n	8006f08 <_printf_float+0x244>
 8006f3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	dc39      	bgt.n	8006fb4 <_printf_float+0x2f0>
 8006f40:	4a1b      	ldr	r2, [pc, #108]	; (8006fb0 <_printf_float+0x2ec>)
 8006f42:	2301      	movs	r3, #1
 8006f44:	4631      	mov	r1, r6
 8006f46:	4628      	mov	r0, r5
 8006f48:	47b8      	blx	r7
 8006f4a:	3001      	adds	r0, #1
 8006f4c:	f43f af19 	beq.w	8006d82 <_printf_float+0xbe>
 8006f50:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006f54:	4313      	orrs	r3, r2
 8006f56:	d102      	bne.n	8006f5e <_printf_float+0x29a>
 8006f58:	6823      	ldr	r3, [r4, #0]
 8006f5a:	07d9      	lsls	r1, r3, #31
 8006f5c:	d5d8      	bpl.n	8006f10 <_printf_float+0x24c>
 8006f5e:	ee18 3a10 	vmov	r3, s16
 8006f62:	4652      	mov	r2, sl
 8006f64:	4631      	mov	r1, r6
 8006f66:	4628      	mov	r0, r5
 8006f68:	47b8      	blx	r7
 8006f6a:	3001      	adds	r0, #1
 8006f6c:	f43f af09 	beq.w	8006d82 <_printf_float+0xbe>
 8006f70:	f04f 0900 	mov.w	r9, #0
 8006f74:	f104 0a1a 	add.w	sl, r4, #26
 8006f78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f7a:	425b      	negs	r3, r3
 8006f7c:	454b      	cmp	r3, r9
 8006f7e:	dc01      	bgt.n	8006f84 <_printf_float+0x2c0>
 8006f80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f82:	e792      	b.n	8006eaa <_printf_float+0x1e6>
 8006f84:	2301      	movs	r3, #1
 8006f86:	4652      	mov	r2, sl
 8006f88:	4631      	mov	r1, r6
 8006f8a:	4628      	mov	r0, r5
 8006f8c:	47b8      	blx	r7
 8006f8e:	3001      	adds	r0, #1
 8006f90:	f43f aef7 	beq.w	8006d82 <_printf_float+0xbe>
 8006f94:	f109 0901 	add.w	r9, r9, #1
 8006f98:	e7ee      	b.n	8006f78 <_printf_float+0x2b4>
 8006f9a:	bf00      	nop
 8006f9c:	7fefffff 	.word	0x7fefffff
 8006fa0:	08009908 	.word	0x08009908
 8006fa4:	0800990c 	.word	0x0800990c
 8006fa8:	08009910 	.word	0x08009910
 8006fac:	08009914 	.word	0x08009914
 8006fb0:	08009918 	.word	0x08009918
 8006fb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006fb6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	bfa8      	it	ge
 8006fbc:	461a      	movge	r2, r3
 8006fbe:	2a00      	cmp	r2, #0
 8006fc0:	4691      	mov	r9, r2
 8006fc2:	dc37      	bgt.n	8007034 <_printf_float+0x370>
 8006fc4:	f04f 0b00 	mov.w	fp, #0
 8006fc8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006fcc:	f104 021a 	add.w	r2, r4, #26
 8006fd0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006fd2:	9305      	str	r3, [sp, #20]
 8006fd4:	eba3 0309 	sub.w	r3, r3, r9
 8006fd8:	455b      	cmp	r3, fp
 8006fda:	dc33      	bgt.n	8007044 <_printf_float+0x380>
 8006fdc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	db3b      	blt.n	800705c <_printf_float+0x398>
 8006fe4:	6823      	ldr	r3, [r4, #0]
 8006fe6:	07da      	lsls	r2, r3, #31
 8006fe8:	d438      	bmi.n	800705c <_printf_float+0x398>
 8006fea:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006fee:	eba2 0903 	sub.w	r9, r2, r3
 8006ff2:	9b05      	ldr	r3, [sp, #20]
 8006ff4:	1ad2      	subs	r2, r2, r3
 8006ff6:	4591      	cmp	r9, r2
 8006ff8:	bfa8      	it	ge
 8006ffa:	4691      	movge	r9, r2
 8006ffc:	f1b9 0f00 	cmp.w	r9, #0
 8007000:	dc35      	bgt.n	800706e <_printf_float+0x3aa>
 8007002:	f04f 0800 	mov.w	r8, #0
 8007006:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800700a:	f104 0a1a 	add.w	sl, r4, #26
 800700e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007012:	1a9b      	subs	r3, r3, r2
 8007014:	eba3 0309 	sub.w	r3, r3, r9
 8007018:	4543      	cmp	r3, r8
 800701a:	f77f af79 	ble.w	8006f10 <_printf_float+0x24c>
 800701e:	2301      	movs	r3, #1
 8007020:	4652      	mov	r2, sl
 8007022:	4631      	mov	r1, r6
 8007024:	4628      	mov	r0, r5
 8007026:	47b8      	blx	r7
 8007028:	3001      	adds	r0, #1
 800702a:	f43f aeaa 	beq.w	8006d82 <_printf_float+0xbe>
 800702e:	f108 0801 	add.w	r8, r8, #1
 8007032:	e7ec      	b.n	800700e <_printf_float+0x34a>
 8007034:	4613      	mov	r3, r2
 8007036:	4631      	mov	r1, r6
 8007038:	4642      	mov	r2, r8
 800703a:	4628      	mov	r0, r5
 800703c:	47b8      	blx	r7
 800703e:	3001      	adds	r0, #1
 8007040:	d1c0      	bne.n	8006fc4 <_printf_float+0x300>
 8007042:	e69e      	b.n	8006d82 <_printf_float+0xbe>
 8007044:	2301      	movs	r3, #1
 8007046:	4631      	mov	r1, r6
 8007048:	4628      	mov	r0, r5
 800704a:	9205      	str	r2, [sp, #20]
 800704c:	47b8      	blx	r7
 800704e:	3001      	adds	r0, #1
 8007050:	f43f ae97 	beq.w	8006d82 <_printf_float+0xbe>
 8007054:	9a05      	ldr	r2, [sp, #20]
 8007056:	f10b 0b01 	add.w	fp, fp, #1
 800705a:	e7b9      	b.n	8006fd0 <_printf_float+0x30c>
 800705c:	ee18 3a10 	vmov	r3, s16
 8007060:	4652      	mov	r2, sl
 8007062:	4631      	mov	r1, r6
 8007064:	4628      	mov	r0, r5
 8007066:	47b8      	blx	r7
 8007068:	3001      	adds	r0, #1
 800706a:	d1be      	bne.n	8006fea <_printf_float+0x326>
 800706c:	e689      	b.n	8006d82 <_printf_float+0xbe>
 800706e:	9a05      	ldr	r2, [sp, #20]
 8007070:	464b      	mov	r3, r9
 8007072:	4442      	add	r2, r8
 8007074:	4631      	mov	r1, r6
 8007076:	4628      	mov	r0, r5
 8007078:	47b8      	blx	r7
 800707a:	3001      	adds	r0, #1
 800707c:	d1c1      	bne.n	8007002 <_printf_float+0x33e>
 800707e:	e680      	b.n	8006d82 <_printf_float+0xbe>
 8007080:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007082:	2a01      	cmp	r2, #1
 8007084:	dc01      	bgt.n	800708a <_printf_float+0x3c6>
 8007086:	07db      	lsls	r3, r3, #31
 8007088:	d53a      	bpl.n	8007100 <_printf_float+0x43c>
 800708a:	2301      	movs	r3, #1
 800708c:	4642      	mov	r2, r8
 800708e:	4631      	mov	r1, r6
 8007090:	4628      	mov	r0, r5
 8007092:	47b8      	blx	r7
 8007094:	3001      	adds	r0, #1
 8007096:	f43f ae74 	beq.w	8006d82 <_printf_float+0xbe>
 800709a:	ee18 3a10 	vmov	r3, s16
 800709e:	4652      	mov	r2, sl
 80070a0:	4631      	mov	r1, r6
 80070a2:	4628      	mov	r0, r5
 80070a4:	47b8      	blx	r7
 80070a6:	3001      	adds	r0, #1
 80070a8:	f43f ae6b 	beq.w	8006d82 <_printf_float+0xbe>
 80070ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80070b0:	2200      	movs	r2, #0
 80070b2:	2300      	movs	r3, #0
 80070b4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80070b8:	f7f9 fd06 	bl	8000ac8 <__aeabi_dcmpeq>
 80070bc:	b9d8      	cbnz	r0, 80070f6 <_printf_float+0x432>
 80070be:	f10a 33ff 	add.w	r3, sl, #4294967295
 80070c2:	f108 0201 	add.w	r2, r8, #1
 80070c6:	4631      	mov	r1, r6
 80070c8:	4628      	mov	r0, r5
 80070ca:	47b8      	blx	r7
 80070cc:	3001      	adds	r0, #1
 80070ce:	d10e      	bne.n	80070ee <_printf_float+0x42a>
 80070d0:	e657      	b.n	8006d82 <_printf_float+0xbe>
 80070d2:	2301      	movs	r3, #1
 80070d4:	4652      	mov	r2, sl
 80070d6:	4631      	mov	r1, r6
 80070d8:	4628      	mov	r0, r5
 80070da:	47b8      	blx	r7
 80070dc:	3001      	adds	r0, #1
 80070de:	f43f ae50 	beq.w	8006d82 <_printf_float+0xbe>
 80070e2:	f108 0801 	add.w	r8, r8, #1
 80070e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070e8:	3b01      	subs	r3, #1
 80070ea:	4543      	cmp	r3, r8
 80070ec:	dcf1      	bgt.n	80070d2 <_printf_float+0x40e>
 80070ee:	464b      	mov	r3, r9
 80070f0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80070f4:	e6da      	b.n	8006eac <_printf_float+0x1e8>
 80070f6:	f04f 0800 	mov.w	r8, #0
 80070fa:	f104 0a1a 	add.w	sl, r4, #26
 80070fe:	e7f2      	b.n	80070e6 <_printf_float+0x422>
 8007100:	2301      	movs	r3, #1
 8007102:	4642      	mov	r2, r8
 8007104:	e7df      	b.n	80070c6 <_printf_float+0x402>
 8007106:	2301      	movs	r3, #1
 8007108:	464a      	mov	r2, r9
 800710a:	4631      	mov	r1, r6
 800710c:	4628      	mov	r0, r5
 800710e:	47b8      	blx	r7
 8007110:	3001      	adds	r0, #1
 8007112:	f43f ae36 	beq.w	8006d82 <_printf_float+0xbe>
 8007116:	f108 0801 	add.w	r8, r8, #1
 800711a:	68e3      	ldr	r3, [r4, #12]
 800711c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800711e:	1a5b      	subs	r3, r3, r1
 8007120:	4543      	cmp	r3, r8
 8007122:	dcf0      	bgt.n	8007106 <_printf_float+0x442>
 8007124:	e6f8      	b.n	8006f18 <_printf_float+0x254>
 8007126:	f04f 0800 	mov.w	r8, #0
 800712a:	f104 0919 	add.w	r9, r4, #25
 800712e:	e7f4      	b.n	800711a <_printf_float+0x456>

08007130 <_printf_common>:
 8007130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007134:	4616      	mov	r6, r2
 8007136:	4699      	mov	r9, r3
 8007138:	688a      	ldr	r2, [r1, #8]
 800713a:	690b      	ldr	r3, [r1, #16]
 800713c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007140:	4293      	cmp	r3, r2
 8007142:	bfb8      	it	lt
 8007144:	4613      	movlt	r3, r2
 8007146:	6033      	str	r3, [r6, #0]
 8007148:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800714c:	4607      	mov	r7, r0
 800714e:	460c      	mov	r4, r1
 8007150:	b10a      	cbz	r2, 8007156 <_printf_common+0x26>
 8007152:	3301      	adds	r3, #1
 8007154:	6033      	str	r3, [r6, #0]
 8007156:	6823      	ldr	r3, [r4, #0]
 8007158:	0699      	lsls	r1, r3, #26
 800715a:	bf42      	ittt	mi
 800715c:	6833      	ldrmi	r3, [r6, #0]
 800715e:	3302      	addmi	r3, #2
 8007160:	6033      	strmi	r3, [r6, #0]
 8007162:	6825      	ldr	r5, [r4, #0]
 8007164:	f015 0506 	ands.w	r5, r5, #6
 8007168:	d106      	bne.n	8007178 <_printf_common+0x48>
 800716a:	f104 0a19 	add.w	sl, r4, #25
 800716e:	68e3      	ldr	r3, [r4, #12]
 8007170:	6832      	ldr	r2, [r6, #0]
 8007172:	1a9b      	subs	r3, r3, r2
 8007174:	42ab      	cmp	r3, r5
 8007176:	dc26      	bgt.n	80071c6 <_printf_common+0x96>
 8007178:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800717c:	1e13      	subs	r3, r2, #0
 800717e:	6822      	ldr	r2, [r4, #0]
 8007180:	bf18      	it	ne
 8007182:	2301      	movne	r3, #1
 8007184:	0692      	lsls	r2, r2, #26
 8007186:	d42b      	bmi.n	80071e0 <_printf_common+0xb0>
 8007188:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800718c:	4649      	mov	r1, r9
 800718e:	4638      	mov	r0, r7
 8007190:	47c0      	blx	r8
 8007192:	3001      	adds	r0, #1
 8007194:	d01e      	beq.n	80071d4 <_printf_common+0xa4>
 8007196:	6823      	ldr	r3, [r4, #0]
 8007198:	6922      	ldr	r2, [r4, #16]
 800719a:	f003 0306 	and.w	r3, r3, #6
 800719e:	2b04      	cmp	r3, #4
 80071a0:	bf02      	ittt	eq
 80071a2:	68e5      	ldreq	r5, [r4, #12]
 80071a4:	6833      	ldreq	r3, [r6, #0]
 80071a6:	1aed      	subeq	r5, r5, r3
 80071a8:	68a3      	ldr	r3, [r4, #8]
 80071aa:	bf0c      	ite	eq
 80071ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80071b0:	2500      	movne	r5, #0
 80071b2:	4293      	cmp	r3, r2
 80071b4:	bfc4      	itt	gt
 80071b6:	1a9b      	subgt	r3, r3, r2
 80071b8:	18ed      	addgt	r5, r5, r3
 80071ba:	2600      	movs	r6, #0
 80071bc:	341a      	adds	r4, #26
 80071be:	42b5      	cmp	r5, r6
 80071c0:	d11a      	bne.n	80071f8 <_printf_common+0xc8>
 80071c2:	2000      	movs	r0, #0
 80071c4:	e008      	b.n	80071d8 <_printf_common+0xa8>
 80071c6:	2301      	movs	r3, #1
 80071c8:	4652      	mov	r2, sl
 80071ca:	4649      	mov	r1, r9
 80071cc:	4638      	mov	r0, r7
 80071ce:	47c0      	blx	r8
 80071d0:	3001      	adds	r0, #1
 80071d2:	d103      	bne.n	80071dc <_printf_common+0xac>
 80071d4:	f04f 30ff 	mov.w	r0, #4294967295
 80071d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071dc:	3501      	adds	r5, #1
 80071de:	e7c6      	b.n	800716e <_printf_common+0x3e>
 80071e0:	18e1      	adds	r1, r4, r3
 80071e2:	1c5a      	adds	r2, r3, #1
 80071e4:	2030      	movs	r0, #48	; 0x30
 80071e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80071ea:	4422      	add	r2, r4
 80071ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80071f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80071f4:	3302      	adds	r3, #2
 80071f6:	e7c7      	b.n	8007188 <_printf_common+0x58>
 80071f8:	2301      	movs	r3, #1
 80071fa:	4622      	mov	r2, r4
 80071fc:	4649      	mov	r1, r9
 80071fe:	4638      	mov	r0, r7
 8007200:	47c0      	blx	r8
 8007202:	3001      	adds	r0, #1
 8007204:	d0e6      	beq.n	80071d4 <_printf_common+0xa4>
 8007206:	3601      	adds	r6, #1
 8007208:	e7d9      	b.n	80071be <_printf_common+0x8e>
	...

0800720c <_printf_i>:
 800720c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007210:	7e0f      	ldrb	r7, [r1, #24]
 8007212:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007214:	2f78      	cmp	r7, #120	; 0x78
 8007216:	4691      	mov	r9, r2
 8007218:	4680      	mov	r8, r0
 800721a:	460c      	mov	r4, r1
 800721c:	469a      	mov	sl, r3
 800721e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007222:	d807      	bhi.n	8007234 <_printf_i+0x28>
 8007224:	2f62      	cmp	r7, #98	; 0x62
 8007226:	d80a      	bhi.n	800723e <_printf_i+0x32>
 8007228:	2f00      	cmp	r7, #0
 800722a:	f000 80d4 	beq.w	80073d6 <_printf_i+0x1ca>
 800722e:	2f58      	cmp	r7, #88	; 0x58
 8007230:	f000 80c0 	beq.w	80073b4 <_printf_i+0x1a8>
 8007234:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007238:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800723c:	e03a      	b.n	80072b4 <_printf_i+0xa8>
 800723e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007242:	2b15      	cmp	r3, #21
 8007244:	d8f6      	bhi.n	8007234 <_printf_i+0x28>
 8007246:	a101      	add	r1, pc, #4	; (adr r1, 800724c <_printf_i+0x40>)
 8007248:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800724c:	080072a5 	.word	0x080072a5
 8007250:	080072b9 	.word	0x080072b9
 8007254:	08007235 	.word	0x08007235
 8007258:	08007235 	.word	0x08007235
 800725c:	08007235 	.word	0x08007235
 8007260:	08007235 	.word	0x08007235
 8007264:	080072b9 	.word	0x080072b9
 8007268:	08007235 	.word	0x08007235
 800726c:	08007235 	.word	0x08007235
 8007270:	08007235 	.word	0x08007235
 8007274:	08007235 	.word	0x08007235
 8007278:	080073bd 	.word	0x080073bd
 800727c:	080072e5 	.word	0x080072e5
 8007280:	08007377 	.word	0x08007377
 8007284:	08007235 	.word	0x08007235
 8007288:	08007235 	.word	0x08007235
 800728c:	080073df 	.word	0x080073df
 8007290:	08007235 	.word	0x08007235
 8007294:	080072e5 	.word	0x080072e5
 8007298:	08007235 	.word	0x08007235
 800729c:	08007235 	.word	0x08007235
 80072a0:	0800737f 	.word	0x0800737f
 80072a4:	682b      	ldr	r3, [r5, #0]
 80072a6:	1d1a      	adds	r2, r3, #4
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	602a      	str	r2, [r5, #0]
 80072ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80072b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80072b4:	2301      	movs	r3, #1
 80072b6:	e09f      	b.n	80073f8 <_printf_i+0x1ec>
 80072b8:	6820      	ldr	r0, [r4, #0]
 80072ba:	682b      	ldr	r3, [r5, #0]
 80072bc:	0607      	lsls	r7, r0, #24
 80072be:	f103 0104 	add.w	r1, r3, #4
 80072c2:	6029      	str	r1, [r5, #0]
 80072c4:	d501      	bpl.n	80072ca <_printf_i+0xbe>
 80072c6:	681e      	ldr	r6, [r3, #0]
 80072c8:	e003      	b.n	80072d2 <_printf_i+0xc6>
 80072ca:	0646      	lsls	r6, r0, #25
 80072cc:	d5fb      	bpl.n	80072c6 <_printf_i+0xba>
 80072ce:	f9b3 6000 	ldrsh.w	r6, [r3]
 80072d2:	2e00      	cmp	r6, #0
 80072d4:	da03      	bge.n	80072de <_printf_i+0xd2>
 80072d6:	232d      	movs	r3, #45	; 0x2d
 80072d8:	4276      	negs	r6, r6
 80072da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072de:	485a      	ldr	r0, [pc, #360]	; (8007448 <_printf_i+0x23c>)
 80072e0:	230a      	movs	r3, #10
 80072e2:	e012      	b.n	800730a <_printf_i+0xfe>
 80072e4:	682b      	ldr	r3, [r5, #0]
 80072e6:	6820      	ldr	r0, [r4, #0]
 80072e8:	1d19      	adds	r1, r3, #4
 80072ea:	6029      	str	r1, [r5, #0]
 80072ec:	0605      	lsls	r5, r0, #24
 80072ee:	d501      	bpl.n	80072f4 <_printf_i+0xe8>
 80072f0:	681e      	ldr	r6, [r3, #0]
 80072f2:	e002      	b.n	80072fa <_printf_i+0xee>
 80072f4:	0641      	lsls	r1, r0, #25
 80072f6:	d5fb      	bpl.n	80072f0 <_printf_i+0xe4>
 80072f8:	881e      	ldrh	r6, [r3, #0]
 80072fa:	4853      	ldr	r0, [pc, #332]	; (8007448 <_printf_i+0x23c>)
 80072fc:	2f6f      	cmp	r7, #111	; 0x6f
 80072fe:	bf0c      	ite	eq
 8007300:	2308      	moveq	r3, #8
 8007302:	230a      	movne	r3, #10
 8007304:	2100      	movs	r1, #0
 8007306:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800730a:	6865      	ldr	r5, [r4, #4]
 800730c:	60a5      	str	r5, [r4, #8]
 800730e:	2d00      	cmp	r5, #0
 8007310:	bfa2      	ittt	ge
 8007312:	6821      	ldrge	r1, [r4, #0]
 8007314:	f021 0104 	bicge.w	r1, r1, #4
 8007318:	6021      	strge	r1, [r4, #0]
 800731a:	b90e      	cbnz	r6, 8007320 <_printf_i+0x114>
 800731c:	2d00      	cmp	r5, #0
 800731e:	d04b      	beq.n	80073b8 <_printf_i+0x1ac>
 8007320:	4615      	mov	r5, r2
 8007322:	fbb6 f1f3 	udiv	r1, r6, r3
 8007326:	fb03 6711 	mls	r7, r3, r1, r6
 800732a:	5dc7      	ldrb	r7, [r0, r7]
 800732c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007330:	4637      	mov	r7, r6
 8007332:	42bb      	cmp	r3, r7
 8007334:	460e      	mov	r6, r1
 8007336:	d9f4      	bls.n	8007322 <_printf_i+0x116>
 8007338:	2b08      	cmp	r3, #8
 800733a:	d10b      	bne.n	8007354 <_printf_i+0x148>
 800733c:	6823      	ldr	r3, [r4, #0]
 800733e:	07de      	lsls	r6, r3, #31
 8007340:	d508      	bpl.n	8007354 <_printf_i+0x148>
 8007342:	6923      	ldr	r3, [r4, #16]
 8007344:	6861      	ldr	r1, [r4, #4]
 8007346:	4299      	cmp	r1, r3
 8007348:	bfde      	ittt	le
 800734a:	2330      	movle	r3, #48	; 0x30
 800734c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007350:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007354:	1b52      	subs	r2, r2, r5
 8007356:	6122      	str	r2, [r4, #16]
 8007358:	f8cd a000 	str.w	sl, [sp]
 800735c:	464b      	mov	r3, r9
 800735e:	aa03      	add	r2, sp, #12
 8007360:	4621      	mov	r1, r4
 8007362:	4640      	mov	r0, r8
 8007364:	f7ff fee4 	bl	8007130 <_printf_common>
 8007368:	3001      	adds	r0, #1
 800736a:	d14a      	bne.n	8007402 <_printf_i+0x1f6>
 800736c:	f04f 30ff 	mov.w	r0, #4294967295
 8007370:	b004      	add	sp, #16
 8007372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007376:	6823      	ldr	r3, [r4, #0]
 8007378:	f043 0320 	orr.w	r3, r3, #32
 800737c:	6023      	str	r3, [r4, #0]
 800737e:	4833      	ldr	r0, [pc, #204]	; (800744c <_printf_i+0x240>)
 8007380:	2778      	movs	r7, #120	; 0x78
 8007382:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007386:	6823      	ldr	r3, [r4, #0]
 8007388:	6829      	ldr	r1, [r5, #0]
 800738a:	061f      	lsls	r7, r3, #24
 800738c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007390:	d402      	bmi.n	8007398 <_printf_i+0x18c>
 8007392:	065f      	lsls	r7, r3, #25
 8007394:	bf48      	it	mi
 8007396:	b2b6      	uxthmi	r6, r6
 8007398:	07df      	lsls	r7, r3, #31
 800739a:	bf48      	it	mi
 800739c:	f043 0320 	orrmi.w	r3, r3, #32
 80073a0:	6029      	str	r1, [r5, #0]
 80073a2:	bf48      	it	mi
 80073a4:	6023      	strmi	r3, [r4, #0]
 80073a6:	b91e      	cbnz	r6, 80073b0 <_printf_i+0x1a4>
 80073a8:	6823      	ldr	r3, [r4, #0]
 80073aa:	f023 0320 	bic.w	r3, r3, #32
 80073ae:	6023      	str	r3, [r4, #0]
 80073b0:	2310      	movs	r3, #16
 80073b2:	e7a7      	b.n	8007304 <_printf_i+0xf8>
 80073b4:	4824      	ldr	r0, [pc, #144]	; (8007448 <_printf_i+0x23c>)
 80073b6:	e7e4      	b.n	8007382 <_printf_i+0x176>
 80073b8:	4615      	mov	r5, r2
 80073ba:	e7bd      	b.n	8007338 <_printf_i+0x12c>
 80073bc:	682b      	ldr	r3, [r5, #0]
 80073be:	6826      	ldr	r6, [r4, #0]
 80073c0:	6961      	ldr	r1, [r4, #20]
 80073c2:	1d18      	adds	r0, r3, #4
 80073c4:	6028      	str	r0, [r5, #0]
 80073c6:	0635      	lsls	r5, r6, #24
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	d501      	bpl.n	80073d0 <_printf_i+0x1c4>
 80073cc:	6019      	str	r1, [r3, #0]
 80073ce:	e002      	b.n	80073d6 <_printf_i+0x1ca>
 80073d0:	0670      	lsls	r0, r6, #25
 80073d2:	d5fb      	bpl.n	80073cc <_printf_i+0x1c0>
 80073d4:	8019      	strh	r1, [r3, #0]
 80073d6:	2300      	movs	r3, #0
 80073d8:	6123      	str	r3, [r4, #16]
 80073da:	4615      	mov	r5, r2
 80073dc:	e7bc      	b.n	8007358 <_printf_i+0x14c>
 80073de:	682b      	ldr	r3, [r5, #0]
 80073e0:	1d1a      	adds	r2, r3, #4
 80073e2:	602a      	str	r2, [r5, #0]
 80073e4:	681d      	ldr	r5, [r3, #0]
 80073e6:	6862      	ldr	r2, [r4, #4]
 80073e8:	2100      	movs	r1, #0
 80073ea:	4628      	mov	r0, r5
 80073ec:	f7f8 fef0 	bl	80001d0 <memchr>
 80073f0:	b108      	cbz	r0, 80073f6 <_printf_i+0x1ea>
 80073f2:	1b40      	subs	r0, r0, r5
 80073f4:	6060      	str	r0, [r4, #4]
 80073f6:	6863      	ldr	r3, [r4, #4]
 80073f8:	6123      	str	r3, [r4, #16]
 80073fa:	2300      	movs	r3, #0
 80073fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007400:	e7aa      	b.n	8007358 <_printf_i+0x14c>
 8007402:	6923      	ldr	r3, [r4, #16]
 8007404:	462a      	mov	r2, r5
 8007406:	4649      	mov	r1, r9
 8007408:	4640      	mov	r0, r8
 800740a:	47d0      	blx	sl
 800740c:	3001      	adds	r0, #1
 800740e:	d0ad      	beq.n	800736c <_printf_i+0x160>
 8007410:	6823      	ldr	r3, [r4, #0]
 8007412:	079b      	lsls	r3, r3, #30
 8007414:	d413      	bmi.n	800743e <_printf_i+0x232>
 8007416:	68e0      	ldr	r0, [r4, #12]
 8007418:	9b03      	ldr	r3, [sp, #12]
 800741a:	4298      	cmp	r0, r3
 800741c:	bfb8      	it	lt
 800741e:	4618      	movlt	r0, r3
 8007420:	e7a6      	b.n	8007370 <_printf_i+0x164>
 8007422:	2301      	movs	r3, #1
 8007424:	4632      	mov	r2, r6
 8007426:	4649      	mov	r1, r9
 8007428:	4640      	mov	r0, r8
 800742a:	47d0      	blx	sl
 800742c:	3001      	adds	r0, #1
 800742e:	d09d      	beq.n	800736c <_printf_i+0x160>
 8007430:	3501      	adds	r5, #1
 8007432:	68e3      	ldr	r3, [r4, #12]
 8007434:	9903      	ldr	r1, [sp, #12]
 8007436:	1a5b      	subs	r3, r3, r1
 8007438:	42ab      	cmp	r3, r5
 800743a:	dcf2      	bgt.n	8007422 <_printf_i+0x216>
 800743c:	e7eb      	b.n	8007416 <_printf_i+0x20a>
 800743e:	2500      	movs	r5, #0
 8007440:	f104 0619 	add.w	r6, r4, #25
 8007444:	e7f5      	b.n	8007432 <_printf_i+0x226>
 8007446:	bf00      	nop
 8007448:	0800991a 	.word	0x0800991a
 800744c:	0800992b 	.word	0x0800992b

08007450 <std>:
 8007450:	2300      	movs	r3, #0
 8007452:	b510      	push	{r4, lr}
 8007454:	4604      	mov	r4, r0
 8007456:	e9c0 3300 	strd	r3, r3, [r0]
 800745a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800745e:	6083      	str	r3, [r0, #8]
 8007460:	8181      	strh	r1, [r0, #12]
 8007462:	6643      	str	r3, [r0, #100]	; 0x64
 8007464:	81c2      	strh	r2, [r0, #14]
 8007466:	6183      	str	r3, [r0, #24]
 8007468:	4619      	mov	r1, r3
 800746a:	2208      	movs	r2, #8
 800746c:	305c      	adds	r0, #92	; 0x5c
 800746e:	f000 f914 	bl	800769a <memset>
 8007472:	4b0d      	ldr	r3, [pc, #52]	; (80074a8 <std+0x58>)
 8007474:	6263      	str	r3, [r4, #36]	; 0x24
 8007476:	4b0d      	ldr	r3, [pc, #52]	; (80074ac <std+0x5c>)
 8007478:	62a3      	str	r3, [r4, #40]	; 0x28
 800747a:	4b0d      	ldr	r3, [pc, #52]	; (80074b0 <std+0x60>)
 800747c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800747e:	4b0d      	ldr	r3, [pc, #52]	; (80074b4 <std+0x64>)
 8007480:	6323      	str	r3, [r4, #48]	; 0x30
 8007482:	4b0d      	ldr	r3, [pc, #52]	; (80074b8 <std+0x68>)
 8007484:	6224      	str	r4, [r4, #32]
 8007486:	429c      	cmp	r4, r3
 8007488:	d006      	beq.n	8007498 <std+0x48>
 800748a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800748e:	4294      	cmp	r4, r2
 8007490:	d002      	beq.n	8007498 <std+0x48>
 8007492:	33d0      	adds	r3, #208	; 0xd0
 8007494:	429c      	cmp	r4, r3
 8007496:	d105      	bne.n	80074a4 <std+0x54>
 8007498:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800749c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074a0:	f000 b978 	b.w	8007794 <__retarget_lock_init_recursive>
 80074a4:	bd10      	pop	{r4, pc}
 80074a6:	bf00      	nop
 80074a8:	08007615 	.word	0x08007615
 80074ac:	08007637 	.word	0x08007637
 80074b0:	0800766f 	.word	0x0800766f
 80074b4:	08007693 	.word	0x08007693
 80074b8:	20000420 	.word	0x20000420

080074bc <stdio_exit_handler>:
 80074bc:	4a02      	ldr	r2, [pc, #8]	; (80074c8 <stdio_exit_handler+0xc>)
 80074be:	4903      	ldr	r1, [pc, #12]	; (80074cc <stdio_exit_handler+0x10>)
 80074c0:	4803      	ldr	r0, [pc, #12]	; (80074d0 <stdio_exit_handler+0x14>)
 80074c2:	f000 b869 	b.w	8007598 <_fwalk_sglue>
 80074c6:	bf00      	nop
 80074c8:	2000000c 	.word	0x2000000c
 80074cc:	08009149 	.word	0x08009149
 80074d0:	20000018 	.word	0x20000018

080074d4 <cleanup_stdio>:
 80074d4:	6841      	ldr	r1, [r0, #4]
 80074d6:	4b0c      	ldr	r3, [pc, #48]	; (8007508 <cleanup_stdio+0x34>)
 80074d8:	4299      	cmp	r1, r3
 80074da:	b510      	push	{r4, lr}
 80074dc:	4604      	mov	r4, r0
 80074de:	d001      	beq.n	80074e4 <cleanup_stdio+0x10>
 80074e0:	f001 fe32 	bl	8009148 <_fflush_r>
 80074e4:	68a1      	ldr	r1, [r4, #8]
 80074e6:	4b09      	ldr	r3, [pc, #36]	; (800750c <cleanup_stdio+0x38>)
 80074e8:	4299      	cmp	r1, r3
 80074ea:	d002      	beq.n	80074f2 <cleanup_stdio+0x1e>
 80074ec:	4620      	mov	r0, r4
 80074ee:	f001 fe2b 	bl	8009148 <_fflush_r>
 80074f2:	68e1      	ldr	r1, [r4, #12]
 80074f4:	4b06      	ldr	r3, [pc, #24]	; (8007510 <cleanup_stdio+0x3c>)
 80074f6:	4299      	cmp	r1, r3
 80074f8:	d004      	beq.n	8007504 <cleanup_stdio+0x30>
 80074fa:	4620      	mov	r0, r4
 80074fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007500:	f001 be22 	b.w	8009148 <_fflush_r>
 8007504:	bd10      	pop	{r4, pc}
 8007506:	bf00      	nop
 8007508:	20000420 	.word	0x20000420
 800750c:	20000488 	.word	0x20000488
 8007510:	200004f0 	.word	0x200004f0

08007514 <global_stdio_init.part.0>:
 8007514:	b510      	push	{r4, lr}
 8007516:	4b0b      	ldr	r3, [pc, #44]	; (8007544 <global_stdio_init.part.0+0x30>)
 8007518:	4c0b      	ldr	r4, [pc, #44]	; (8007548 <global_stdio_init.part.0+0x34>)
 800751a:	4a0c      	ldr	r2, [pc, #48]	; (800754c <global_stdio_init.part.0+0x38>)
 800751c:	601a      	str	r2, [r3, #0]
 800751e:	4620      	mov	r0, r4
 8007520:	2200      	movs	r2, #0
 8007522:	2104      	movs	r1, #4
 8007524:	f7ff ff94 	bl	8007450 <std>
 8007528:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800752c:	2201      	movs	r2, #1
 800752e:	2109      	movs	r1, #9
 8007530:	f7ff ff8e 	bl	8007450 <std>
 8007534:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007538:	2202      	movs	r2, #2
 800753a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800753e:	2112      	movs	r1, #18
 8007540:	f7ff bf86 	b.w	8007450 <std>
 8007544:	20000558 	.word	0x20000558
 8007548:	20000420 	.word	0x20000420
 800754c:	080074bd 	.word	0x080074bd

08007550 <__sfp_lock_acquire>:
 8007550:	4801      	ldr	r0, [pc, #4]	; (8007558 <__sfp_lock_acquire+0x8>)
 8007552:	f000 b920 	b.w	8007796 <__retarget_lock_acquire_recursive>
 8007556:	bf00      	nop
 8007558:	20000561 	.word	0x20000561

0800755c <__sfp_lock_release>:
 800755c:	4801      	ldr	r0, [pc, #4]	; (8007564 <__sfp_lock_release+0x8>)
 800755e:	f000 b91b 	b.w	8007798 <__retarget_lock_release_recursive>
 8007562:	bf00      	nop
 8007564:	20000561 	.word	0x20000561

08007568 <__sinit>:
 8007568:	b510      	push	{r4, lr}
 800756a:	4604      	mov	r4, r0
 800756c:	f7ff fff0 	bl	8007550 <__sfp_lock_acquire>
 8007570:	6a23      	ldr	r3, [r4, #32]
 8007572:	b11b      	cbz	r3, 800757c <__sinit+0x14>
 8007574:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007578:	f7ff bff0 	b.w	800755c <__sfp_lock_release>
 800757c:	4b04      	ldr	r3, [pc, #16]	; (8007590 <__sinit+0x28>)
 800757e:	6223      	str	r3, [r4, #32]
 8007580:	4b04      	ldr	r3, [pc, #16]	; (8007594 <__sinit+0x2c>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d1f5      	bne.n	8007574 <__sinit+0xc>
 8007588:	f7ff ffc4 	bl	8007514 <global_stdio_init.part.0>
 800758c:	e7f2      	b.n	8007574 <__sinit+0xc>
 800758e:	bf00      	nop
 8007590:	080074d5 	.word	0x080074d5
 8007594:	20000558 	.word	0x20000558

08007598 <_fwalk_sglue>:
 8007598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800759c:	4607      	mov	r7, r0
 800759e:	4688      	mov	r8, r1
 80075a0:	4614      	mov	r4, r2
 80075a2:	2600      	movs	r6, #0
 80075a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80075a8:	f1b9 0901 	subs.w	r9, r9, #1
 80075ac:	d505      	bpl.n	80075ba <_fwalk_sglue+0x22>
 80075ae:	6824      	ldr	r4, [r4, #0]
 80075b0:	2c00      	cmp	r4, #0
 80075b2:	d1f7      	bne.n	80075a4 <_fwalk_sglue+0xc>
 80075b4:	4630      	mov	r0, r6
 80075b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075ba:	89ab      	ldrh	r3, [r5, #12]
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d907      	bls.n	80075d0 <_fwalk_sglue+0x38>
 80075c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80075c4:	3301      	adds	r3, #1
 80075c6:	d003      	beq.n	80075d0 <_fwalk_sglue+0x38>
 80075c8:	4629      	mov	r1, r5
 80075ca:	4638      	mov	r0, r7
 80075cc:	47c0      	blx	r8
 80075ce:	4306      	orrs	r6, r0
 80075d0:	3568      	adds	r5, #104	; 0x68
 80075d2:	e7e9      	b.n	80075a8 <_fwalk_sglue+0x10>

080075d4 <siprintf>:
 80075d4:	b40e      	push	{r1, r2, r3}
 80075d6:	b500      	push	{lr}
 80075d8:	b09c      	sub	sp, #112	; 0x70
 80075da:	ab1d      	add	r3, sp, #116	; 0x74
 80075dc:	9002      	str	r0, [sp, #8]
 80075de:	9006      	str	r0, [sp, #24]
 80075e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80075e4:	4809      	ldr	r0, [pc, #36]	; (800760c <siprintf+0x38>)
 80075e6:	9107      	str	r1, [sp, #28]
 80075e8:	9104      	str	r1, [sp, #16]
 80075ea:	4909      	ldr	r1, [pc, #36]	; (8007610 <siprintf+0x3c>)
 80075ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80075f0:	9105      	str	r1, [sp, #20]
 80075f2:	6800      	ldr	r0, [r0, #0]
 80075f4:	9301      	str	r3, [sp, #4]
 80075f6:	a902      	add	r1, sp, #8
 80075f8:	f001 fc22 	bl	8008e40 <_svfiprintf_r>
 80075fc:	9b02      	ldr	r3, [sp, #8]
 80075fe:	2200      	movs	r2, #0
 8007600:	701a      	strb	r2, [r3, #0]
 8007602:	b01c      	add	sp, #112	; 0x70
 8007604:	f85d eb04 	ldr.w	lr, [sp], #4
 8007608:	b003      	add	sp, #12
 800760a:	4770      	bx	lr
 800760c:	20000064 	.word	0x20000064
 8007610:	ffff0208 	.word	0xffff0208

08007614 <__sread>:
 8007614:	b510      	push	{r4, lr}
 8007616:	460c      	mov	r4, r1
 8007618:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800761c:	f000 f86c 	bl	80076f8 <_read_r>
 8007620:	2800      	cmp	r0, #0
 8007622:	bfab      	itete	ge
 8007624:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007626:	89a3      	ldrhlt	r3, [r4, #12]
 8007628:	181b      	addge	r3, r3, r0
 800762a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800762e:	bfac      	ite	ge
 8007630:	6563      	strge	r3, [r4, #84]	; 0x54
 8007632:	81a3      	strhlt	r3, [r4, #12]
 8007634:	bd10      	pop	{r4, pc}

08007636 <__swrite>:
 8007636:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800763a:	461f      	mov	r7, r3
 800763c:	898b      	ldrh	r3, [r1, #12]
 800763e:	05db      	lsls	r3, r3, #23
 8007640:	4605      	mov	r5, r0
 8007642:	460c      	mov	r4, r1
 8007644:	4616      	mov	r6, r2
 8007646:	d505      	bpl.n	8007654 <__swrite+0x1e>
 8007648:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800764c:	2302      	movs	r3, #2
 800764e:	2200      	movs	r2, #0
 8007650:	f000 f840 	bl	80076d4 <_lseek_r>
 8007654:	89a3      	ldrh	r3, [r4, #12]
 8007656:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800765a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800765e:	81a3      	strh	r3, [r4, #12]
 8007660:	4632      	mov	r2, r6
 8007662:	463b      	mov	r3, r7
 8007664:	4628      	mov	r0, r5
 8007666:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800766a:	f000 b857 	b.w	800771c <_write_r>

0800766e <__sseek>:
 800766e:	b510      	push	{r4, lr}
 8007670:	460c      	mov	r4, r1
 8007672:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007676:	f000 f82d 	bl	80076d4 <_lseek_r>
 800767a:	1c43      	adds	r3, r0, #1
 800767c:	89a3      	ldrh	r3, [r4, #12]
 800767e:	bf15      	itete	ne
 8007680:	6560      	strne	r0, [r4, #84]	; 0x54
 8007682:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007686:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800768a:	81a3      	strheq	r3, [r4, #12]
 800768c:	bf18      	it	ne
 800768e:	81a3      	strhne	r3, [r4, #12]
 8007690:	bd10      	pop	{r4, pc}

08007692 <__sclose>:
 8007692:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007696:	f000 b80d 	b.w	80076b4 <_close_r>

0800769a <memset>:
 800769a:	4402      	add	r2, r0
 800769c:	4603      	mov	r3, r0
 800769e:	4293      	cmp	r3, r2
 80076a0:	d100      	bne.n	80076a4 <memset+0xa>
 80076a2:	4770      	bx	lr
 80076a4:	f803 1b01 	strb.w	r1, [r3], #1
 80076a8:	e7f9      	b.n	800769e <memset+0x4>
	...

080076ac <_localeconv_r>:
 80076ac:	4800      	ldr	r0, [pc, #0]	; (80076b0 <_localeconv_r+0x4>)
 80076ae:	4770      	bx	lr
 80076b0:	20000158 	.word	0x20000158

080076b4 <_close_r>:
 80076b4:	b538      	push	{r3, r4, r5, lr}
 80076b6:	4d06      	ldr	r5, [pc, #24]	; (80076d0 <_close_r+0x1c>)
 80076b8:	2300      	movs	r3, #0
 80076ba:	4604      	mov	r4, r0
 80076bc:	4608      	mov	r0, r1
 80076be:	602b      	str	r3, [r5, #0]
 80076c0:	f7fa fa8f 	bl	8001be2 <_close>
 80076c4:	1c43      	adds	r3, r0, #1
 80076c6:	d102      	bne.n	80076ce <_close_r+0x1a>
 80076c8:	682b      	ldr	r3, [r5, #0]
 80076ca:	b103      	cbz	r3, 80076ce <_close_r+0x1a>
 80076cc:	6023      	str	r3, [r4, #0]
 80076ce:	bd38      	pop	{r3, r4, r5, pc}
 80076d0:	2000055c 	.word	0x2000055c

080076d4 <_lseek_r>:
 80076d4:	b538      	push	{r3, r4, r5, lr}
 80076d6:	4d07      	ldr	r5, [pc, #28]	; (80076f4 <_lseek_r+0x20>)
 80076d8:	4604      	mov	r4, r0
 80076da:	4608      	mov	r0, r1
 80076dc:	4611      	mov	r1, r2
 80076de:	2200      	movs	r2, #0
 80076e0:	602a      	str	r2, [r5, #0]
 80076e2:	461a      	mov	r2, r3
 80076e4:	f7fa faa4 	bl	8001c30 <_lseek>
 80076e8:	1c43      	adds	r3, r0, #1
 80076ea:	d102      	bne.n	80076f2 <_lseek_r+0x1e>
 80076ec:	682b      	ldr	r3, [r5, #0]
 80076ee:	b103      	cbz	r3, 80076f2 <_lseek_r+0x1e>
 80076f0:	6023      	str	r3, [r4, #0]
 80076f2:	bd38      	pop	{r3, r4, r5, pc}
 80076f4:	2000055c 	.word	0x2000055c

080076f8 <_read_r>:
 80076f8:	b538      	push	{r3, r4, r5, lr}
 80076fa:	4d07      	ldr	r5, [pc, #28]	; (8007718 <_read_r+0x20>)
 80076fc:	4604      	mov	r4, r0
 80076fe:	4608      	mov	r0, r1
 8007700:	4611      	mov	r1, r2
 8007702:	2200      	movs	r2, #0
 8007704:	602a      	str	r2, [r5, #0]
 8007706:	461a      	mov	r2, r3
 8007708:	f7fa fa32 	bl	8001b70 <_read>
 800770c:	1c43      	adds	r3, r0, #1
 800770e:	d102      	bne.n	8007716 <_read_r+0x1e>
 8007710:	682b      	ldr	r3, [r5, #0]
 8007712:	b103      	cbz	r3, 8007716 <_read_r+0x1e>
 8007714:	6023      	str	r3, [r4, #0]
 8007716:	bd38      	pop	{r3, r4, r5, pc}
 8007718:	2000055c 	.word	0x2000055c

0800771c <_write_r>:
 800771c:	b538      	push	{r3, r4, r5, lr}
 800771e:	4d07      	ldr	r5, [pc, #28]	; (800773c <_write_r+0x20>)
 8007720:	4604      	mov	r4, r0
 8007722:	4608      	mov	r0, r1
 8007724:	4611      	mov	r1, r2
 8007726:	2200      	movs	r2, #0
 8007728:	602a      	str	r2, [r5, #0]
 800772a:	461a      	mov	r2, r3
 800772c:	f7fa fa3d 	bl	8001baa <_write>
 8007730:	1c43      	adds	r3, r0, #1
 8007732:	d102      	bne.n	800773a <_write_r+0x1e>
 8007734:	682b      	ldr	r3, [r5, #0]
 8007736:	b103      	cbz	r3, 800773a <_write_r+0x1e>
 8007738:	6023      	str	r3, [r4, #0]
 800773a:	bd38      	pop	{r3, r4, r5, pc}
 800773c:	2000055c 	.word	0x2000055c

08007740 <__errno>:
 8007740:	4b01      	ldr	r3, [pc, #4]	; (8007748 <__errno+0x8>)
 8007742:	6818      	ldr	r0, [r3, #0]
 8007744:	4770      	bx	lr
 8007746:	bf00      	nop
 8007748:	20000064 	.word	0x20000064

0800774c <__libc_init_array>:
 800774c:	b570      	push	{r4, r5, r6, lr}
 800774e:	4d0d      	ldr	r5, [pc, #52]	; (8007784 <__libc_init_array+0x38>)
 8007750:	4c0d      	ldr	r4, [pc, #52]	; (8007788 <__libc_init_array+0x3c>)
 8007752:	1b64      	subs	r4, r4, r5
 8007754:	10a4      	asrs	r4, r4, #2
 8007756:	2600      	movs	r6, #0
 8007758:	42a6      	cmp	r6, r4
 800775a:	d109      	bne.n	8007770 <__libc_init_array+0x24>
 800775c:	4d0b      	ldr	r5, [pc, #44]	; (800778c <__libc_init_array+0x40>)
 800775e:	4c0c      	ldr	r4, [pc, #48]	; (8007790 <__libc_init_array+0x44>)
 8007760:	f002 f896 	bl	8009890 <_init>
 8007764:	1b64      	subs	r4, r4, r5
 8007766:	10a4      	asrs	r4, r4, #2
 8007768:	2600      	movs	r6, #0
 800776a:	42a6      	cmp	r6, r4
 800776c:	d105      	bne.n	800777a <__libc_init_array+0x2e>
 800776e:	bd70      	pop	{r4, r5, r6, pc}
 8007770:	f855 3b04 	ldr.w	r3, [r5], #4
 8007774:	4798      	blx	r3
 8007776:	3601      	adds	r6, #1
 8007778:	e7ee      	b.n	8007758 <__libc_init_array+0xc>
 800777a:	f855 3b04 	ldr.w	r3, [r5], #4
 800777e:	4798      	blx	r3
 8007780:	3601      	adds	r6, #1
 8007782:	e7f2      	b.n	800776a <__libc_init_array+0x1e>
 8007784:	08009c84 	.word	0x08009c84
 8007788:	08009c84 	.word	0x08009c84
 800778c:	08009c84 	.word	0x08009c84
 8007790:	08009c88 	.word	0x08009c88

08007794 <__retarget_lock_init_recursive>:
 8007794:	4770      	bx	lr

08007796 <__retarget_lock_acquire_recursive>:
 8007796:	4770      	bx	lr

08007798 <__retarget_lock_release_recursive>:
 8007798:	4770      	bx	lr

0800779a <quorem>:
 800779a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800779e:	6903      	ldr	r3, [r0, #16]
 80077a0:	690c      	ldr	r4, [r1, #16]
 80077a2:	42a3      	cmp	r3, r4
 80077a4:	4607      	mov	r7, r0
 80077a6:	db7e      	blt.n	80078a6 <quorem+0x10c>
 80077a8:	3c01      	subs	r4, #1
 80077aa:	f101 0814 	add.w	r8, r1, #20
 80077ae:	f100 0514 	add.w	r5, r0, #20
 80077b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80077b6:	9301      	str	r3, [sp, #4]
 80077b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80077bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80077c0:	3301      	adds	r3, #1
 80077c2:	429a      	cmp	r2, r3
 80077c4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80077c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80077cc:	fbb2 f6f3 	udiv	r6, r2, r3
 80077d0:	d331      	bcc.n	8007836 <quorem+0x9c>
 80077d2:	f04f 0e00 	mov.w	lr, #0
 80077d6:	4640      	mov	r0, r8
 80077d8:	46ac      	mov	ip, r5
 80077da:	46f2      	mov	sl, lr
 80077dc:	f850 2b04 	ldr.w	r2, [r0], #4
 80077e0:	b293      	uxth	r3, r2
 80077e2:	fb06 e303 	mla	r3, r6, r3, lr
 80077e6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80077ea:	0c1a      	lsrs	r2, r3, #16
 80077ec:	b29b      	uxth	r3, r3
 80077ee:	ebaa 0303 	sub.w	r3, sl, r3
 80077f2:	f8dc a000 	ldr.w	sl, [ip]
 80077f6:	fa13 f38a 	uxtah	r3, r3, sl
 80077fa:	fb06 220e 	mla	r2, r6, lr, r2
 80077fe:	9300      	str	r3, [sp, #0]
 8007800:	9b00      	ldr	r3, [sp, #0]
 8007802:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007806:	b292      	uxth	r2, r2
 8007808:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800780c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007810:	f8bd 3000 	ldrh.w	r3, [sp]
 8007814:	4581      	cmp	r9, r0
 8007816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800781a:	f84c 3b04 	str.w	r3, [ip], #4
 800781e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007822:	d2db      	bcs.n	80077dc <quorem+0x42>
 8007824:	f855 300b 	ldr.w	r3, [r5, fp]
 8007828:	b92b      	cbnz	r3, 8007836 <quorem+0x9c>
 800782a:	9b01      	ldr	r3, [sp, #4]
 800782c:	3b04      	subs	r3, #4
 800782e:	429d      	cmp	r5, r3
 8007830:	461a      	mov	r2, r3
 8007832:	d32c      	bcc.n	800788e <quorem+0xf4>
 8007834:	613c      	str	r4, [r7, #16]
 8007836:	4638      	mov	r0, r7
 8007838:	f001 f9a8 	bl	8008b8c <__mcmp>
 800783c:	2800      	cmp	r0, #0
 800783e:	db22      	blt.n	8007886 <quorem+0xec>
 8007840:	3601      	adds	r6, #1
 8007842:	4629      	mov	r1, r5
 8007844:	2000      	movs	r0, #0
 8007846:	f858 2b04 	ldr.w	r2, [r8], #4
 800784a:	f8d1 c000 	ldr.w	ip, [r1]
 800784e:	b293      	uxth	r3, r2
 8007850:	1ac3      	subs	r3, r0, r3
 8007852:	0c12      	lsrs	r2, r2, #16
 8007854:	fa13 f38c 	uxtah	r3, r3, ip
 8007858:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800785c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007860:	b29b      	uxth	r3, r3
 8007862:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007866:	45c1      	cmp	r9, r8
 8007868:	f841 3b04 	str.w	r3, [r1], #4
 800786c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007870:	d2e9      	bcs.n	8007846 <quorem+0xac>
 8007872:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007876:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800787a:	b922      	cbnz	r2, 8007886 <quorem+0xec>
 800787c:	3b04      	subs	r3, #4
 800787e:	429d      	cmp	r5, r3
 8007880:	461a      	mov	r2, r3
 8007882:	d30a      	bcc.n	800789a <quorem+0x100>
 8007884:	613c      	str	r4, [r7, #16]
 8007886:	4630      	mov	r0, r6
 8007888:	b003      	add	sp, #12
 800788a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800788e:	6812      	ldr	r2, [r2, #0]
 8007890:	3b04      	subs	r3, #4
 8007892:	2a00      	cmp	r2, #0
 8007894:	d1ce      	bne.n	8007834 <quorem+0x9a>
 8007896:	3c01      	subs	r4, #1
 8007898:	e7c9      	b.n	800782e <quorem+0x94>
 800789a:	6812      	ldr	r2, [r2, #0]
 800789c:	3b04      	subs	r3, #4
 800789e:	2a00      	cmp	r2, #0
 80078a0:	d1f0      	bne.n	8007884 <quorem+0xea>
 80078a2:	3c01      	subs	r4, #1
 80078a4:	e7eb      	b.n	800787e <quorem+0xe4>
 80078a6:	2000      	movs	r0, #0
 80078a8:	e7ee      	b.n	8007888 <quorem+0xee>
 80078aa:	0000      	movs	r0, r0
 80078ac:	0000      	movs	r0, r0
	...

080078b0 <_dtoa_r>:
 80078b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078b4:	ed2d 8b04 	vpush	{d8-d9}
 80078b8:	69c5      	ldr	r5, [r0, #28]
 80078ba:	b093      	sub	sp, #76	; 0x4c
 80078bc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80078c0:	ec57 6b10 	vmov	r6, r7, d0
 80078c4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80078c8:	9107      	str	r1, [sp, #28]
 80078ca:	4604      	mov	r4, r0
 80078cc:	920a      	str	r2, [sp, #40]	; 0x28
 80078ce:	930d      	str	r3, [sp, #52]	; 0x34
 80078d0:	b975      	cbnz	r5, 80078f0 <_dtoa_r+0x40>
 80078d2:	2010      	movs	r0, #16
 80078d4:	f000 fe2a 	bl	800852c <malloc>
 80078d8:	4602      	mov	r2, r0
 80078da:	61e0      	str	r0, [r4, #28]
 80078dc:	b920      	cbnz	r0, 80078e8 <_dtoa_r+0x38>
 80078de:	4bae      	ldr	r3, [pc, #696]	; (8007b98 <_dtoa_r+0x2e8>)
 80078e0:	21ef      	movs	r1, #239	; 0xef
 80078e2:	48ae      	ldr	r0, [pc, #696]	; (8007b9c <_dtoa_r+0x2ec>)
 80078e4:	f001 fc90 	bl	8009208 <__assert_func>
 80078e8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80078ec:	6005      	str	r5, [r0, #0]
 80078ee:	60c5      	str	r5, [r0, #12]
 80078f0:	69e3      	ldr	r3, [r4, #28]
 80078f2:	6819      	ldr	r1, [r3, #0]
 80078f4:	b151      	cbz	r1, 800790c <_dtoa_r+0x5c>
 80078f6:	685a      	ldr	r2, [r3, #4]
 80078f8:	604a      	str	r2, [r1, #4]
 80078fa:	2301      	movs	r3, #1
 80078fc:	4093      	lsls	r3, r2
 80078fe:	608b      	str	r3, [r1, #8]
 8007900:	4620      	mov	r0, r4
 8007902:	f000 ff07 	bl	8008714 <_Bfree>
 8007906:	69e3      	ldr	r3, [r4, #28]
 8007908:	2200      	movs	r2, #0
 800790a:	601a      	str	r2, [r3, #0]
 800790c:	1e3b      	subs	r3, r7, #0
 800790e:	bfbb      	ittet	lt
 8007910:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007914:	9303      	strlt	r3, [sp, #12]
 8007916:	2300      	movge	r3, #0
 8007918:	2201      	movlt	r2, #1
 800791a:	bfac      	ite	ge
 800791c:	f8c8 3000 	strge.w	r3, [r8]
 8007920:	f8c8 2000 	strlt.w	r2, [r8]
 8007924:	4b9e      	ldr	r3, [pc, #632]	; (8007ba0 <_dtoa_r+0x2f0>)
 8007926:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800792a:	ea33 0308 	bics.w	r3, r3, r8
 800792e:	d11b      	bne.n	8007968 <_dtoa_r+0xb8>
 8007930:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007932:	f242 730f 	movw	r3, #9999	; 0x270f
 8007936:	6013      	str	r3, [r2, #0]
 8007938:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800793c:	4333      	orrs	r3, r6
 800793e:	f000 8593 	beq.w	8008468 <_dtoa_r+0xbb8>
 8007942:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007944:	b963      	cbnz	r3, 8007960 <_dtoa_r+0xb0>
 8007946:	4b97      	ldr	r3, [pc, #604]	; (8007ba4 <_dtoa_r+0x2f4>)
 8007948:	e027      	b.n	800799a <_dtoa_r+0xea>
 800794a:	4b97      	ldr	r3, [pc, #604]	; (8007ba8 <_dtoa_r+0x2f8>)
 800794c:	9300      	str	r3, [sp, #0]
 800794e:	3308      	adds	r3, #8
 8007950:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007952:	6013      	str	r3, [r2, #0]
 8007954:	9800      	ldr	r0, [sp, #0]
 8007956:	b013      	add	sp, #76	; 0x4c
 8007958:	ecbd 8b04 	vpop	{d8-d9}
 800795c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007960:	4b90      	ldr	r3, [pc, #576]	; (8007ba4 <_dtoa_r+0x2f4>)
 8007962:	9300      	str	r3, [sp, #0]
 8007964:	3303      	adds	r3, #3
 8007966:	e7f3      	b.n	8007950 <_dtoa_r+0xa0>
 8007968:	ed9d 7b02 	vldr	d7, [sp, #8]
 800796c:	2200      	movs	r2, #0
 800796e:	ec51 0b17 	vmov	r0, r1, d7
 8007972:	eeb0 8a47 	vmov.f32	s16, s14
 8007976:	eef0 8a67 	vmov.f32	s17, s15
 800797a:	2300      	movs	r3, #0
 800797c:	f7f9 f8a4 	bl	8000ac8 <__aeabi_dcmpeq>
 8007980:	4681      	mov	r9, r0
 8007982:	b160      	cbz	r0, 800799e <_dtoa_r+0xee>
 8007984:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007986:	2301      	movs	r3, #1
 8007988:	6013      	str	r3, [r2, #0]
 800798a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800798c:	2b00      	cmp	r3, #0
 800798e:	f000 8568 	beq.w	8008462 <_dtoa_r+0xbb2>
 8007992:	4b86      	ldr	r3, [pc, #536]	; (8007bac <_dtoa_r+0x2fc>)
 8007994:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007996:	6013      	str	r3, [r2, #0]
 8007998:	3b01      	subs	r3, #1
 800799a:	9300      	str	r3, [sp, #0]
 800799c:	e7da      	b.n	8007954 <_dtoa_r+0xa4>
 800799e:	aa10      	add	r2, sp, #64	; 0x40
 80079a0:	a911      	add	r1, sp, #68	; 0x44
 80079a2:	4620      	mov	r0, r4
 80079a4:	eeb0 0a48 	vmov.f32	s0, s16
 80079a8:	eef0 0a68 	vmov.f32	s1, s17
 80079ac:	f001 f994 	bl	8008cd8 <__d2b>
 80079b0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80079b4:	4682      	mov	sl, r0
 80079b6:	2d00      	cmp	r5, #0
 80079b8:	d07f      	beq.n	8007aba <_dtoa_r+0x20a>
 80079ba:	ee18 3a90 	vmov	r3, s17
 80079be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80079c2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80079c6:	ec51 0b18 	vmov	r0, r1, d8
 80079ca:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80079ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80079d2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80079d6:	4619      	mov	r1, r3
 80079d8:	2200      	movs	r2, #0
 80079da:	4b75      	ldr	r3, [pc, #468]	; (8007bb0 <_dtoa_r+0x300>)
 80079dc:	f7f8 fc54 	bl	8000288 <__aeabi_dsub>
 80079e0:	a367      	add	r3, pc, #412	; (adr r3, 8007b80 <_dtoa_r+0x2d0>)
 80079e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e6:	f7f8 fe07 	bl	80005f8 <__aeabi_dmul>
 80079ea:	a367      	add	r3, pc, #412	; (adr r3, 8007b88 <_dtoa_r+0x2d8>)
 80079ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079f0:	f7f8 fc4c 	bl	800028c <__adddf3>
 80079f4:	4606      	mov	r6, r0
 80079f6:	4628      	mov	r0, r5
 80079f8:	460f      	mov	r7, r1
 80079fa:	f7f8 fd93 	bl	8000524 <__aeabi_i2d>
 80079fe:	a364      	add	r3, pc, #400	; (adr r3, 8007b90 <_dtoa_r+0x2e0>)
 8007a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a04:	f7f8 fdf8 	bl	80005f8 <__aeabi_dmul>
 8007a08:	4602      	mov	r2, r0
 8007a0a:	460b      	mov	r3, r1
 8007a0c:	4630      	mov	r0, r6
 8007a0e:	4639      	mov	r1, r7
 8007a10:	f7f8 fc3c 	bl	800028c <__adddf3>
 8007a14:	4606      	mov	r6, r0
 8007a16:	460f      	mov	r7, r1
 8007a18:	f7f9 f89e 	bl	8000b58 <__aeabi_d2iz>
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	4683      	mov	fp, r0
 8007a20:	2300      	movs	r3, #0
 8007a22:	4630      	mov	r0, r6
 8007a24:	4639      	mov	r1, r7
 8007a26:	f7f9 f859 	bl	8000adc <__aeabi_dcmplt>
 8007a2a:	b148      	cbz	r0, 8007a40 <_dtoa_r+0x190>
 8007a2c:	4658      	mov	r0, fp
 8007a2e:	f7f8 fd79 	bl	8000524 <__aeabi_i2d>
 8007a32:	4632      	mov	r2, r6
 8007a34:	463b      	mov	r3, r7
 8007a36:	f7f9 f847 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a3a:	b908      	cbnz	r0, 8007a40 <_dtoa_r+0x190>
 8007a3c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007a40:	f1bb 0f16 	cmp.w	fp, #22
 8007a44:	d857      	bhi.n	8007af6 <_dtoa_r+0x246>
 8007a46:	4b5b      	ldr	r3, [pc, #364]	; (8007bb4 <_dtoa_r+0x304>)
 8007a48:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a50:	ec51 0b18 	vmov	r0, r1, d8
 8007a54:	f7f9 f842 	bl	8000adc <__aeabi_dcmplt>
 8007a58:	2800      	cmp	r0, #0
 8007a5a:	d04e      	beq.n	8007afa <_dtoa_r+0x24a>
 8007a5c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007a60:	2300      	movs	r3, #0
 8007a62:	930c      	str	r3, [sp, #48]	; 0x30
 8007a64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007a66:	1b5b      	subs	r3, r3, r5
 8007a68:	1e5a      	subs	r2, r3, #1
 8007a6a:	bf45      	ittet	mi
 8007a6c:	f1c3 0301 	rsbmi	r3, r3, #1
 8007a70:	9305      	strmi	r3, [sp, #20]
 8007a72:	2300      	movpl	r3, #0
 8007a74:	2300      	movmi	r3, #0
 8007a76:	9206      	str	r2, [sp, #24]
 8007a78:	bf54      	ite	pl
 8007a7a:	9305      	strpl	r3, [sp, #20]
 8007a7c:	9306      	strmi	r3, [sp, #24]
 8007a7e:	f1bb 0f00 	cmp.w	fp, #0
 8007a82:	db3c      	blt.n	8007afe <_dtoa_r+0x24e>
 8007a84:	9b06      	ldr	r3, [sp, #24]
 8007a86:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8007a8a:	445b      	add	r3, fp
 8007a8c:	9306      	str	r3, [sp, #24]
 8007a8e:	2300      	movs	r3, #0
 8007a90:	9308      	str	r3, [sp, #32]
 8007a92:	9b07      	ldr	r3, [sp, #28]
 8007a94:	2b09      	cmp	r3, #9
 8007a96:	d868      	bhi.n	8007b6a <_dtoa_r+0x2ba>
 8007a98:	2b05      	cmp	r3, #5
 8007a9a:	bfc4      	itt	gt
 8007a9c:	3b04      	subgt	r3, #4
 8007a9e:	9307      	strgt	r3, [sp, #28]
 8007aa0:	9b07      	ldr	r3, [sp, #28]
 8007aa2:	f1a3 0302 	sub.w	r3, r3, #2
 8007aa6:	bfcc      	ite	gt
 8007aa8:	2500      	movgt	r5, #0
 8007aaa:	2501      	movle	r5, #1
 8007aac:	2b03      	cmp	r3, #3
 8007aae:	f200 8085 	bhi.w	8007bbc <_dtoa_r+0x30c>
 8007ab2:	e8df f003 	tbb	[pc, r3]
 8007ab6:	3b2e      	.short	0x3b2e
 8007ab8:	5839      	.short	0x5839
 8007aba:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007abe:	441d      	add	r5, r3
 8007ac0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007ac4:	2b20      	cmp	r3, #32
 8007ac6:	bfc1      	itttt	gt
 8007ac8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007acc:	fa08 f803 	lslgt.w	r8, r8, r3
 8007ad0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007ad4:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007ad8:	bfd6      	itet	le
 8007ada:	f1c3 0320 	rsble	r3, r3, #32
 8007ade:	ea48 0003 	orrgt.w	r0, r8, r3
 8007ae2:	fa06 f003 	lslle.w	r0, r6, r3
 8007ae6:	f7f8 fd0d 	bl	8000504 <__aeabi_ui2d>
 8007aea:	2201      	movs	r2, #1
 8007aec:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007af0:	3d01      	subs	r5, #1
 8007af2:	920e      	str	r2, [sp, #56]	; 0x38
 8007af4:	e76f      	b.n	80079d6 <_dtoa_r+0x126>
 8007af6:	2301      	movs	r3, #1
 8007af8:	e7b3      	b.n	8007a62 <_dtoa_r+0x1b2>
 8007afa:	900c      	str	r0, [sp, #48]	; 0x30
 8007afc:	e7b2      	b.n	8007a64 <_dtoa_r+0x1b4>
 8007afe:	9b05      	ldr	r3, [sp, #20]
 8007b00:	eba3 030b 	sub.w	r3, r3, fp
 8007b04:	9305      	str	r3, [sp, #20]
 8007b06:	f1cb 0300 	rsb	r3, fp, #0
 8007b0a:	9308      	str	r3, [sp, #32]
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b10:	e7bf      	b.n	8007a92 <_dtoa_r+0x1e2>
 8007b12:	2300      	movs	r3, #0
 8007b14:	9309      	str	r3, [sp, #36]	; 0x24
 8007b16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	dc52      	bgt.n	8007bc2 <_dtoa_r+0x312>
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	9301      	str	r3, [sp, #4]
 8007b20:	9304      	str	r3, [sp, #16]
 8007b22:	461a      	mov	r2, r3
 8007b24:	920a      	str	r2, [sp, #40]	; 0x28
 8007b26:	e00b      	b.n	8007b40 <_dtoa_r+0x290>
 8007b28:	2301      	movs	r3, #1
 8007b2a:	e7f3      	b.n	8007b14 <_dtoa_r+0x264>
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	9309      	str	r3, [sp, #36]	; 0x24
 8007b30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b32:	445b      	add	r3, fp
 8007b34:	9301      	str	r3, [sp, #4]
 8007b36:	3301      	adds	r3, #1
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	9304      	str	r3, [sp, #16]
 8007b3c:	bfb8      	it	lt
 8007b3e:	2301      	movlt	r3, #1
 8007b40:	69e0      	ldr	r0, [r4, #28]
 8007b42:	2100      	movs	r1, #0
 8007b44:	2204      	movs	r2, #4
 8007b46:	f102 0614 	add.w	r6, r2, #20
 8007b4a:	429e      	cmp	r6, r3
 8007b4c:	d93d      	bls.n	8007bca <_dtoa_r+0x31a>
 8007b4e:	6041      	str	r1, [r0, #4]
 8007b50:	4620      	mov	r0, r4
 8007b52:	f000 fd9f 	bl	8008694 <_Balloc>
 8007b56:	9000      	str	r0, [sp, #0]
 8007b58:	2800      	cmp	r0, #0
 8007b5a:	d139      	bne.n	8007bd0 <_dtoa_r+0x320>
 8007b5c:	4b16      	ldr	r3, [pc, #88]	; (8007bb8 <_dtoa_r+0x308>)
 8007b5e:	4602      	mov	r2, r0
 8007b60:	f240 11af 	movw	r1, #431	; 0x1af
 8007b64:	e6bd      	b.n	80078e2 <_dtoa_r+0x32>
 8007b66:	2301      	movs	r3, #1
 8007b68:	e7e1      	b.n	8007b2e <_dtoa_r+0x27e>
 8007b6a:	2501      	movs	r5, #1
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	9307      	str	r3, [sp, #28]
 8007b70:	9509      	str	r5, [sp, #36]	; 0x24
 8007b72:	f04f 33ff 	mov.w	r3, #4294967295
 8007b76:	9301      	str	r3, [sp, #4]
 8007b78:	9304      	str	r3, [sp, #16]
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	2312      	movs	r3, #18
 8007b7e:	e7d1      	b.n	8007b24 <_dtoa_r+0x274>
 8007b80:	636f4361 	.word	0x636f4361
 8007b84:	3fd287a7 	.word	0x3fd287a7
 8007b88:	8b60c8b3 	.word	0x8b60c8b3
 8007b8c:	3fc68a28 	.word	0x3fc68a28
 8007b90:	509f79fb 	.word	0x509f79fb
 8007b94:	3fd34413 	.word	0x3fd34413
 8007b98:	08009949 	.word	0x08009949
 8007b9c:	08009960 	.word	0x08009960
 8007ba0:	7ff00000 	.word	0x7ff00000
 8007ba4:	08009945 	.word	0x08009945
 8007ba8:	0800993c 	.word	0x0800993c
 8007bac:	08009919 	.word	0x08009919
 8007bb0:	3ff80000 	.word	0x3ff80000
 8007bb4:	08009a50 	.word	0x08009a50
 8007bb8:	080099b8 	.word	0x080099b8
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	9309      	str	r3, [sp, #36]	; 0x24
 8007bc0:	e7d7      	b.n	8007b72 <_dtoa_r+0x2c2>
 8007bc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bc4:	9301      	str	r3, [sp, #4]
 8007bc6:	9304      	str	r3, [sp, #16]
 8007bc8:	e7ba      	b.n	8007b40 <_dtoa_r+0x290>
 8007bca:	3101      	adds	r1, #1
 8007bcc:	0052      	lsls	r2, r2, #1
 8007bce:	e7ba      	b.n	8007b46 <_dtoa_r+0x296>
 8007bd0:	69e3      	ldr	r3, [r4, #28]
 8007bd2:	9a00      	ldr	r2, [sp, #0]
 8007bd4:	601a      	str	r2, [r3, #0]
 8007bd6:	9b04      	ldr	r3, [sp, #16]
 8007bd8:	2b0e      	cmp	r3, #14
 8007bda:	f200 80a8 	bhi.w	8007d2e <_dtoa_r+0x47e>
 8007bde:	2d00      	cmp	r5, #0
 8007be0:	f000 80a5 	beq.w	8007d2e <_dtoa_r+0x47e>
 8007be4:	f1bb 0f00 	cmp.w	fp, #0
 8007be8:	dd38      	ble.n	8007c5c <_dtoa_r+0x3ac>
 8007bea:	4bc0      	ldr	r3, [pc, #768]	; (8007eec <_dtoa_r+0x63c>)
 8007bec:	f00b 020f 	and.w	r2, fp, #15
 8007bf0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007bf4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007bf8:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007bfc:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007c00:	d019      	beq.n	8007c36 <_dtoa_r+0x386>
 8007c02:	4bbb      	ldr	r3, [pc, #748]	; (8007ef0 <_dtoa_r+0x640>)
 8007c04:	ec51 0b18 	vmov	r0, r1, d8
 8007c08:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007c0c:	f7f8 fe1e 	bl	800084c <__aeabi_ddiv>
 8007c10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c14:	f008 080f 	and.w	r8, r8, #15
 8007c18:	2503      	movs	r5, #3
 8007c1a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007ef0 <_dtoa_r+0x640>
 8007c1e:	f1b8 0f00 	cmp.w	r8, #0
 8007c22:	d10a      	bne.n	8007c3a <_dtoa_r+0x38a>
 8007c24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c28:	4632      	mov	r2, r6
 8007c2a:	463b      	mov	r3, r7
 8007c2c:	f7f8 fe0e 	bl	800084c <__aeabi_ddiv>
 8007c30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c34:	e02b      	b.n	8007c8e <_dtoa_r+0x3de>
 8007c36:	2502      	movs	r5, #2
 8007c38:	e7ef      	b.n	8007c1a <_dtoa_r+0x36a>
 8007c3a:	f018 0f01 	tst.w	r8, #1
 8007c3e:	d008      	beq.n	8007c52 <_dtoa_r+0x3a2>
 8007c40:	4630      	mov	r0, r6
 8007c42:	4639      	mov	r1, r7
 8007c44:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007c48:	f7f8 fcd6 	bl	80005f8 <__aeabi_dmul>
 8007c4c:	3501      	adds	r5, #1
 8007c4e:	4606      	mov	r6, r0
 8007c50:	460f      	mov	r7, r1
 8007c52:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007c56:	f109 0908 	add.w	r9, r9, #8
 8007c5a:	e7e0      	b.n	8007c1e <_dtoa_r+0x36e>
 8007c5c:	f000 809f 	beq.w	8007d9e <_dtoa_r+0x4ee>
 8007c60:	f1cb 0600 	rsb	r6, fp, #0
 8007c64:	4ba1      	ldr	r3, [pc, #644]	; (8007eec <_dtoa_r+0x63c>)
 8007c66:	4fa2      	ldr	r7, [pc, #648]	; (8007ef0 <_dtoa_r+0x640>)
 8007c68:	f006 020f 	and.w	r2, r6, #15
 8007c6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c74:	ec51 0b18 	vmov	r0, r1, d8
 8007c78:	f7f8 fcbe 	bl	80005f8 <__aeabi_dmul>
 8007c7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c80:	1136      	asrs	r6, r6, #4
 8007c82:	2300      	movs	r3, #0
 8007c84:	2502      	movs	r5, #2
 8007c86:	2e00      	cmp	r6, #0
 8007c88:	d17e      	bne.n	8007d88 <_dtoa_r+0x4d8>
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d1d0      	bne.n	8007c30 <_dtoa_r+0x380>
 8007c8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c90:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	f000 8084 	beq.w	8007da2 <_dtoa_r+0x4f2>
 8007c9a:	4b96      	ldr	r3, [pc, #600]	; (8007ef4 <_dtoa_r+0x644>)
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	4640      	mov	r0, r8
 8007ca0:	4649      	mov	r1, r9
 8007ca2:	f7f8 ff1b 	bl	8000adc <__aeabi_dcmplt>
 8007ca6:	2800      	cmp	r0, #0
 8007ca8:	d07b      	beq.n	8007da2 <_dtoa_r+0x4f2>
 8007caa:	9b04      	ldr	r3, [sp, #16]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d078      	beq.n	8007da2 <_dtoa_r+0x4f2>
 8007cb0:	9b01      	ldr	r3, [sp, #4]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	dd39      	ble.n	8007d2a <_dtoa_r+0x47a>
 8007cb6:	4b90      	ldr	r3, [pc, #576]	; (8007ef8 <_dtoa_r+0x648>)
 8007cb8:	2200      	movs	r2, #0
 8007cba:	4640      	mov	r0, r8
 8007cbc:	4649      	mov	r1, r9
 8007cbe:	f7f8 fc9b 	bl	80005f8 <__aeabi_dmul>
 8007cc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007cc6:	9e01      	ldr	r6, [sp, #4]
 8007cc8:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007ccc:	3501      	adds	r5, #1
 8007cce:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007cd2:	4628      	mov	r0, r5
 8007cd4:	f7f8 fc26 	bl	8000524 <__aeabi_i2d>
 8007cd8:	4642      	mov	r2, r8
 8007cda:	464b      	mov	r3, r9
 8007cdc:	f7f8 fc8c 	bl	80005f8 <__aeabi_dmul>
 8007ce0:	4b86      	ldr	r3, [pc, #536]	; (8007efc <_dtoa_r+0x64c>)
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	f7f8 fad2 	bl	800028c <__adddf3>
 8007ce8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007cec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007cf0:	9303      	str	r3, [sp, #12]
 8007cf2:	2e00      	cmp	r6, #0
 8007cf4:	d158      	bne.n	8007da8 <_dtoa_r+0x4f8>
 8007cf6:	4b82      	ldr	r3, [pc, #520]	; (8007f00 <_dtoa_r+0x650>)
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	4640      	mov	r0, r8
 8007cfc:	4649      	mov	r1, r9
 8007cfe:	f7f8 fac3 	bl	8000288 <__aeabi_dsub>
 8007d02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d06:	4680      	mov	r8, r0
 8007d08:	4689      	mov	r9, r1
 8007d0a:	f7f8 ff05 	bl	8000b18 <__aeabi_dcmpgt>
 8007d0e:	2800      	cmp	r0, #0
 8007d10:	f040 8296 	bne.w	8008240 <_dtoa_r+0x990>
 8007d14:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007d18:	4640      	mov	r0, r8
 8007d1a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007d1e:	4649      	mov	r1, r9
 8007d20:	f7f8 fedc 	bl	8000adc <__aeabi_dcmplt>
 8007d24:	2800      	cmp	r0, #0
 8007d26:	f040 8289 	bne.w	800823c <_dtoa_r+0x98c>
 8007d2a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007d2e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	f2c0 814e 	blt.w	8007fd2 <_dtoa_r+0x722>
 8007d36:	f1bb 0f0e 	cmp.w	fp, #14
 8007d3a:	f300 814a 	bgt.w	8007fd2 <_dtoa_r+0x722>
 8007d3e:	4b6b      	ldr	r3, [pc, #428]	; (8007eec <_dtoa_r+0x63c>)
 8007d40:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007d44:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007d48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	f280 80dc 	bge.w	8007f08 <_dtoa_r+0x658>
 8007d50:	9b04      	ldr	r3, [sp, #16]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	f300 80d8 	bgt.w	8007f08 <_dtoa_r+0x658>
 8007d58:	f040 826f 	bne.w	800823a <_dtoa_r+0x98a>
 8007d5c:	4b68      	ldr	r3, [pc, #416]	; (8007f00 <_dtoa_r+0x650>)
 8007d5e:	2200      	movs	r2, #0
 8007d60:	4640      	mov	r0, r8
 8007d62:	4649      	mov	r1, r9
 8007d64:	f7f8 fc48 	bl	80005f8 <__aeabi_dmul>
 8007d68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d6c:	f7f8 feca 	bl	8000b04 <__aeabi_dcmpge>
 8007d70:	9e04      	ldr	r6, [sp, #16]
 8007d72:	4637      	mov	r7, r6
 8007d74:	2800      	cmp	r0, #0
 8007d76:	f040 8245 	bne.w	8008204 <_dtoa_r+0x954>
 8007d7a:	9d00      	ldr	r5, [sp, #0]
 8007d7c:	2331      	movs	r3, #49	; 0x31
 8007d7e:	f805 3b01 	strb.w	r3, [r5], #1
 8007d82:	f10b 0b01 	add.w	fp, fp, #1
 8007d86:	e241      	b.n	800820c <_dtoa_r+0x95c>
 8007d88:	07f2      	lsls	r2, r6, #31
 8007d8a:	d505      	bpl.n	8007d98 <_dtoa_r+0x4e8>
 8007d8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d90:	f7f8 fc32 	bl	80005f8 <__aeabi_dmul>
 8007d94:	3501      	adds	r5, #1
 8007d96:	2301      	movs	r3, #1
 8007d98:	1076      	asrs	r6, r6, #1
 8007d9a:	3708      	adds	r7, #8
 8007d9c:	e773      	b.n	8007c86 <_dtoa_r+0x3d6>
 8007d9e:	2502      	movs	r5, #2
 8007da0:	e775      	b.n	8007c8e <_dtoa_r+0x3de>
 8007da2:	9e04      	ldr	r6, [sp, #16]
 8007da4:	465f      	mov	r7, fp
 8007da6:	e792      	b.n	8007cce <_dtoa_r+0x41e>
 8007da8:	9900      	ldr	r1, [sp, #0]
 8007daa:	4b50      	ldr	r3, [pc, #320]	; (8007eec <_dtoa_r+0x63c>)
 8007dac:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007db0:	4431      	add	r1, r6
 8007db2:	9102      	str	r1, [sp, #8]
 8007db4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007db6:	eeb0 9a47 	vmov.f32	s18, s14
 8007dba:	eef0 9a67 	vmov.f32	s19, s15
 8007dbe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007dc2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007dc6:	2900      	cmp	r1, #0
 8007dc8:	d044      	beq.n	8007e54 <_dtoa_r+0x5a4>
 8007dca:	494e      	ldr	r1, [pc, #312]	; (8007f04 <_dtoa_r+0x654>)
 8007dcc:	2000      	movs	r0, #0
 8007dce:	f7f8 fd3d 	bl	800084c <__aeabi_ddiv>
 8007dd2:	ec53 2b19 	vmov	r2, r3, d9
 8007dd6:	f7f8 fa57 	bl	8000288 <__aeabi_dsub>
 8007dda:	9d00      	ldr	r5, [sp, #0]
 8007ddc:	ec41 0b19 	vmov	d9, r0, r1
 8007de0:	4649      	mov	r1, r9
 8007de2:	4640      	mov	r0, r8
 8007de4:	f7f8 feb8 	bl	8000b58 <__aeabi_d2iz>
 8007de8:	4606      	mov	r6, r0
 8007dea:	f7f8 fb9b 	bl	8000524 <__aeabi_i2d>
 8007dee:	4602      	mov	r2, r0
 8007df0:	460b      	mov	r3, r1
 8007df2:	4640      	mov	r0, r8
 8007df4:	4649      	mov	r1, r9
 8007df6:	f7f8 fa47 	bl	8000288 <__aeabi_dsub>
 8007dfa:	3630      	adds	r6, #48	; 0x30
 8007dfc:	f805 6b01 	strb.w	r6, [r5], #1
 8007e00:	ec53 2b19 	vmov	r2, r3, d9
 8007e04:	4680      	mov	r8, r0
 8007e06:	4689      	mov	r9, r1
 8007e08:	f7f8 fe68 	bl	8000adc <__aeabi_dcmplt>
 8007e0c:	2800      	cmp	r0, #0
 8007e0e:	d164      	bne.n	8007eda <_dtoa_r+0x62a>
 8007e10:	4642      	mov	r2, r8
 8007e12:	464b      	mov	r3, r9
 8007e14:	4937      	ldr	r1, [pc, #220]	; (8007ef4 <_dtoa_r+0x644>)
 8007e16:	2000      	movs	r0, #0
 8007e18:	f7f8 fa36 	bl	8000288 <__aeabi_dsub>
 8007e1c:	ec53 2b19 	vmov	r2, r3, d9
 8007e20:	f7f8 fe5c 	bl	8000adc <__aeabi_dcmplt>
 8007e24:	2800      	cmp	r0, #0
 8007e26:	f040 80b6 	bne.w	8007f96 <_dtoa_r+0x6e6>
 8007e2a:	9b02      	ldr	r3, [sp, #8]
 8007e2c:	429d      	cmp	r5, r3
 8007e2e:	f43f af7c 	beq.w	8007d2a <_dtoa_r+0x47a>
 8007e32:	4b31      	ldr	r3, [pc, #196]	; (8007ef8 <_dtoa_r+0x648>)
 8007e34:	ec51 0b19 	vmov	r0, r1, d9
 8007e38:	2200      	movs	r2, #0
 8007e3a:	f7f8 fbdd 	bl	80005f8 <__aeabi_dmul>
 8007e3e:	4b2e      	ldr	r3, [pc, #184]	; (8007ef8 <_dtoa_r+0x648>)
 8007e40:	ec41 0b19 	vmov	d9, r0, r1
 8007e44:	2200      	movs	r2, #0
 8007e46:	4640      	mov	r0, r8
 8007e48:	4649      	mov	r1, r9
 8007e4a:	f7f8 fbd5 	bl	80005f8 <__aeabi_dmul>
 8007e4e:	4680      	mov	r8, r0
 8007e50:	4689      	mov	r9, r1
 8007e52:	e7c5      	b.n	8007de0 <_dtoa_r+0x530>
 8007e54:	ec51 0b17 	vmov	r0, r1, d7
 8007e58:	f7f8 fbce 	bl	80005f8 <__aeabi_dmul>
 8007e5c:	9b02      	ldr	r3, [sp, #8]
 8007e5e:	9d00      	ldr	r5, [sp, #0]
 8007e60:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e62:	ec41 0b19 	vmov	d9, r0, r1
 8007e66:	4649      	mov	r1, r9
 8007e68:	4640      	mov	r0, r8
 8007e6a:	f7f8 fe75 	bl	8000b58 <__aeabi_d2iz>
 8007e6e:	4606      	mov	r6, r0
 8007e70:	f7f8 fb58 	bl	8000524 <__aeabi_i2d>
 8007e74:	3630      	adds	r6, #48	; 0x30
 8007e76:	4602      	mov	r2, r0
 8007e78:	460b      	mov	r3, r1
 8007e7a:	4640      	mov	r0, r8
 8007e7c:	4649      	mov	r1, r9
 8007e7e:	f7f8 fa03 	bl	8000288 <__aeabi_dsub>
 8007e82:	f805 6b01 	strb.w	r6, [r5], #1
 8007e86:	9b02      	ldr	r3, [sp, #8]
 8007e88:	429d      	cmp	r5, r3
 8007e8a:	4680      	mov	r8, r0
 8007e8c:	4689      	mov	r9, r1
 8007e8e:	f04f 0200 	mov.w	r2, #0
 8007e92:	d124      	bne.n	8007ede <_dtoa_r+0x62e>
 8007e94:	4b1b      	ldr	r3, [pc, #108]	; (8007f04 <_dtoa_r+0x654>)
 8007e96:	ec51 0b19 	vmov	r0, r1, d9
 8007e9a:	f7f8 f9f7 	bl	800028c <__adddf3>
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	460b      	mov	r3, r1
 8007ea2:	4640      	mov	r0, r8
 8007ea4:	4649      	mov	r1, r9
 8007ea6:	f7f8 fe37 	bl	8000b18 <__aeabi_dcmpgt>
 8007eaa:	2800      	cmp	r0, #0
 8007eac:	d173      	bne.n	8007f96 <_dtoa_r+0x6e6>
 8007eae:	ec53 2b19 	vmov	r2, r3, d9
 8007eb2:	4914      	ldr	r1, [pc, #80]	; (8007f04 <_dtoa_r+0x654>)
 8007eb4:	2000      	movs	r0, #0
 8007eb6:	f7f8 f9e7 	bl	8000288 <__aeabi_dsub>
 8007eba:	4602      	mov	r2, r0
 8007ebc:	460b      	mov	r3, r1
 8007ebe:	4640      	mov	r0, r8
 8007ec0:	4649      	mov	r1, r9
 8007ec2:	f7f8 fe0b 	bl	8000adc <__aeabi_dcmplt>
 8007ec6:	2800      	cmp	r0, #0
 8007ec8:	f43f af2f 	beq.w	8007d2a <_dtoa_r+0x47a>
 8007ecc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007ece:	1e6b      	subs	r3, r5, #1
 8007ed0:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ed2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007ed6:	2b30      	cmp	r3, #48	; 0x30
 8007ed8:	d0f8      	beq.n	8007ecc <_dtoa_r+0x61c>
 8007eda:	46bb      	mov	fp, r7
 8007edc:	e04a      	b.n	8007f74 <_dtoa_r+0x6c4>
 8007ede:	4b06      	ldr	r3, [pc, #24]	; (8007ef8 <_dtoa_r+0x648>)
 8007ee0:	f7f8 fb8a 	bl	80005f8 <__aeabi_dmul>
 8007ee4:	4680      	mov	r8, r0
 8007ee6:	4689      	mov	r9, r1
 8007ee8:	e7bd      	b.n	8007e66 <_dtoa_r+0x5b6>
 8007eea:	bf00      	nop
 8007eec:	08009a50 	.word	0x08009a50
 8007ef0:	08009a28 	.word	0x08009a28
 8007ef4:	3ff00000 	.word	0x3ff00000
 8007ef8:	40240000 	.word	0x40240000
 8007efc:	401c0000 	.word	0x401c0000
 8007f00:	40140000 	.word	0x40140000
 8007f04:	3fe00000 	.word	0x3fe00000
 8007f08:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007f0c:	9d00      	ldr	r5, [sp, #0]
 8007f0e:	4642      	mov	r2, r8
 8007f10:	464b      	mov	r3, r9
 8007f12:	4630      	mov	r0, r6
 8007f14:	4639      	mov	r1, r7
 8007f16:	f7f8 fc99 	bl	800084c <__aeabi_ddiv>
 8007f1a:	f7f8 fe1d 	bl	8000b58 <__aeabi_d2iz>
 8007f1e:	9001      	str	r0, [sp, #4]
 8007f20:	f7f8 fb00 	bl	8000524 <__aeabi_i2d>
 8007f24:	4642      	mov	r2, r8
 8007f26:	464b      	mov	r3, r9
 8007f28:	f7f8 fb66 	bl	80005f8 <__aeabi_dmul>
 8007f2c:	4602      	mov	r2, r0
 8007f2e:	460b      	mov	r3, r1
 8007f30:	4630      	mov	r0, r6
 8007f32:	4639      	mov	r1, r7
 8007f34:	f7f8 f9a8 	bl	8000288 <__aeabi_dsub>
 8007f38:	9e01      	ldr	r6, [sp, #4]
 8007f3a:	9f04      	ldr	r7, [sp, #16]
 8007f3c:	3630      	adds	r6, #48	; 0x30
 8007f3e:	f805 6b01 	strb.w	r6, [r5], #1
 8007f42:	9e00      	ldr	r6, [sp, #0]
 8007f44:	1bae      	subs	r6, r5, r6
 8007f46:	42b7      	cmp	r7, r6
 8007f48:	4602      	mov	r2, r0
 8007f4a:	460b      	mov	r3, r1
 8007f4c:	d134      	bne.n	8007fb8 <_dtoa_r+0x708>
 8007f4e:	f7f8 f99d 	bl	800028c <__adddf3>
 8007f52:	4642      	mov	r2, r8
 8007f54:	464b      	mov	r3, r9
 8007f56:	4606      	mov	r6, r0
 8007f58:	460f      	mov	r7, r1
 8007f5a:	f7f8 fddd 	bl	8000b18 <__aeabi_dcmpgt>
 8007f5e:	b9c8      	cbnz	r0, 8007f94 <_dtoa_r+0x6e4>
 8007f60:	4642      	mov	r2, r8
 8007f62:	464b      	mov	r3, r9
 8007f64:	4630      	mov	r0, r6
 8007f66:	4639      	mov	r1, r7
 8007f68:	f7f8 fdae 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f6c:	b110      	cbz	r0, 8007f74 <_dtoa_r+0x6c4>
 8007f6e:	9b01      	ldr	r3, [sp, #4]
 8007f70:	07db      	lsls	r3, r3, #31
 8007f72:	d40f      	bmi.n	8007f94 <_dtoa_r+0x6e4>
 8007f74:	4651      	mov	r1, sl
 8007f76:	4620      	mov	r0, r4
 8007f78:	f000 fbcc 	bl	8008714 <_Bfree>
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007f80:	702b      	strb	r3, [r5, #0]
 8007f82:	f10b 0301 	add.w	r3, fp, #1
 8007f86:	6013      	str	r3, [r2, #0]
 8007f88:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	f43f ace2 	beq.w	8007954 <_dtoa_r+0xa4>
 8007f90:	601d      	str	r5, [r3, #0]
 8007f92:	e4df      	b.n	8007954 <_dtoa_r+0xa4>
 8007f94:	465f      	mov	r7, fp
 8007f96:	462b      	mov	r3, r5
 8007f98:	461d      	mov	r5, r3
 8007f9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f9e:	2a39      	cmp	r2, #57	; 0x39
 8007fa0:	d106      	bne.n	8007fb0 <_dtoa_r+0x700>
 8007fa2:	9a00      	ldr	r2, [sp, #0]
 8007fa4:	429a      	cmp	r2, r3
 8007fa6:	d1f7      	bne.n	8007f98 <_dtoa_r+0x6e8>
 8007fa8:	9900      	ldr	r1, [sp, #0]
 8007faa:	2230      	movs	r2, #48	; 0x30
 8007fac:	3701      	adds	r7, #1
 8007fae:	700a      	strb	r2, [r1, #0]
 8007fb0:	781a      	ldrb	r2, [r3, #0]
 8007fb2:	3201      	adds	r2, #1
 8007fb4:	701a      	strb	r2, [r3, #0]
 8007fb6:	e790      	b.n	8007eda <_dtoa_r+0x62a>
 8007fb8:	4ba3      	ldr	r3, [pc, #652]	; (8008248 <_dtoa_r+0x998>)
 8007fba:	2200      	movs	r2, #0
 8007fbc:	f7f8 fb1c 	bl	80005f8 <__aeabi_dmul>
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	4606      	mov	r6, r0
 8007fc6:	460f      	mov	r7, r1
 8007fc8:	f7f8 fd7e 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fcc:	2800      	cmp	r0, #0
 8007fce:	d09e      	beq.n	8007f0e <_dtoa_r+0x65e>
 8007fd0:	e7d0      	b.n	8007f74 <_dtoa_r+0x6c4>
 8007fd2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fd4:	2a00      	cmp	r2, #0
 8007fd6:	f000 80ca 	beq.w	800816e <_dtoa_r+0x8be>
 8007fda:	9a07      	ldr	r2, [sp, #28]
 8007fdc:	2a01      	cmp	r2, #1
 8007fde:	f300 80ad 	bgt.w	800813c <_dtoa_r+0x88c>
 8007fe2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007fe4:	2a00      	cmp	r2, #0
 8007fe6:	f000 80a5 	beq.w	8008134 <_dtoa_r+0x884>
 8007fea:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007fee:	9e08      	ldr	r6, [sp, #32]
 8007ff0:	9d05      	ldr	r5, [sp, #20]
 8007ff2:	9a05      	ldr	r2, [sp, #20]
 8007ff4:	441a      	add	r2, r3
 8007ff6:	9205      	str	r2, [sp, #20]
 8007ff8:	9a06      	ldr	r2, [sp, #24]
 8007ffa:	2101      	movs	r1, #1
 8007ffc:	441a      	add	r2, r3
 8007ffe:	4620      	mov	r0, r4
 8008000:	9206      	str	r2, [sp, #24]
 8008002:	f000 fc3d 	bl	8008880 <__i2b>
 8008006:	4607      	mov	r7, r0
 8008008:	b165      	cbz	r5, 8008024 <_dtoa_r+0x774>
 800800a:	9b06      	ldr	r3, [sp, #24]
 800800c:	2b00      	cmp	r3, #0
 800800e:	dd09      	ble.n	8008024 <_dtoa_r+0x774>
 8008010:	42ab      	cmp	r3, r5
 8008012:	9a05      	ldr	r2, [sp, #20]
 8008014:	bfa8      	it	ge
 8008016:	462b      	movge	r3, r5
 8008018:	1ad2      	subs	r2, r2, r3
 800801a:	9205      	str	r2, [sp, #20]
 800801c:	9a06      	ldr	r2, [sp, #24]
 800801e:	1aed      	subs	r5, r5, r3
 8008020:	1ad3      	subs	r3, r2, r3
 8008022:	9306      	str	r3, [sp, #24]
 8008024:	9b08      	ldr	r3, [sp, #32]
 8008026:	b1f3      	cbz	r3, 8008066 <_dtoa_r+0x7b6>
 8008028:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800802a:	2b00      	cmp	r3, #0
 800802c:	f000 80a3 	beq.w	8008176 <_dtoa_r+0x8c6>
 8008030:	2e00      	cmp	r6, #0
 8008032:	dd10      	ble.n	8008056 <_dtoa_r+0x7a6>
 8008034:	4639      	mov	r1, r7
 8008036:	4632      	mov	r2, r6
 8008038:	4620      	mov	r0, r4
 800803a:	f000 fce1 	bl	8008a00 <__pow5mult>
 800803e:	4652      	mov	r2, sl
 8008040:	4601      	mov	r1, r0
 8008042:	4607      	mov	r7, r0
 8008044:	4620      	mov	r0, r4
 8008046:	f000 fc31 	bl	80088ac <__multiply>
 800804a:	4651      	mov	r1, sl
 800804c:	4680      	mov	r8, r0
 800804e:	4620      	mov	r0, r4
 8008050:	f000 fb60 	bl	8008714 <_Bfree>
 8008054:	46c2      	mov	sl, r8
 8008056:	9b08      	ldr	r3, [sp, #32]
 8008058:	1b9a      	subs	r2, r3, r6
 800805a:	d004      	beq.n	8008066 <_dtoa_r+0x7b6>
 800805c:	4651      	mov	r1, sl
 800805e:	4620      	mov	r0, r4
 8008060:	f000 fcce 	bl	8008a00 <__pow5mult>
 8008064:	4682      	mov	sl, r0
 8008066:	2101      	movs	r1, #1
 8008068:	4620      	mov	r0, r4
 800806a:	f000 fc09 	bl	8008880 <__i2b>
 800806e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008070:	2b00      	cmp	r3, #0
 8008072:	4606      	mov	r6, r0
 8008074:	f340 8081 	ble.w	800817a <_dtoa_r+0x8ca>
 8008078:	461a      	mov	r2, r3
 800807a:	4601      	mov	r1, r0
 800807c:	4620      	mov	r0, r4
 800807e:	f000 fcbf 	bl	8008a00 <__pow5mult>
 8008082:	9b07      	ldr	r3, [sp, #28]
 8008084:	2b01      	cmp	r3, #1
 8008086:	4606      	mov	r6, r0
 8008088:	dd7a      	ble.n	8008180 <_dtoa_r+0x8d0>
 800808a:	f04f 0800 	mov.w	r8, #0
 800808e:	6933      	ldr	r3, [r6, #16]
 8008090:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008094:	6918      	ldr	r0, [r3, #16]
 8008096:	f000 fba5 	bl	80087e4 <__hi0bits>
 800809a:	f1c0 0020 	rsb	r0, r0, #32
 800809e:	9b06      	ldr	r3, [sp, #24]
 80080a0:	4418      	add	r0, r3
 80080a2:	f010 001f 	ands.w	r0, r0, #31
 80080a6:	f000 8094 	beq.w	80081d2 <_dtoa_r+0x922>
 80080aa:	f1c0 0320 	rsb	r3, r0, #32
 80080ae:	2b04      	cmp	r3, #4
 80080b0:	f340 8085 	ble.w	80081be <_dtoa_r+0x90e>
 80080b4:	9b05      	ldr	r3, [sp, #20]
 80080b6:	f1c0 001c 	rsb	r0, r0, #28
 80080ba:	4403      	add	r3, r0
 80080bc:	9305      	str	r3, [sp, #20]
 80080be:	9b06      	ldr	r3, [sp, #24]
 80080c0:	4403      	add	r3, r0
 80080c2:	4405      	add	r5, r0
 80080c4:	9306      	str	r3, [sp, #24]
 80080c6:	9b05      	ldr	r3, [sp, #20]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	dd05      	ble.n	80080d8 <_dtoa_r+0x828>
 80080cc:	4651      	mov	r1, sl
 80080ce:	461a      	mov	r2, r3
 80080d0:	4620      	mov	r0, r4
 80080d2:	f000 fcef 	bl	8008ab4 <__lshift>
 80080d6:	4682      	mov	sl, r0
 80080d8:	9b06      	ldr	r3, [sp, #24]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	dd05      	ble.n	80080ea <_dtoa_r+0x83a>
 80080de:	4631      	mov	r1, r6
 80080e0:	461a      	mov	r2, r3
 80080e2:	4620      	mov	r0, r4
 80080e4:	f000 fce6 	bl	8008ab4 <__lshift>
 80080e8:	4606      	mov	r6, r0
 80080ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d072      	beq.n	80081d6 <_dtoa_r+0x926>
 80080f0:	4631      	mov	r1, r6
 80080f2:	4650      	mov	r0, sl
 80080f4:	f000 fd4a 	bl	8008b8c <__mcmp>
 80080f8:	2800      	cmp	r0, #0
 80080fa:	da6c      	bge.n	80081d6 <_dtoa_r+0x926>
 80080fc:	2300      	movs	r3, #0
 80080fe:	4651      	mov	r1, sl
 8008100:	220a      	movs	r2, #10
 8008102:	4620      	mov	r0, r4
 8008104:	f000 fb28 	bl	8008758 <__multadd>
 8008108:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800810a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800810e:	4682      	mov	sl, r0
 8008110:	2b00      	cmp	r3, #0
 8008112:	f000 81b0 	beq.w	8008476 <_dtoa_r+0xbc6>
 8008116:	2300      	movs	r3, #0
 8008118:	4639      	mov	r1, r7
 800811a:	220a      	movs	r2, #10
 800811c:	4620      	mov	r0, r4
 800811e:	f000 fb1b 	bl	8008758 <__multadd>
 8008122:	9b01      	ldr	r3, [sp, #4]
 8008124:	2b00      	cmp	r3, #0
 8008126:	4607      	mov	r7, r0
 8008128:	f300 8096 	bgt.w	8008258 <_dtoa_r+0x9a8>
 800812c:	9b07      	ldr	r3, [sp, #28]
 800812e:	2b02      	cmp	r3, #2
 8008130:	dc59      	bgt.n	80081e6 <_dtoa_r+0x936>
 8008132:	e091      	b.n	8008258 <_dtoa_r+0x9a8>
 8008134:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008136:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800813a:	e758      	b.n	8007fee <_dtoa_r+0x73e>
 800813c:	9b04      	ldr	r3, [sp, #16]
 800813e:	1e5e      	subs	r6, r3, #1
 8008140:	9b08      	ldr	r3, [sp, #32]
 8008142:	42b3      	cmp	r3, r6
 8008144:	bfbf      	itttt	lt
 8008146:	9b08      	ldrlt	r3, [sp, #32]
 8008148:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800814a:	9608      	strlt	r6, [sp, #32]
 800814c:	1af3      	sublt	r3, r6, r3
 800814e:	bfb4      	ite	lt
 8008150:	18d2      	addlt	r2, r2, r3
 8008152:	1b9e      	subge	r6, r3, r6
 8008154:	9b04      	ldr	r3, [sp, #16]
 8008156:	bfbc      	itt	lt
 8008158:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800815a:	2600      	movlt	r6, #0
 800815c:	2b00      	cmp	r3, #0
 800815e:	bfb7      	itett	lt
 8008160:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8008164:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8008168:	1a9d      	sublt	r5, r3, r2
 800816a:	2300      	movlt	r3, #0
 800816c:	e741      	b.n	8007ff2 <_dtoa_r+0x742>
 800816e:	9e08      	ldr	r6, [sp, #32]
 8008170:	9d05      	ldr	r5, [sp, #20]
 8008172:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008174:	e748      	b.n	8008008 <_dtoa_r+0x758>
 8008176:	9a08      	ldr	r2, [sp, #32]
 8008178:	e770      	b.n	800805c <_dtoa_r+0x7ac>
 800817a:	9b07      	ldr	r3, [sp, #28]
 800817c:	2b01      	cmp	r3, #1
 800817e:	dc19      	bgt.n	80081b4 <_dtoa_r+0x904>
 8008180:	9b02      	ldr	r3, [sp, #8]
 8008182:	b9bb      	cbnz	r3, 80081b4 <_dtoa_r+0x904>
 8008184:	9b03      	ldr	r3, [sp, #12]
 8008186:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800818a:	b99b      	cbnz	r3, 80081b4 <_dtoa_r+0x904>
 800818c:	9b03      	ldr	r3, [sp, #12]
 800818e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008192:	0d1b      	lsrs	r3, r3, #20
 8008194:	051b      	lsls	r3, r3, #20
 8008196:	b183      	cbz	r3, 80081ba <_dtoa_r+0x90a>
 8008198:	9b05      	ldr	r3, [sp, #20]
 800819a:	3301      	adds	r3, #1
 800819c:	9305      	str	r3, [sp, #20]
 800819e:	9b06      	ldr	r3, [sp, #24]
 80081a0:	3301      	adds	r3, #1
 80081a2:	9306      	str	r3, [sp, #24]
 80081a4:	f04f 0801 	mov.w	r8, #1
 80081a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	f47f af6f 	bne.w	800808e <_dtoa_r+0x7de>
 80081b0:	2001      	movs	r0, #1
 80081b2:	e774      	b.n	800809e <_dtoa_r+0x7ee>
 80081b4:	f04f 0800 	mov.w	r8, #0
 80081b8:	e7f6      	b.n	80081a8 <_dtoa_r+0x8f8>
 80081ba:	4698      	mov	r8, r3
 80081bc:	e7f4      	b.n	80081a8 <_dtoa_r+0x8f8>
 80081be:	d082      	beq.n	80080c6 <_dtoa_r+0x816>
 80081c0:	9a05      	ldr	r2, [sp, #20]
 80081c2:	331c      	adds	r3, #28
 80081c4:	441a      	add	r2, r3
 80081c6:	9205      	str	r2, [sp, #20]
 80081c8:	9a06      	ldr	r2, [sp, #24]
 80081ca:	441a      	add	r2, r3
 80081cc:	441d      	add	r5, r3
 80081ce:	9206      	str	r2, [sp, #24]
 80081d0:	e779      	b.n	80080c6 <_dtoa_r+0x816>
 80081d2:	4603      	mov	r3, r0
 80081d4:	e7f4      	b.n	80081c0 <_dtoa_r+0x910>
 80081d6:	9b04      	ldr	r3, [sp, #16]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	dc37      	bgt.n	800824c <_dtoa_r+0x99c>
 80081dc:	9b07      	ldr	r3, [sp, #28]
 80081de:	2b02      	cmp	r3, #2
 80081e0:	dd34      	ble.n	800824c <_dtoa_r+0x99c>
 80081e2:	9b04      	ldr	r3, [sp, #16]
 80081e4:	9301      	str	r3, [sp, #4]
 80081e6:	9b01      	ldr	r3, [sp, #4]
 80081e8:	b963      	cbnz	r3, 8008204 <_dtoa_r+0x954>
 80081ea:	4631      	mov	r1, r6
 80081ec:	2205      	movs	r2, #5
 80081ee:	4620      	mov	r0, r4
 80081f0:	f000 fab2 	bl	8008758 <__multadd>
 80081f4:	4601      	mov	r1, r0
 80081f6:	4606      	mov	r6, r0
 80081f8:	4650      	mov	r0, sl
 80081fa:	f000 fcc7 	bl	8008b8c <__mcmp>
 80081fe:	2800      	cmp	r0, #0
 8008200:	f73f adbb 	bgt.w	8007d7a <_dtoa_r+0x4ca>
 8008204:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008206:	9d00      	ldr	r5, [sp, #0]
 8008208:	ea6f 0b03 	mvn.w	fp, r3
 800820c:	f04f 0800 	mov.w	r8, #0
 8008210:	4631      	mov	r1, r6
 8008212:	4620      	mov	r0, r4
 8008214:	f000 fa7e 	bl	8008714 <_Bfree>
 8008218:	2f00      	cmp	r7, #0
 800821a:	f43f aeab 	beq.w	8007f74 <_dtoa_r+0x6c4>
 800821e:	f1b8 0f00 	cmp.w	r8, #0
 8008222:	d005      	beq.n	8008230 <_dtoa_r+0x980>
 8008224:	45b8      	cmp	r8, r7
 8008226:	d003      	beq.n	8008230 <_dtoa_r+0x980>
 8008228:	4641      	mov	r1, r8
 800822a:	4620      	mov	r0, r4
 800822c:	f000 fa72 	bl	8008714 <_Bfree>
 8008230:	4639      	mov	r1, r7
 8008232:	4620      	mov	r0, r4
 8008234:	f000 fa6e 	bl	8008714 <_Bfree>
 8008238:	e69c      	b.n	8007f74 <_dtoa_r+0x6c4>
 800823a:	2600      	movs	r6, #0
 800823c:	4637      	mov	r7, r6
 800823e:	e7e1      	b.n	8008204 <_dtoa_r+0x954>
 8008240:	46bb      	mov	fp, r7
 8008242:	4637      	mov	r7, r6
 8008244:	e599      	b.n	8007d7a <_dtoa_r+0x4ca>
 8008246:	bf00      	nop
 8008248:	40240000 	.word	0x40240000
 800824c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800824e:	2b00      	cmp	r3, #0
 8008250:	f000 80c8 	beq.w	80083e4 <_dtoa_r+0xb34>
 8008254:	9b04      	ldr	r3, [sp, #16]
 8008256:	9301      	str	r3, [sp, #4]
 8008258:	2d00      	cmp	r5, #0
 800825a:	dd05      	ble.n	8008268 <_dtoa_r+0x9b8>
 800825c:	4639      	mov	r1, r7
 800825e:	462a      	mov	r2, r5
 8008260:	4620      	mov	r0, r4
 8008262:	f000 fc27 	bl	8008ab4 <__lshift>
 8008266:	4607      	mov	r7, r0
 8008268:	f1b8 0f00 	cmp.w	r8, #0
 800826c:	d05b      	beq.n	8008326 <_dtoa_r+0xa76>
 800826e:	6879      	ldr	r1, [r7, #4]
 8008270:	4620      	mov	r0, r4
 8008272:	f000 fa0f 	bl	8008694 <_Balloc>
 8008276:	4605      	mov	r5, r0
 8008278:	b928      	cbnz	r0, 8008286 <_dtoa_r+0x9d6>
 800827a:	4b83      	ldr	r3, [pc, #524]	; (8008488 <_dtoa_r+0xbd8>)
 800827c:	4602      	mov	r2, r0
 800827e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008282:	f7ff bb2e 	b.w	80078e2 <_dtoa_r+0x32>
 8008286:	693a      	ldr	r2, [r7, #16]
 8008288:	3202      	adds	r2, #2
 800828a:	0092      	lsls	r2, r2, #2
 800828c:	f107 010c 	add.w	r1, r7, #12
 8008290:	300c      	adds	r0, #12
 8008292:	f000 ffab 	bl	80091ec <memcpy>
 8008296:	2201      	movs	r2, #1
 8008298:	4629      	mov	r1, r5
 800829a:	4620      	mov	r0, r4
 800829c:	f000 fc0a 	bl	8008ab4 <__lshift>
 80082a0:	9b00      	ldr	r3, [sp, #0]
 80082a2:	3301      	adds	r3, #1
 80082a4:	9304      	str	r3, [sp, #16]
 80082a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082aa:	4413      	add	r3, r2
 80082ac:	9308      	str	r3, [sp, #32]
 80082ae:	9b02      	ldr	r3, [sp, #8]
 80082b0:	f003 0301 	and.w	r3, r3, #1
 80082b4:	46b8      	mov	r8, r7
 80082b6:	9306      	str	r3, [sp, #24]
 80082b8:	4607      	mov	r7, r0
 80082ba:	9b04      	ldr	r3, [sp, #16]
 80082bc:	4631      	mov	r1, r6
 80082be:	3b01      	subs	r3, #1
 80082c0:	4650      	mov	r0, sl
 80082c2:	9301      	str	r3, [sp, #4]
 80082c4:	f7ff fa69 	bl	800779a <quorem>
 80082c8:	4641      	mov	r1, r8
 80082ca:	9002      	str	r0, [sp, #8]
 80082cc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80082d0:	4650      	mov	r0, sl
 80082d2:	f000 fc5b 	bl	8008b8c <__mcmp>
 80082d6:	463a      	mov	r2, r7
 80082d8:	9005      	str	r0, [sp, #20]
 80082da:	4631      	mov	r1, r6
 80082dc:	4620      	mov	r0, r4
 80082de:	f000 fc71 	bl	8008bc4 <__mdiff>
 80082e2:	68c2      	ldr	r2, [r0, #12]
 80082e4:	4605      	mov	r5, r0
 80082e6:	bb02      	cbnz	r2, 800832a <_dtoa_r+0xa7a>
 80082e8:	4601      	mov	r1, r0
 80082ea:	4650      	mov	r0, sl
 80082ec:	f000 fc4e 	bl	8008b8c <__mcmp>
 80082f0:	4602      	mov	r2, r0
 80082f2:	4629      	mov	r1, r5
 80082f4:	4620      	mov	r0, r4
 80082f6:	9209      	str	r2, [sp, #36]	; 0x24
 80082f8:	f000 fa0c 	bl	8008714 <_Bfree>
 80082fc:	9b07      	ldr	r3, [sp, #28]
 80082fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008300:	9d04      	ldr	r5, [sp, #16]
 8008302:	ea43 0102 	orr.w	r1, r3, r2
 8008306:	9b06      	ldr	r3, [sp, #24]
 8008308:	4319      	orrs	r1, r3
 800830a:	d110      	bne.n	800832e <_dtoa_r+0xa7e>
 800830c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008310:	d029      	beq.n	8008366 <_dtoa_r+0xab6>
 8008312:	9b05      	ldr	r3, [sp, #20]
 8008314:	2b00      	cmp	r3, #0
 8008316:	dd02      	ble.n	800831e <_dtoa_r+0xa6e>
 8008318:	9b02      	ldr	r3, [sp, #8]
 800831a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800831e:	9b01      	ldr	r3, [sp, #4]
 8008320:	f883 9000 	strb.w	r9, [r3]
 8008324:	e774      	b.n	8008210 <_dtoa_r+0x960>
 8008326:	4638      	mov	r0, r7
 8008328:	e7ba      	b.n	80082a0 <_dtoa_r+0x9f0>
 800832a:	2201      	movs	r2, #1
 800832c:	e7e1      	b.n	80082f2 <_dtoa_r+0xa42>
 800832e:	9b05      	ldr	r3, [sp, #20]
 8008330:	2b00      	cmp	r3, #0
 8008332:	db04      	blt.n	800833e <_dtoa_r+0xa8e>
 8008334:	9907      	ldr	r1, [sp, #28]
 8008336:	430b      	orrs	r3, r1
 8008338:	9906      	ldr	r1, [sp, #24]
 800833a:	430b      	orrs	r3, r1
 800833c:	d120      	bne.n	8008380 <_dtoa_r+0xad0>
 800833e:	2a00      	cmp	r2, #0
 8008340:	dded      	ble.n	800831e <_dtoa_r+0xa6e>
 8008342:	4651      	mov	r1, sl
 8008344:	2201      	movs	r2, #1
 8008346:	4620      	mov	r0, r4
 8008348:	f000 fbb4 	bl	8008ab4 <__lshift>
 800834c:	4631      	mov	r1, r6
 800834e:	4682      	mov	sl, r0
 8008350:	f000 fc1c 	bl	8008b8c <__mcmp>
 8008354:	2800      	cmp	r0, #0
 8008356:	dc03      	bgt.n	8008360 <_dtoa_r+0xab0>
 8008358:	d1e1      	bne.n	800831e <_dtoa_r+0xa6e>
 800835a:	f019 0f01 	tst.w	r9, #1
 800835e:	d0de      	beq.n	800831e <_dtoa_r+0xa6e>
 8008360:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008364:	d1d8      	bne.n	8008318 <_dtoa_r+0xa68>
 8008366:	9a01      	ldr	r2, [sp, #4]
 8008368:	2339      	movs	r3, #57	; 0x39
 800836a:	7013      	strb	r3, [r2, #0]
 800836c:	462b      	mov	r3, r5
 800836e:	461d      	mov	r5, r3
 8008370:	3b01      	subs	r3, #1
 8008372:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008376:	2a39      	cmp	r2, #57	; 0x39
 8008378:	d06c      	beq.n	8008454 <_dtoa_r+0xba4>
 800837a:	3201      	adds	r2, #1
 800837c:	701a      	strb	r2, [r3, #0]
 800837e:	e747      	b.n	8008210 <_dtoa_r+0x960>
 8008380:	2a00      	cmp	r2, #0
 8008382:	dd07      	ble.n	8008394 <_dtoa_r+0xae4>
 8008384:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008388:	d0ed      	beq.n	8008366 <_dtoa_r+0xab6>
 800838a:	9a01      	ldr	r2, [sp, #4]
 800838c:	f109 0301 	add.w	r3, r9, #1
 8008390:	7013      	strb	r3, [r2, #0]
 8008392:	e73d      	b.n	8008210 <_dtoa_r+0x960>
 8008394:	9b04      	ldr	r3, [sp, #16]
 8008396:	9a08      	ldr	r2, [sp, #32]
 8008398:	f803 9c01 	strb.w	r9, [r3, #-1]
 800839c:	4293      	cmp	r3, r2
 800839e:	d043      	beq.n	8008428 <_dtoa_r+0xb78>
 80083a0:	4651      	mov	r1, sl
 80083a2:	2300      	movs	r3, #0
 80083a4:	220a      	movs	r2, #10
 80083a6:	4620      	mov	r0, r4
 80083a8:	f000 f9d6 	bl	8008758 <__multadd>
 80083ac:	45b8      	cmp	r8, r7
 80083ae:	4682      	mov	sl, r0
 80083b0:	f04f 0300 	mov.w	r3, #0
 80083b4:	f04f 020a 	mov.w	r2, #10
 80083b8:	4641      	mov	r1, r8
 80083ba:	4620      	mov	r0, r4
 80083bc:	d107      	bne.n	80083ce <_dtoa_r+0xb1e>
 80083be:	f000 f9cb 	bl	8008758 <__multadd>
 80083c2:	4680      	mov	r8, r0
 80083c4:	4607      	mov	r7, r0
 80083c6:	9b04      	ldr	r3, [sp, #16]
 80083c8:	3301      	adds	r3, #1
 80083ca:	9304      	str	r3, [sp, #16]
 80083cc:	e775      	b.n	80082ba <_dtoa_r+0xa0a>
 80083ce:	f000 f9c3 	bl	8008758 <__multadd>
 80083d2:	4639      	mov	r1, r7
 80083d4:	4680      	mov	r8, r0
 80083d6:	2300      	movs	r3, #0
 80083d8:	220a      	movs	r2, #10
 80083da:	4620      	mov	r0, r4
 80083dc:	f000 f9bc 	bl	8008758 <__multadd>
 80083e0:	4607      	mov	r7, r0
 80083e2:	e7f0      	b.n	80083c6 <_dtoa_r+0xb16>
 80083e4:	9b04      	ldr	r3, [sp, #16]
 80083e6:	9301      	str	r3, [sp, #4]
 80083e8:	9d00      	ldr	r5, [sp, #0]
 80083ea:	4631      	mov	r1, r6
 80083ec:	4650      	mov	r0, sl
 80083ee:	f7ff f9d4 	bl	800779a <quorem>
 80083f2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80083f6:	9b00      	ldr	r3, [sp, #0]
 80083f8:	f805 9b01 	strb.w	r9, [r5], #1
 80083fc:	1aea      	subs	r2, r5, r3
 80083fe:	9b01      	ldr	r3, [sp, #4]
 8008400:	4293      	cmp	r3, r2
 8008402:	dd07      	ble.n	8008414 <_dtoa_r+0xb64>
 8008404:	4651      	mov	r1, sl
 8008406:	2300      	movs	r3, #0
 8008408:	220a      	movs	r2, #10
 800840a:	4620      	mov	r0, r4
 800840c:	f000 f9a4 	bl	8008758 <__multadd>
 8008410:	4682      	mov	sl, r0
 8008412:	e7ea      	b.n	80083ea <_dtoa_r+0xb3a>
 8008414:	9b01      	ldr	r3, [sp, #4]
 8008416:	2b00      	cmp	r3, #0
 8008418:	bfc8      	it	gt
 800841a:	461d      	movgt	r5, r3
 800841c:	9b00      	ldr	r3, [sp, #0]
 800841e:	bfd8      	it	le
 8008420:	2501      	movle	r5, #1
 8008422:	441d      	add	r5, r3
 8008424:	f04f 0800 	mov.w	r8, #0
 8008428:	4651      	mov	r1, sl
 800842a:	2201      	movs	r2, #1
 800842c:	4620      	mov	r0, r4
 800842e:	f000 fb41 	bl	8008ab4 <__lshift>
 8008432:	4631      	mov	r1, r6
 8008434:	4682      	mov	sl, r0
 8008436:	f000 fba9 	bl	8008b8c <__mcmp>
 800843a:	2800      	cmp	r0, #0
 800843c:	dc96      	bgt.n	800836c <_dtoa_r+0xabc>
 800843e:	d102      	bne.n	8008446 <_dtoa_r+0xb96>
 8008440:	f019 0f01 	tst.w	r9, #1
 8008444:	d192      	bne.n	800836c <_dtoa_r+0xabc>
 8008446:	462b      	mov	r3, r5
 8008448:	461d      	mov	r5, r3
 800844a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800844e:	2a30      	cmp	r2, #48	; 0x30
 8008450:	d0fa      	beq.n	8008448 <_dtoa_r+0xb98>
 8008452:	e6dd      	b.n	8008210 <_dtoa_r+0x960>
 8008454:	9a00      	ldr	r2, [sp, #0]
 8008456:	429a      	cmp	r2, r3
 8008458:	d189      	bne.n	800836e <_dtoa_r+0xabe>
 800845a:	f10b 0b01 	add.w	fp, fp, #1
 800845e:	2331      	movs	r3, #49	; 0x31
 8008460:	e796      	b.n	8008390 <_dtoa_r+0xae0>
 8008462:	4b0a      	ldr	r3, [pc, #40]	; (800848c <_dtoa_r+0xbdc>)
 8008464:	f7ff ba99 	b.w	800799a <_dtoa_r+0xea>
 8008468:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800846a:	2b00      	cmp	r3, #0
 800846c:	f47f aa6d 	bne.w	800794a <_dtoa_r+0x9a>
 8008470:	4b07      	ldr	r3, [pc, #28]	; (8008490 <_dtoa_r+0xbe0>)
 8008472:	f7ff ba92 	b.w	800799a <_dtoa_r+0xea>
 8008476:	9b01      	ldr	r3, [sp, #4]
 8008478:	2b00      	cmp	r3, #0
 800847a:	dcb5      	bgt.n	80083e8 <_dtoa_r+0xb38>
 800847c:	9b07      	ldr	r3, [sp, #28]
 800847e:	2b02      	cmp	r3, #2
 8008480:	f73f aeb1 	bgt.w	80081e6 <_dtoa_r+0x936>
 8008484:	e7b0      	b.n	80083e8 <_dtoa_r+0xb38>
 8008486:	bf00      	nop
 8008488:	080099b8 	.word	0x080099b8
 800848c:	08009918 	.word	0x08009918
 8008490:	0800993c 	.word	0x0800993c

08008494 <_free_r>:
 8008494:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008496:	2900      	cmp	r1, #0
 8008498:	d044      	beq.n	8008524 <_free_r+0x90>
 800849a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800849e:	9001      	str	r0, [sp, #4]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	f1a1 0404 	sub.w	r4, r1, #4
 80084a6:	bfb8      	it	lt
 80084a8:	18e4      	addlt	r4, r4, r3
 80084aa:	f000 f8e7 	bl	800867c <__malloc_lock>
 80084ae:	4a1e      	ldr	r2, [pc, #120]	; (8008528 <_free_r+0x94>)
 80084b0:	9801      	ldr	r0, [sp, #4]
 80084b2:	6813      	ldr	r3, [r2, #0]
 80084b4:	b933      	cbnz	r3, 80084c4 <_free_r+0x30>
 80084b6:	6063      	str	r3, [r4, #4]
 80084b8:	6014      	str	r4, [r2, #0]
 80084ba:	b003      	add	sp, #12
 80084bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80084c0:	f000 b8e2 	b.w	8008688 <__malloc_unlock>
 80084c4:	42a3      	cmp	r3, r4
 80084c6:	d908      	bls.n	80084da <_free_r+0x46>
 80084c8:	6825      	ldr	r5, [r4, #0]
 80084ca:	1961      	adds	r1, r4, r5
 80084cc:	428b      	cmp	r3, r1
 80084ce:	bf01      	itttt	eq
 80084d0:	6819      	ldreq	r1, [r3, #0]
 80084d2:	685b      	ldreq	r3, [r3, #4]
 80084d4:	1949      	addeq	r1, r1, r5
 80084d6:	6021      	streq	r1, [r4, #0]
 80084d8:	e7ed      	b.n	80084b6 <_free_r+0x22>
 80084da:	461a      	mov	r2, r3
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	b10b      	cbz	r3, 80084e4 <_free_r+0x50>
 80084e0:	42a3      	cmp	r3, r4
 80084e2:	d9fa      	bls.n	80084da <_free_r+0x46>
 80084e4:	6811      	ldr	r1, [r2, #0]
 80084e6:	1855      	adds	r5, r2, r1
 80084e8:	42a5      	cmp	r5, r4
 80084ea:	d10b      	bne.n	8008504 <_free_r+0x70>
 80084ec:	6824      	ldr	r4, [r4, #0]
 80084ee:	4421      	add	r1, r4
 80084f0:	1854      	adds	r4, r2, r1
 80084f2:	42a3      	cmp	r3, r4
 80084f4:	6011      	str	r1, [r2, #0]
 80084f6:	d1e0      	bne.n	80084ba <_free_r+0x26>
 80084f8:	681c      	ldr	r4, [r3, #0]
 80084fa:	685b      	ldr	r3, [r3, #4]
 80084fc:	6053      	str	r3, [r2, #4]
 80084fe:	440c      	add	r4, r1
 8008500:	6014      	str	r4, [r2, #0]
 8008502:	e7da      	b.n	80084ba <_free_r+0x26>
 8008504:	d902      	bls.n	800850c <_free_r+0x78>
 8008506:	230c      	movs	r3, #12
 8008508:	6003      	str	r3, [r0, #0]
 800850a:	e7d6      	b.n	80084ba <_free_r+0x26>
 800850c:	6825      	ldr	r5, [r4, #0]
 800850e:	1961      	adds	r1, r4, r5
 8008510:	428b      	cmp	r3, r1
 8008512:	bf04      	itt	eq
 8008514:	6819      	ldreq	r1, [r3, #0]
 8008516:	685b      	ldreq	r3, [r3, #4]
 8008518:	6063      	str	r3, [r4, #4]
 800851a:	bf04      	itt	eq
 800851c:	1949      	addeq	r1, r1, r5
 800851e:	6021      	streq	r1, [r4, #0]
 8008520:	6054      	str	r4, [r2, #4]
 8008522:	e7ca      	b.n	80084ba <_free_r+0x26>
 8008524:	b003      	add	sp, #12
 8008526:	bd30      	pop	{r4, r5, pc}
 8008528:	20000564 	.word	0x20000564

0800852c <malloc>:
 800852c:	4b02      	ldr	r3, [pc, #8]	; (8008538 <malloc+0xc>)
 800852e:	4601      	mov	r1, r0
 8008530:	6818      	ldr	r0, [r3, #0]
 8008532:	f000 b823 	b.w	800857c <_malloc_r>
 8008536:	bf00      	nop
 8008538:	20000064 	.word	0x20000064

0800853c <sbrk_aligned>:
 800853c:	b570      	push	{r4, r5, r6, lr}
 800853e:	4e0e      	ldr	r6, [pc, #56]	; (8008578 <sbrk_aligned+0x3c>)
 8008540:	460c      	mov	r4, r1
 8008542:	6831      	ldr	r1, [r6, #0]
 8008544:	4605      	mov	r5, r0
 8008546:	b911      	cbnz	r1, 800854e <sbrk_aligned+0x12>
 8008548:	f000 fe40 	bl	80091cc <_sbrk_r>
 800854c:	6030      	str	r0, [r6, #0]
 800854e:	4621      	mov	r1, r4
 8008550:	4628      	mov	r0, r5
 8008552:	f000 fe3b 	bl	80091cc <_sbrk_r>
 8008556:	1c43      	adds	r3, r0, #1
 8008558:	d00a      	beq.n	8008570 <sbrk_aligned+0x34>
 800855a:	1cc4      	adds	r4, r0, #3
 800855c:	f024 0403 	bic.w	r4, r4, #3
 8008560:	42a0      	cmp	r0, r4
 8008562:	d007      	beq.n	8008574 <sbrk_aligned+0x38>
 8008564:	1a21      	subs	r1, r4, r0
 8008566:	4628      	mov	r0, r5
 8008568:	f000 fe30 	bl	80091cc <_sbrk_r>
 800856c:	3001      	adds	r0, #1
 800856e:	d101      	bne.n	8008574 <sbrk_aligned+0x38>
 8008570:	f04f 34ff 	mov.w	r4, #4294967295
 8008574:	4620      	mov	r0, r4
 8008576:	bd70      	pop	{r4, r5, r6, pc}
 8008578:	20000568 	.word	0x20000568

0800857c <_malloc_r>:
 800857c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008580:	1ccd      	adds	r5, r1, #3
 8008582:	f025 0503 	bic.w	r5, r5, #3
 8008586:	3508      	adds	r5, #8
 8008588:	2d0c      	cmp	r5, #12
 800858a:	bf38      	it	cc
 800858c:	250c      	movcc	r5, #12
 800858e:	2d00      	cmp	r5, #0
 8008590:	4607      	mov	r7, r0
 8008592:	db01      	blt.n	8008598 <_malloc_r+0x1c>
 8008594:	42a9      	cmp	r1, r5
 8008596:	d905      	bls.n	80085a4 <_malloc_r+0x28>
 8008598:	230c      	movs	r3, #12
 800859a:	603b      	str	r3, [r7, #0]
 800859c:	2600      	movs	r6, #0
 800859e:	4630      	mov	r0, r6
 80085a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085a4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008678 <_malloc_r+0xfc>
 80085a8:	f000 f868 	bl	800867c <__malloc_lock>
 80085ac:	f8d8 3000 	ldr.w	r3, [r8]
 80085b0:	461c      	mov	r4, r3
 80085b2:	bb5c      	cbnz	r4, 800860c <_malloc_r+0x90>
 80085b4:	4629      	mov	r1, r5
 80085b6:	4638      	mov	r0, r7
 80085b8:	f7ff ffc0 	bl	800853c <sbrk_aligned>
 80085bc:	1c43      	adds	r3, r0, #1
 80085be:	4604      	mov	r4, r0
 80085c0:	d155      	bne.n	800866e <_malloc_r+0xf2>
 80085c2:	f8d8 4000 	ldr.w	r4, [r8]
 80085c6:	4626      	mov	r6, r4
 80085c8:	2e00      	cmp	r6, #0
 80085ca:	d145      	bne.n	8008658 <_malloc_r+0xdc>
 80085cc:	2c00      	cmp	r4, #0
 80085ce:	d048      	beq.n	8008662 <_malloc_r+0xe6>
 80085d0:	6823      	ldr	r3, [r4, #0]
 80085d2:	4631      	mov	r1, r6
 80085d4:	4638      	mov	r0, r7
 80085d6:	eb04 0903 	add.w	r9, r4, r3
 80085da:	f000 fdf7 	bl	80091cc <_sbrk_r>
 80085de:	4581      	cmp	r9, r0
 80085e0:	d13f      	bne.n	8008662 <_malloc_r+0xe6>
 80085e2:	6821      	ldr	r1, [r4, #0]
 80085e4:	1a6d      	subs	r5, r5, r1
 80085e6:	4629      	mov	r1, r5
 80085e8:	4638      	mov	r0, r7
 80085ea:	f7ff ffa7 	bl	800853c <sbrk_aligned>
 80085ee:	3001      	adds	r0, #1
 80085f0:	d037      	beq.n	8008662 <_malloc_r+0xe6>
 80085f2:	6823      	ldr	r3, [r4, #0]
 80085f4:	442b      	add	r3, r5
 80085f6:	6023      	str	r3, [r4, #0]
 80085f8:	f8d8 3000 	ldr.w	r3, [r8]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d038      	beq.n	8008672 <_malloc_r+0xf6>
 8008600:	685a      	ldr	r2, [r3, #4]
 8008602:	42a2      	cmp	r2, r4
 8008604:	d12b      	bne.n	800865e <_malloc_r+0xe2>
 8008606:	2200      	movs	r2, #0
 8008608:	605a      	str	r2, [r3, #4]
 800860a:	e00f      	b.n	800862c <_malloc_r+0xb0>
 800860c:	6822      	ldr	r2, [r4, #0]
 800860e:	1b52      	subs	r2, r2, r5
 8008610:	d41f      	bmi.n	8008652 <_malloc_r+0xd6>
 8008612:	2a0b      	cmp	r2, #11
 8008614:	d917      	bls.n	8008646 <_malloc_r+0xca>
 8008616:	1961      	adds	r1, r4, r5
 8008618:	42a3      	cmp	r3, r4
 800861a:	6025      	str	r5, [r4, #0]
 800861c:	bf18      	it	ne
 800861e:	6059      	strne	r1, [r3, #4]
 8008620:	6863      	ldr	r3, [r4, #4]
 8008622:	bf08      	it	eq
 8008624:	f8c8 1000 	streq.w	r1, [r8]
 8008628:	5162      	str	r2, [r4, r5]
 800862a:	604b      	str	r3, [r1, #4]
 800862c:	4638      	mov	r0, r7
 800862e:	f104 060b 	add.w	r6, r4, #11
 8008632:	f000 f829 	bl	8008688 <__malloc_unlock>
 8008636:	f026 0607 	bic.w	r6, r6, #7
 800863a:	1d23      	adds	r3, r4, #4
 800863c:	1af2      	subs	r2, r6, r3
 800863e:	d0ae      	beq.n	800859e <_malloc_r+0x22>
 8008640:	1b9b      	subs	r3, r3, r6
 8008642:	50a3      	str	r3, [r4, r2]
 8008644:	e7ab      	b.n	800859e <_malloc_r+0x22>
 8008646:	42a3      	cmp	r3, r4
 8008648:	6862      	ldr	r2, [r4, #4]
 800864a:	d1dd      	bne.n	8008608 <_malloc_r+0x8c>
 800864c:	f8c8 2000 	str.w	r2, [r8]
 8008650:	e7ec      	b.n	800862c <_malloc_r+0xb0>
 8008652:	4623      	mov	r3, r4
 8008654:	6864      	ldr	r4, [r4, #4]
 8008656:	e7ac      	b.n	80085b2 <_malloc_r+0x36>
 8008658:	4634      	mov	r4, r6
 800865a:	6876      	ldr	r6, [r6, #4]
 800865c:	e7b4      	b.n	80085c8 <_malloc_r+0x4c>
 800865e:	4613      	mov	r3, r2
 8008660:	e7cc      	b.n	80085fc <_malloc_r+0x80>
 8008662:	230c      	movs	r3, #12
 8008664:	603b      	str	r3, [r7, #0]
 8008666:	4638      	mov	r0, r7
 8008668:	f000 f80e 	bl	8008688 <__malloc_unlock>
 800866c:	e797      	b.n	800859e <_malloc_r+0x22>
 800866e:	6025      	str	r5, [r4, #0]
 8008670:	e7dc      	b.n	800862c <_malloc_r+0xb0>
 8008672:	605b      	str	r3, [r3, #4]
 8008674:	deff      	udf	#255	; 0xff
 8008676:	bf00      	nop
 8008678:	20000564 	.word	0x20000564

0800867c <__malloc_lock>:
 800867c:	4801      	ldr	r0, [pc, #4]	; (8008684 <__malloc_lock+0x8>)
 800867e:	f7ff b88a 	b.w	8007796 <__retarget_lock_acquire_recursive>
 8008682:	bf00      	nop
 8008684:	20000560 	.word	0x20000560

08008688 <__malloc_unlock>:
 8008688:	4801      	ldr	r0, [pc, #4]	; (8008690 <__malloc_unlock+0x8>)
 800868a:	f7ff b885 	b.w	8007798 <__retarget_lock_release_recursive>
 800868e:	bf00      	nop
 8008690:	20000560 	.word	0x20000560

08008694 <_Balloc>:
 8008694:	b570      	push	{r4, r5, r6, lr}
 8008696:	69c6      	ldr	r6, [r0, #28]
 8008698:	4604      	mov	r4, r0
 800869a:	460d      	mov	r5, r1
 800869c:	b976      	cbnz	r6, 80086bc <_Balloc+0x28>
 800869e:	2010      	movs	r0, #16
 80086a0:	f7ff ff44 	bl	800852c <malloc>
 80086a4:	4602      	mov	r2, r0
 80086a6:	61e0      	str	r0, [r4, #28]
 80086a8:	b920      	cbnz	r0, 80086b4 <_Balloc+0x20>
 80086aa:	4b18      	ldr	r3, [pc, #96]	; (800870c <_Balloc+0x78>)
 80086ac:	4818      	ldr	r0, [pc, #96]	; (8008710 <_Balloc+0x7c>)
 80086ae:	216b      	movs	r1, #107	; 0x6b
 80086b0:	f000 fdaa 	bl	8009208 <__assert_func>
 80086b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80086b8:	6006      	str	r6, [r0, #0]
 80086ba:	60c6      	str	r6, [r0, #12]
 80086bc:	69e6      	ldr	r6, [r4, #28]
 80086be:	68f3      	ldr	r3, [r6, #12]
 80086c0:	b183      	cbz	r3, 80086e4 <_Balloc+0x50>
 80086c2:	69e3      	ldr	r3, [r4, #28]
 80086c4:	68db      	ldr	r3, [r3, #12]
 80086c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80086ca:	b9b8      	cbnz	r0, 80086fc <_Balloc+0x68>
 80086cc:	2101      	movs	r1, #1
 80086ce:	fa01 f605 	lsl.w	r6, r1, r5
 80086d2:	1d72      	adds	r2, r6, #5
 80086d4:	0092      	lsls	r2, r2, #2
 80086d6:	4620      	mov	r0, r4
 80086d8:	f000 fdb4 	bl	8009244 <_calloc_r>
 80086dc:	b160      	cbz	r0, 80086f8 <_Balloc+0x64>
 80086de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80086e2:	e00e      	b.n	8008702 <_Balloc+0x6e>
 80086e4:	2221      	movs	r2, #33	; 0x21
 80086e6:	2104      	movs	r1, #4
 80086e8:	4620      	mov	r0, r4
 80086ea:	f000 fdab 	bl	8009244 <_calloc_r>
 80086ee:	69e3      	ldr	r3, [r4, #28]
 80086f0:	60f0      	str	r0, [r6, #12]
 80086f2:	68db      	ldr	r3, [r3, #12]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d1e4      	bne.n	80086c2 <_Balloc+0x2e>
 80086f8:	2000      	movs	r0, #0
 80086fa:	bd70      	pop	{r4, r5, r6, pc}
 80086fc:	6802      	ldr	r2, [r0, #0]
 80086fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008702:	2300      	movs	r3, #0
 8008704:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008708:	e7f7      	b.n	80086fa <_Balloc+0x66>
 800870a:	bf00      	nop
 800870c:	08009949 	.word	0x08009949
 8008710:	080099c9 	.word	0x080099c9

08008714 <_Bfree>:
 8008714:	b570      	push	{r4, r5, r6, lr}
 8008716:	69c6      	ldr	r6, [r0, #28]
 8008718:	4605      	mov	r5, r0
 800871a:	460c      	mov	r4, r1
 800871c:	b976      	cbnz	r6, 800873c <_Bfree+0x28>
 800871e:	2010      	movs	r0, #16
 8008720:	f7ff ff04 	bl	800852c <malloc>
 8008724:	4602      	mov	r2, r0
 8008726:	61e8      	str	r0, [r5, #28]
 8008728:	b920      	cbnz	r0, 8008734 <_Bfree+0x20>
 800872a:	4b09      	ldr	r3, [pc, #36]	; (8008750 <_Bfree+0x3c>)
 800872c:	4809      	ldr	r0, [pc, #36]	; (8008754 <_Bfree+0x40>)
 800872e:	218f      	movs	r1, #143	; 0x8f
 8008730:	f000 fd6a 	bl	8009208 <__assert_func>
 8008734:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008738:	6006      	str	r6, [r0, #0]
 800873a:	60c6      	str	r6, [r0, #12]
 800873c:	b13c      	cbz	r4, 800874e <_Bfree+0x3a>
 800873e:	69eb      	ldr	r3, [r5, #28]
 8008740:	6862      	ldr	r2, [r4, #4]
 8008742:	68db      	ldr	r3, [r3, #12]
 8008744:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008748:	6021      	str	r1, [r4, #0]
 800874a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800874e:	bd70      	pop	{r4, r5, r6, pc}
 8008750:	08009949 	.word	0x08009949
 8008754:	080099c9 	.word	0x080099c9

08008758 <__multadd>:
 8008758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800875c:	690d      	ldr	r5, [r1, #16]
 800875e:	4607      	mov	r7, r0
 8008760:	460c      	mov	r4, r1
 8008762:	461e      	mov	r6, r3
 8008764:	f101 0c14 	add.w	ip, r1, #20
 8008768:	2000      	movs	r0, #0
 800876a:	f8dc 3000 	ldr.w	r3, [ip]
 800876e:	b299      	uxth	r1, r3
 8008770:	fb02 6101 	mla	r1, r2, r1, r6
 8008774:	0c1e      	lsrs	r6, r3, #16
 8008776:	0c0b      	lsrs	r3, r1, #16
 8008778:	fb02 3306 	mla	r3, r2, r6, r3
 800877c:	b289      	uxth	r1, r1
 800877e:	3001      	adds	r0, #1
 8008780:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008784:	4285      	cmp	r5, r0
 8008786:	f84c 1b04 	str.w	r1, [ip], #4
 800878a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800878e:	dcec      	bgt.n	800876a <__multadd+0x12>
 8008790:	b30e      	cbz	r6, 80087d6 <__multadd+0x7e>
 8008792:	68a3      	ldr	r3, [r4, #8]
 8008794:	42ab      	cmp	r3, r5
 8008796:	dc19      	bgt.n	80087cc <__multadd+0x74>
 8008798:	6861      	ldr	r1, [r4, #4]
 800879a:	4638      	mov	r0, r7
 800879c:	3101      	adds	r1, #1
 800879e:	f7ff ff79 	bl	8008694 <_Balloc>
 80087a2:	4680      	mov	r8, r0
 80087a4:	b928      	cbnz	r0, 80087b2 <__multadd+0x5a>
 80087a6:	4602      	mov	r2, r0
 80087a8:	4b0c      	ldr	r3, [pc, #48]	; (80087dc <__multadd+0x84>)
 80087aa:	480d      	ldr	r0, [pc, #52]	; (80087e0 <__multadd+0x88>)
 80087ac:	21ba      	movs	r1, #186	; 0xba
 80087ae:	f000 fd2b 	bl	8009208 <__assert_func>
 80087b2:	6922      	ldr	r2, [r4, #16]
 80087b4:	3202      	adds	r2, #2
 80087b6:	f104 010c 	add.w	r1, r4, #12
 80087ba:	0092      	lsls	r2, r2, #2
 80087bc:	300c      	adds	r0, #12
 80087be:	f000 fd15 	bl	80091ec <memcpy>
 80087c2:	4621      	mov	r1, r4
 80087c4:	4638      	mov	r0, r7
 80087c6:	f7ff ffa5 	bl	8008714 <_Bfree>
 80087ca:	4644      	mov	r4, r8
 80087cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80087d0:	3501      	adds	r5, #1
 80087d2:	615e      	str	r6, [r3, #20]
 80087d4:	6125      	str	r5, [r4, #16]
 80087d6:	4620      	mov	r0, r4
 80087d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087dc:	080099b8 	.word	0x080099b8
 80087e0:	080099c9 	.word	0x080099c9

080087e4 <__hi0bits>:
 80087e4:	0c03      	lsrs	r3, r0, #16
 80087e6:	041b      	lsls	r3, r3, #16
 80087e8:	b9d3      	cbnz	r3, 8008820 <__hi0bits+0x3c>
 80087ea:	0400      	lsls	r0, r0, #16
 80087ec:	2310      	movs	r3, #16
 80087ee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80087f2:	bf04      	itt	eq
 80087f4:	0200      	lsleq	r0, r0, #8
 80087f6:	3308      	addeq	r3, #8
 80087f8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80087fc:	bf04      	itt	eq
 80087fe:	0100      	lsleq	r0, r0, #4
 8008800:	3304      	addeq	r3, #4
 8008802:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008806:	bf04      	itt	eq
 8008808:	0080      	lsleq	r0, r0, #2
 800880a:	3302      	addeq	r3, #2
 800880c:	2800      	cmp	r0, #0
 800880e:	db05      	blt.n	800881c <__hi0bits+0x38>
 8008810:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008814:	f103 0301 	add.w	r3, r3, #1
 8008818:	bf08      	it	eq
 800881a:	2320      	moveq	r3, #32
 800881c:	4618      	mov	r0, r3
 800881e:	4770      	bx	lr
 8008820:	2300      	movs	r3, #0
 8008822:	e7e4      	b.n	80087ee <__hi0bits+0xa>

08008824 <__lo0bits>:
 8008824:	6803      	ldr	r3, [r0, #0]
 8008826:	f013 0207 	ands.w	r2, r3, #7
 800882a:	d00c      	beq.n	8008846 <__lo0bits+0x22>
 800882c:	07d9      	lsls	r1, r3, #31
 800882e:	d422      	bmi.n	8008876 <__lo0bits+0x52>
 8008830:	079a      	lsls	r2, r3, #30
 8008832:	bf49      	itett	mi
 8008834:	085b      	lsrmi	r3, r3, #1
 8008836:	089b      	lsrpl	r3, r3, #2
 8008838:	6003      	strmi	r3, [r0, #0]
 800883a:	2201      	movmi	r2, #1
 800883c:	bf5c      	itt	pl
 800883e:	6003      	strpl	r3, [r0, #0]
 8008840:	2202      	movpl	r2, #2
 8008842:	4610      	mov	r0, r2
 8008844:	4770      	bx	lr
 8008846:	b299      	uxth	r1, r3
 8008848:	b909      	cbnz	r1, 800884e <__lo0bits+0x2a>
 800884a:	0c1b      	lsrs	r3, r3, #16
 800884c:	2210      	movs	r2, #16
 800884e:	b2d9      	uxtb	r1, r3
 8008850:	b909      	cbnz	r1, 8008856 <__lo0bits+0x32>
 8008852:	3208      	adds	r2, #8
 8008854:	0a1b      	lsrs	r3, r3, #8
 8008856:	0719      	lsls	r1, r3, #28
 8008858:	bf04      	itt	eq
 800885a:	091b      	lsreq	r3, r3, #4
 800885c:	3204      	addeq	r2, #4
 800885e:	0799      	lsls	r1, r3, #30
 8008860:	bf04      	itt	eq
 8008862:	089b      	lsreq	r3, r3, #2
 8008864:	3202      	addeq	r2, #2
 8008866:	07d9      	lsls	r1, r3, #31
 8008868:	d403      	bmi.n	8008872 <__lo0bits+0x4e>
 800886a:	085b      	lsrs	r3, r3, #1
 800886c:	f102 0201 	add.w	r2, r2, #1
 8008870:	d003      	beq.n	800887a <__lo0bits+0x56>
 8008872:	6003      	str	r3, [r0, #0]
 8008874:	e7e5      	b.n	8008842 <__lo0bits+0x1e>
 8008876:	2200      	movs	r2, #0
 8008878:	e7e3      	b.n	8008842 <__lo0bits+0x1e>
 800887a:	2220      	movs	r2, #32
 800887c:	e7e1      	b.n	8008842 <__lo0bits+0x1e>
	...

08008880 <__i2b>:
 8008880:	b510      	push	{r4, lr}
 8008882:	460c      	mov	r4, r1
 8008884:	2101      	movs	r1, #1
 8008886:	f7ff ff05 	bl	8008694 <_Balloc>
 800888a:	4602      	mov	r2, r0
 800888c:	b928      	cbnz	r0, 800889a <__i2b+0x1a>
 800888e:	4b05      	ldr	r3, [pc, #20]	; (80088a4 <__i2b+0x24>)
 8008890:	4805      	ldr	r0, [pc, #20]	; (80088a8 <__i2b+0x28>)
 8008892:	f240 1145 	movw	r1, #325	; 0x145
 8008896:	f000 fcb7 	bl	8009208 <__assert_func>
 800889a:	2301      	movs	r3, #1
 800889c:	6144      	str	r4, [r0, #20]
 800889e:	6103      	str	r3, [r0, #16]
 80088a0:	bd10      	pop	{r4, pc}
 80088a2:	bf00      	nop
 80088a4:	080099b8 	.word	0x080099b8
 80088a8:	080099c9 	.word	0x080099c9

080088ac <__multiply>:
 80088ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088b0:	4691      	mov	r9, r2
 80088b2:	690a      	ldr	r2, [r1, #16]
 80088b4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80088b8:	429a      	cmp	r2, r3
 80088ba:	bfb8      	it	lt
 80088bc:	460b      	movlt	r3, r1
 80088be:	460c      	mov	r4, r1
 80088c0:	bfbc      	itt	lt
 80088c2:	464c      	movlt	r4, r9
 80088c4:	4699      	movlt	r9, r3
 80088c6:	6927      	ldr	r7, [r4, #16]
 80088c8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80088cc:	68a3      	ldr	r3, [r4, #8]
 80088ce:	6861      	ldr	r1, [r4, #4]
 80088d0:	eb07 060a 	add.w	r6, r7, sl
 80088d4:	42b3      	cmp	r3, r6
 80088d6:	b085      	sub	sp, #20
 80088d8:	bfb8      	it	lt
 80088da:	3101      	addlt	r1, #1
 80088dc:	f7ff feda 	bl	8008694 <_Balloc>
 80088e0:	b930      	cbnz	r0, 80088f0 <__multiply+0x44>
 80088e2:	4602      	mov	r2, r0
 80088e4:	4b44      	ldr	r3, [pc, #272]	; (80089f8 <__multiply+0x14c>)
 80088e6:	4845      	ldr	r0, [pc, #276]	; (80089fc <__multiply+0x150>)
 80088e8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80088ec:	f000 fc8c 	bl	8009208 <__assert_func>
 80088f0:	f100 0514 	add.w	r5, r0, #20
 80088f4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80088f8:	462b      	mov	r3, r5
 80088fa:	2200      	movs	r2, #0
 80088fc:	4543      	cmp	r3, r8
 80088fe:	d321      	bcc.n	8008944 <__multiply+0x98>
 8008900:	f104 0314 	add.w	r3, r4, #20
 8008904:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008908:	f109 0314 	add.w	r3, r9, #20
 800890c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008910:	9202      	str	r2, [sp, #8]
 8008912:	1b3a      	subs	r2, r7, r4
 8008914:	3a15      	subs	r2, #21
 8008916:	f022 0203 	bic.w	r2, r2, #3
 800891a:	3204      	adds	r2, #4
 800891c:	f104 0115 	add.w	r1, r4, #21
 8008920:	428f      	cmp	r7, r1
 8008922:	bf38      	it	cc
 8008924:	2204      	movcc	r2, #4
 8008926:	9201      	str	r2, [sp, #4]
 8008928:	9a02      	ldr	r2, [sp, #8]
 800892a:	9303      	str	r3, [sp, #12]
 800892c:	429a      	cmp	r2, r3
 800892e:	d80c      	bhi.n	800894a <__multiply+0x9e>
 8008930:	2e00      	cmp	r6, #0
 8008932:	dd03      	ble.n	800893c <__multiply+0x90>
 8008934:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008938:	2b00      	cmp	r3, #0
 800893a:	d05b      	beq.n	80089f4 <__multiply+0x148>
 800893c:	6106      	str	r6, [r0, #16]
 800893e:	b005      	add	sp, #20
 8008940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008944:	f843 2b04 	str.w	r2, [r3], #4
 8008948:	e7d8      	b.n	80088fc <__multiply+0x50>
 800894a:	f8b3 a000 	ldrh.w	sl, [r3]
 800894e:	f1ba 0f00 	cmp.w	sl, #0
 8008952:	d024      	beq.n	800899e <__multiply+0xf2>
 8008954:	f104 0e14 	add.w	lr, r4, #20
 8008958:	46a9      	mov	r9, r5
 800895a:	f04f 0c00 	mov.w	ip, #0
 800895e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008962:	f8d9 1000 	ldr.w	r1, [r9]
 8008966:	fa1f fb82 	uxth.w	fp, r2
 800896a:	b289      	uxth	r1, r1
 800896c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008970:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008974:	f8d9 2000 	ldr.w	r2, [r9]
 8008978:	4461      	add	r1, ip
 800897a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800897e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008982:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008986:	b289      	uxth	r1, r1
 8008988:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800898c:	4577      	cmp	r7, lr
 800898e:	f849 1b04 	str.w	r1, [r9], #4
 8008992:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008996:	d8e2      	bhi.n	800895e <__multiply+0xb2>
 8008998:	9a01      	ldr	r2, [sp, #4]
 800899a:	f845 c002 	str.w	ip, [r5, r2]
 800899e:	9a03      	ldr	r2, [sp, #12]
 80089a0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80089a4:	3304      	adds	r3, #4
 80089a6:	f1b9 0f00 	cmp.w	r9, #0
 80089aa:	d021      	beq.n	80089f0 <__multiply+0x144>
 80089ac:	6829      	ldr	r1, [r5, #0]
 80089ae:	f104 0c14 	add.w	ip, r4, #20
 80089b2:	46ae      	mov	lr, r5
 80089b4:	f04f 0a00 	mov.w	sl, #0
 80089b8:	f8bc b000 	ldrh.w	fp, [ip]
 80089bc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80089c0:	fb09 220b 	mla	r2, r9, fp, r2
 80089c4:	4452      	add	r2, sl
 80089c6:	b289      	uxth	r1, r1
 80089c8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80089cc:	f84e 1b04 	str.w	r1, [lr], #4
 80089d0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80089d4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80089d8:	f8be 1000 	ldrh.w	r1, [lr]
 80089dc:	fb09 110a 	mla	r1, r9, sl, r1
 80089e0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80089e4:	4567      	cmp	r7, ip
 80089e6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80089ea:	d8e5      	bhi.n	80089b8 <__multiply+0x10c>
 80089ec:	9a01      	ldr	r2, [sp, #4]
 80089ee:	50a9      	str	r1, [r5, r2]
 80089f0:	3504      	adds	r5, #4
 80089f2:	e799      	b.n	8008928 <__multiply+0x7c>
 80089f4:	3e01      	subs	r6, #1
 80089f6:	e79b      	b.n	8008930 <__multiply+0x84>
 80089f8:	080099b8 	.word	0x080099b8
 80089fc:	080099c9 	.word	0x080099c9

08008a00 <__pow5mult>:
 8008a00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a04:	4615      	mov	r5, r2
 8008a06:	f012 0203 	ands.w	r2, r2, #3
 8008a0a:	4606      	mov	r6, r0
 8008a0c:	460f      	mov	r7, r1
 8008a0e:	d007      	beq.n	8008a20 <__pow5mult+0x20>
 8008a10:	4c25      	ldr	r4, [pc, #148]	; (8008aa8 <__pow5mult+0xa8>)
 8008a12:	3a01      	subs	r2, #1
 8008a14:	2300      	movs	r3, #0
 8008a16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008a1a:	f7ff fe9d 	bl	8008758 <__multadd>
 8008a1e:	4607      	mov	r7, r0
 8008a20:	10ad      	asrs	r5, r5, #2
 8008a22:	d03d      	beq.n	8008aa0 <__pow5mult+0xa0>
 8008a24:	69f4      	ldr	r4, [r6, #28]
 8008a26:	b97c      	cbnz	r4, 8008a48 <__pow5mult+0x48>
 8008a28:	2010      	movs	r0, #16
 8008a2a:	f7ff fd7f 	bl	800852c <malloc>
 8008a2e:	4602      	mov	r2, r0
 8008a30:	61f0      	str	r0, [r6, #28]
 8008a32:	b928      	cbnz	r0, 8008a40 <__pow5mult+0x40>
 8008a34:	4b1d      	ldr	r3, [pc, #116]	; (8008aac <__pow5mult+0xac>)
 8008a36:	481e      	ldr	r0, [pc, #120]	; (8008ab0 <__pow5mult+0xb0>)
 8008a38:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008a3c:	f000 fbe4 	bl	8009208 <__assert_func>
 8008a40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008a44:	6004      	str	r4, [r0, #0]
 8008a46:	60c4      	str	r4, [r0, #12]
 8008a48:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008a4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008a50:	b94c      	cbnz	r4, 8008a66 <__pow5mult+0x66>
 8008a52:	f240 2171 	movw	r1, #625	; 0x271
 8008a56:	4630      	mov	r0, r6
 8008a58:	f7ff ff12 	bl	8008880 <__i2b>
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008a62:	4604      	mov	r4, r0
 8008a64:	6003      	str	r3, [r0, #0]
 8008a66:	f04f 0900 	mov.w	r9, #0
 8008a6a:	07eb      	lsls	r3, r5, #31
 8008a6c:	d50a      	bpl.n	8008a84 <__pow5mult+0x84>
 8008a6e:	4639      	mov	r1, r7
 8008a70:	4622      	mov	r2, r4
 8008a72:	4630      	mov	r0, r6
 8008a74:	f7ff ff1a 	bl	80088ac <__multiply>
 8008a78:	4639      	mov	r1, r7
 8008a7a:	4680      	mov	r8, r0
 8008a7c:	4630      	mov	r0, r6
 8008a7e:	f7ff fe49 	bl	8008714 <_Bfree>
 8008a82:	4647      	mov	r7, r8
 8008a84:	106d      	asrs	r5, r5, #1
 8008a86:	d00b      	beq.n	8008aa0 <__pow5mult+0xa0>
 8008a88:	6820      	ldr	r0, [r4, #0]
 8008a8a:	b938      	cbnz	r0, 8008a9c <__pow5mult+0x9c>
 8008a8c:	4622      	mov	r2, r4
 8008a8e:	4621      	mov	r1, r4
 8008a90:	4630      	mov	r0, r6
 8008a92:	f7ff ff0b 	bl	80088ac <__multiply>
 8008a96:	6020      	str	r0, [r4, #0]
 8008a98:	f8c0 9000 	str.w	r9, [r0]
 8008a9c:	4604      	mov	r4, r0
 8008a9e:	e7e4      	b.n	8008a6a <__pow5mult+0x6a>
 8008aa0:	4638      	mov	r0, r7
 8008aa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008aa6:	bf00      	nop
 8008aa8:	08009b18 	.word	0x08009b18
 8008aac:	08009949 	.word	0x08009949
 8008ab0:	080099c9 	.word	0x080099c9

08008ab4 <__lshift>:
 8008ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ab8:	460c      	mov	r4, r1
 8008aba:	6849      	ldr	r1, [r1, #4]
 8008abc:	6923      	ldr	r3, [r4, #16]
 8008abe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008ac2:	68a3      	ldr	r3, [r4, #8]
 8008ac4:	4607      	mov	r7, r0
 8008ac6:	4691      	mov	r9, r2
 8008ac8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008acc:	f108 0601 	add.w	r6, r8, #1
 8008ad0:	42b3      	cmp	r3, r6
 8008ad2:	db0b      	blt.n	8008aec <__lshift+0x38>
 8008ad4:	4638      	mov	r0, r7
 8008ad6:	f7ff fddd 	bl	8008694 <_Balloc>
 8008ada:	4605      	mov	r5, r0
 8008adc:	b948      	cbnz	r0, 8008af2 <__lshift+0x3e>
 8008ade:	4602      	mov	r2, r0
 8008ae0:	4b28      	ldr	r3, [pc, #160]	; (8008b84 <__lshift+0xd0>)
 8008ae2:	4829      	ldr	r0, [pc, #164]	; (8008b88 <__lshift+0xd4>)
 8008ae4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008ae8:	f000 fb8e 	bl	8009208 <__assert_func>
 8008aec:	3101      	adds	r1, #1
 8008aee:	005b      	lsls	r3, r3, #1
 8008af0:	e7ee      	b.n	8008ad0 <__lshift+0x1c>
 8008af2:	2300      	movs	r3, #0
 8008af4:	f100 0114 	add.w	r1, r0, #20
 8008af8:	f100 0210 	add.w	r2, r0, #16
 8008afc:	4618      	mov	r0, r3
 8008afe:	4553      	cmp	r3, sl
 8008b00:	db33      	blt.n	8008b6a <__lshift+0xb6>
 8008b02:	6920      	ldr	r0, [r4, #16]
 8008b04:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008b08:	f104 0314 	add.w	r3, r4, #20
 8008b0c:	f019 091f 	ands.w	r9, r9, #31
 8008b10:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008b14:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008b18:	d02b      	beq.n	8008b72 <__lshift+0xbe>
 8008b1a:	f1c9 0e20 	rsb	lr, r9, #32
 8008b1e:	468a      	mov	sl, r1
 8008b20:	2200      	movs	r2, #0
 8008b22:	6818      	ldr	r0, [r3, #0]
 8008b24:	fa00 f009 	lsl.w	r0, r0, r9
 8008b28:	4310      	orrs	r0, r2
 8008b2a:	f84a 0b04 	str.w	r0, [sl], #4
 8008b2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b32:	459c      	cmp	ip, r3
 8008b34:	fa22 f20e 	lsr.w	r2, r2, lr
 8008b38:	d8f3      	bhi.n	8008b22 <__lshift+0x6e>
 8008b3a:	ebac 0304 	sub.w	r3, ip, r4
 8008b3e:	3b15      	subs	r3, #21
 8008b40:	f023 0303 	bic.w	r3, r3, #3
 8008b44:	3304      	adds	r3, #4
 8008b46:	f104 0015 	add.w	r0, r4, #21
 8008b4a:	4584      	cmp	ip, r0
 8008b4c:	bf38      	it	cc
 8008b4e:	2304      	movcc	r3, #4
 8008b50:	50ca      	str	r2, [r1, r3]
 8008b52:	b10a      	cbz	r2, 8008b58 <__lshift+0xa4>
 8008b54:	f108 0602 	add.w	r6, r8, #2
 8008b58:	3e01      	subs	r6, #1
 8008b5a:	4638      	mov	r0, r7
 8008b5c:	612e      	str	r6, [r5, #16]
 8008b5e:	4621      	mov	r1, r4
 8008b60:	f7ff fdd8 	bl	8008714 <_Bfree>
 8008b64:	4628      	mov	r0, r5
 8008b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b6a:	f842 0f04 	str.w	r0, [r2, #4]!
 8008b6e:	3301      	adds	r3, #1
 8008b70:	e7c5      	b.n	8008afe <__lshift+0x4a>
 8008b72:	3904      	subs	r1, #4
 8008b74:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b78:	f841 2f04 	str.w	r2, [r1, #4]!
 8008b7c:	459c      	cmp	ip, r3
 8008b7e:	d8f9      	bhi.n	8008b74 <__lshift+0xc0>
 8008b80:	e7ea      	b.n	8008b58 <__lshift+0xa4>
 8008b82:	bf00      	nop
 8008b84:	080099b8 	.word	0x080099b8
 8008b88:	080099c9 	.word	0x080099c9

08008b8c <__mcmp>:
 8008b8c:	b530      	push	{r4, r5, lr}
 8008b8e:	6902      	ldr	r2, [r0, #16]
 8008b90:	690c      	ldr	r4, [r1, #16]
 8008b92:	1b12      	subs	r2, r2, r4
 8008b94:	d10e      	bne.n	8008bb4 <__mcmp+0x28>
 8008b96:	f100 0314 	add.w	r3, r0, #20
 8008b9a:	3114      	adds	r1, #20
 8008b9c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008ba0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008ba4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008ba8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008bac:	42a5      	cmp	r5, r4
 8008bae:	d003      	beq.n	8008bb8 <__mcmp+0x2c>
 8008bb0:	d305      	bcc.n	8008bbe <__mcmp+0x32>
 8008bb2:	2201      	movs	r2, #1
 8008bb4:	4610      	mov	r0, r2
 8008bb6:	bd30      	pop	{r4, r5, pc}
 8008bb8:	4283      	cmp	r3, r0
 8008bba:	d3f3      	bcc.n	8008ba4 <__mcmp+0x18>
 8008bbc:	e7fa      	b.n	8008bb4 <__mcmp+0x28>
 8008bbe:	f04f 32ff 	mov.w	r2, #4294967295
 8008bc2:	e7f7      	b.n	8008bb4 <__mcmp+0x28>

08008bc4 <__mdiff>:
 8008bc4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bc8:	460c      	mov	r4, r1
 8008bca:	4606      	mov	r6, r0
 8008bcc:	4611      	mov	r1, r2
 8008bce:	4620      	mov	r0, r4
 8008bd0:	4690      	mov	r8, r2
 8008bd2:	f7ff ffdb 	bl	8008b8c <__mcmp>
 8008bd6:	1e05      	subs	r5, r0, #0
 8008bd8:	d110      	bne.n	8008bfc <__mdiff+0x38>
 8008bda:	4629      	mov	r1, r5
 8008bdc:	4630      	mov	r0, r6
 8008bde:	f7ff fd59 	bl	8008694 <_Balloc>
 8008be2:	b930      	cbnz	r0, 8008bf2 <__mdiff+0x2e>
 8008be4:	4b3a      	ldr	r3, [pc, #232]	; (8008cd0 <__mdiff+0x10c>)
 8008be6:	4602      	mov	r2, r0
 8008be8:	f240 2137 	movw	r1, #567	; 0x237
 8008bec:	4839      	ldr	r0, [pc, #228]	; (8008cd4 <__mdiff+0x110>)
 8008bee:	f000 fb0b 	bl	8009208 <__assert_func>
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008bf8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bfc:	bfa4      	itt	ge
 8008bfe:	4643      	movge	r3, r8
 8008c00:	46a0      	movge	r8, r4
 8008c02:	4630      	mov	r0, r6
 8008c04:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008c08:	bfa6      	itte	ge
 8008c0a:	461c      	movge	r4, r3
 8008c0c:	2500      	movge	r5, #0
 8008c0e:	2501      	movlt	r5, #1
 8008c10:	f7ff fd40 	bl	8008694 <_Balloc>
 8008c14:	b920      	cbnz	r0, 8008c20 <__mdiff+0x5c>
 8008c16:	4b2e      	ldr	r3, [pc, #184]	; (8008cd0 <__mdiff+0x10c>)
 8008c18:	4602      	mov	r2, r0
 8008c1a:	f240 2145 	movw	r1, #581	; 0x245
 8008c1e:	e7e5      	b.n	8008bec <__mdiff+0x28>
 8008c20:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008c24:	6926      	ldr	r6, [r4, #16]
 8008c26:	60c5      	str	r5, [r0, #12]
 8008c28:	f104 0914 	add.w	r9, r4, #20
 8008c2c:	f108 0514 	add.w	r5, r8, #20
 8008c30:	f100 0e14 	add.w	lr, r0, #20
 8008c34:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008c38:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008c3c:	f108 0210 	add.w	r2, r8, #16
 8008c40:	46f2      	mov	sl, lr
 8008c42:	2100      	movs	r1, #0
 8008c44:	f859 3b04 	ldr.w	r3, [r9], #4
 8008c48:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008c4c:	fa11 f88b 	uxtah	r8, r1, fp
 8008c50:	b299      	uxth	r1, r3
 8008c52:	0c1b      	lsrs	r3, r3, #16
 8008c54:	eba8 0801 	sub.w	r8, r8, r1
 8008c58:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008c5c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008c60:	fa1f f888 	uxth.w	r8, r8
 8008c64:	1419      	asrs	r1, r3, #16
 8008c66:	454e      	cmp	r6, r9
 8008c68:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008c6c:	f84a 3b04 	str.w	r3, [sl], #4
 8008c70:	d8e8      	bhi.n	8008c44 <__mdiff+0x80>
 8008c72:	1b33      	subs	r3, r6, r4
 8008c74:	3b15      	subs	r3, #21
 8008c76:	f023 0303 	bic.w	r3, r3, #3
 8008c7a:	3304      	adds	r3, #4
 8008c7c:	3415      	adds	r4, #21
 8008c7e:	42a6      	cmp	r6, r4
 8008c80:	bf38      	it	cc
 8008c82:	2304      	movcc	r3, #4
 8008c84:	441d      	add	r5, r3
 8008c86:	4473      	add	r3, lr
 8008c88:	469e      	mov	lr, r3
 8008c8a:	462e      	mov	r6, r5
 8008c8c:	4566      	cmp	r6, ip
 8008c8e:	d30e      	bcc.n	8008cae <__mdiff+0xea>
 8008c90:	f10c 0203 	add.w	r2, ip, #3
 8008c94:	1b52      	subs	r2, r2, r5
 8008c96:	f022 0203 	bic.w	r2, r2, #3
 8008c9a:	3d03      	subs	r5, #3
 8008c9c:	45ac      	cmp	ip, r5
 8008c9e:	bf38      	it	cc
 8008ca0:	2200      	movcc	r2, #0
 8008ca2:	4413      	add	r3, r2
 8008ca4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008ca8:	b17a      	cbz	r2, 8008cca <__mdiff+0x106>
 8008caa:	6107      	str	r7, [r0, #16]
 8008cac:	e7a4      	b.n	8008bf8 <__mdiff+0x34>
 8008cae:	f856 8b04 	ldr.w	r8, [r6], #4
 8008cb2:	fa11 f288 	uxtah	r2, r1, r8
 8008cb6:	1414      	asrs	r4, r2, #16
 8008cb8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008cbc:	b292      	uxth	r2, r2
 8008cbe:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008cc2:	f84e 2b04 	str.w	r2, [lr], #4
 8008cc6:	1421      	asrs	r1, r4, #16
 8008cc8:	e7e0      	b.n	8008c8c <__mdiff+0xc8>
 8008cca:	3f01      	subs	r7, #1
 8008ccc:	e7ea      	b.n	8008ca4 <__mdiff+0xe0>
 8008cce:	bf00      	nop
 8008cd0:	080099b8 	.word	0x080099b8
 8008cd4:	080099c9 	.word	0x080099c9

08008cd8 <__d2b>:
 8008cd8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008cdc:	460f      	mov	r7, r1
 8008cde:	2101      	movs	r1, #1
 8008ce0:	ec59 8b10 	vmov	r8, r9, d0
 8008ce4:	4616      	mov	r6, r2
 8008ce6:	f7ff fcd5 	bl	8008694 <_Balloc>
 8008cea:	4604      	mov	r4, r0
 8008cec:	b930      	cbnz	r0, 8008cfc <__d2b+0x24>
 8008cee:	4602      	mov	r2, r0
 8008cf0:	4b24      	ldr	r3, [pc, #144]	; (8008d84 <__d2b+0xac>)
 8008cf2:	4825      	ldr	r0, [pc, #148]	; (8008d88 <__d2b+0xb0>)
 8008cf4:	f240 310f 	movw	r1, #783	; 0x30f
 8008cf8:	f000 fa86 	bl	8009208 <__assert_func>
 8008cfc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008d00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008d04:	bb2d      	cbnz	r5, 8008d52 <__d2b+0x7a>
 8008d06:	9301      	str	r3, [sp, #4]
 8008d08:	f1b8 0300 	subs.w	r3, r8, #0
 8008d0c:	d026      	beq.n	8008d5c <__d2b+0x84>
 8008d0e:	4668      	mov	r0, sp
 8008d10:	9300      	str	r3, [sp, #0]
 8008d12:	f7ff fd87 	bl	8008824 <__lo0bits>
 8008d16:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008d1a:	b1e8      	cbz	r0, 8008d58 <__d2b+0x80>
 8008d1c:	f1c0 0320 	rsb	r3, r0, #32
 8008d20:	fa02 f303 	lsl.w	r3, r2, r3
 8008d24:	430b      	orrs	r3, r1
 8008d26:	40c2      	lsrs	r2, r0
 8008d28:	6163      	str	r3, [r4, #20]
 8008d2a:	9201      	str	r2, [sp, #4]
 8008d2c:	9b01      	ldr	r3, [sp, #4]
 8008d2e:	61a3      	str	r3, [r4, #24]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	bf14      	ite	ne
 8008d34:	2202      	movne	r2, #2
 8008d36:	2201      	moveq	r2, #1
 8008d38:	6122      	str	r2, [r4, #16]
 8008d3a:	b1bd      	cbz	r5, 8008d6c <__d2b+0x94>
 8008d3c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008d40:	4405      	add	r5, r0
 8008d42:	603d      	str	r5, [r7, #0]
 8008d44:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008d48:	6030      	str	r0, [r6, #0]
 8008d4a:	4620      	mov	r0, r4
 8008d4c:	b003      	add	sp, #12
 8008d4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008d56:	e7d6      	b.n	8008d06 <__d2b+0x2e>
 8008d58:	6161      	str	r1, [r4, #20]
 8008d5a:	e7e7      	b.n	8008d2c <__d2b+0x54>
 8008d5c:	a801      	add	r0, sp, #4
 8008d5e:	f7ff fd61 	bl	8008824 <__lo0bits>
 8008d62:	9b01      	ldr	r3, [sp, #4]
 8008d64:	6163      	str	r3, [r4, #20]
 8008d66:	3020      	adds	r0, #32
 8008d68:	2201      	movs	r2, #1
 8008d6a:	e7e5      	b.n	8008d38 <__d2b+0x60>
 8008d6c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008d70:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008d74:	6038      	str	r0, [r7, #0]
 8008d76:	6918      	ldr	r0, [r3, #16]
 8008d78:	f7ff fd34 	bl	80087e4 <__hi0bits>
 8008d7c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008d80:	e7e2      	b.n	8008d48 <__d2b+0x70>
 8008d82:	bf00      	nop
 8008d84:	080099b8 	.word	0x080099b8
 8008d88:	080099c9 	.word	0x080099c9

08008d8c <__ssputs_r>:
 8008d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d90:	688e      	ldr	r6, [r1, #8]
 8008d92:	461f      	mov	r7, r3
 8008d94:	42be      	cmp	r6, r7
 8008d96:	680b      	ldr	r3, [r1, #0]
 8008d98:	4682      	mov	sl, r0
 8008d9a:	460c      	mov	r4, r1
 8008d9c:	4690      	mov	r8, r2
 8008d9e:	d82c      	bhi.n	8008dfa <__ssputs_r+0x6e>
 8008da0:	898a      	ldrh	r2, [r1, #12]
 8008da2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008da6:	d026      	beq.n	8008df6 <__ssputs_r+0x6a>
 8008da8:	6965      	ldr	r5, [r4, #20]
 8008daa:	6909      	ldr	r1, [r1, #16]
 8008dac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008db0:	eba3 0901 	sub.w	r9, r3, r1
 8008db4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008db8:	1c7b      	adds	r3, r7, #1
 8008dba:	444b      	add	r3, r9
 8008dbc:	106d      	asrs	r5, r5, #1
 8008dbe:	429d      	cmp	r5, r3
 8008dc0:	bf38      	it	cc
 8008dc2:	461d      	movcc	r5, r3
 8008dc4:	0553      	lsls	r3, r2, #21
 8008dc6:	d527      	bpl.n	8008e18 <__ssputs_r+0x8c>
 8008dc8:	4629      	mov	r1, r5
 8008dca:	f7ff fbd7 	bl	800857c <_malloc_r>
 8008dce:	4606      	mov	r6, r0
 8008dd0:	b360      	cbz	r0, 8008e2c <__ssputs_r+0xa0>
 8008dd2:	6921      	ldr	r1, [r4, #16]
 8008dd4:	464a      	mov	r2, r9
 8008dd6:	f000 fa09 	bl	80091ec <memcpy>
 8008dda:	89a3      	ldrh	r3, [r4, #12]
 8008ddc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008de0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008de4:	81a3      	strh	r3, [r4, #12]
 8008de6:	6126      	str	r6, [r4, #16]
 8008de8:	6165      	str	r5, [r4, #20]
 8008dea:	444e      	add	r6, r9
 8008dec:	eba5 0509 	sub.w	r5, r5, r9
 8008df0:	6026      	str	r6, [r4, #0]
 8008df2:	60a5      	str	r5, [r4, #8]
 8008df4:	463e      	mov	r6, r7
 8008df6:	42be      	cmp	r6, r7
 8008df8:	d900      	bls.n	8008dfc <__ssputs_r+0x70>
 8008dfa:	463e      	mov	r6, r7
 8008dfc:	6820      	ldr	r0, [r4, #0]
 8008dfe:	4632      	mov	r2, r6
 8008e00:	4641      	mov	r1, r8
 8008e02:	f000 f9c9 	bl	8009198 <memmove>
 8008e06:	68a3      	ldr	r3, [r4, #8]
 8008e08:	1b9b      	subs	r3, r3, r6
 8008e0a:	60a3      	str	r3, [r4, #8]
 8008e0c:	6823      	ldr	r3, [r4, #0]
 8008e0e:	4433      	add	r3, r6
 8008e10:	6023      	str	r3, [r4, #0]
 8008e12:	2000      	movs	r0, #0
 8008e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e18:	462a      	mov	r2, r5
 8008e1a:	f000 fa3b 	bl	8009294 <_realloc_r>
 8008e1e:	4606      	mov	r6, r0
 8008e20:	2800      	cmp	r0, #0
 8008e22:	d1e0      	bne.n	8008de6 <__ssputs_r+0x5a>
 8008e24:	6921      	ldr	r1, [r4, #16]
 8008e26:	4650      	mov	r0, sl
 8008e28:	f7ff fb34 	bl	8008494 <_free_r>
 8008e2c:	230c      	movs	r3, #12
 8008e2e:	f8ca 3000 	str.w	r3, [sl]
 8008e32:	89a3      	ldrh	r3, [r4, #12]
 8008e34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e38:	81a3      	strh	r3, [r4, #12]
 8008e3a:	f04f 30ff 	mov.w	r0, #4294967295
 8008e3e:	e7e9      	b.n	8008e14 <__ssputs_r+0x88>

08008e40 <_svfiprintf_r>:
 8008e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e44:	4698      	mov	r8, r3
 8008e46:	898b      	ldrh	r3, [r1, #12]
 8008e48:	061b      	lsls	r3, r3, #24
 8008e4a:	b09d      	sub	sp, #116	; 0x74
 8008e4c:	4607      	mov	r7, r0
 8008e4e:	460d      	mov	r5, r1
 8008e50:	4614      	mov	r4, r2
 8008e52:	d50e      	bpl.n	8008e72 <_svfiprintf_r+0x32>
 8008e54:	690b      	ldr	r3, [r1, #16]
 8008e56:	b963      	cbnz	r3, 8008e72 <_svfiprintf_r+0x32>
 8008e58:	2140      	movs	r1, #64	; 0x40
 8008e5a:	f7ff fb8f 	bl	800857c <_malloc_r>
 8008e5e:	6028      	str	r0, [r5, #0]
 8008e60:	6128      	str	r0, [r5, #16]
 8008e62:	b920      	cbnz	r0, 8008e6e <_svfiprintf_r+0x2e>
 8008e64:	230c      	movs	r3, #12
 8008e66:	603b      	str	r3, [r7, #0]
 8008e68:	f04f 30ff 	mov.w	r0, #4294967295
 8008e6c:	e0d0      	b.n	8009010 <_svfiprintf_r+0x1d0>
 8008e6e:	2340      	movs	r3, #64	; 0x40
 8008e70:	616b      	str	r3, [r5, #20]
 8008e72:	2300      	movs	r3, #0
 8008e74:	9309      	str	r3, [sp, #36]	; 0x24
 8008e76:	2320      	movs	r3, #32
 8008e78:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008e7c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e80:	2330      	movs	r3, #48	; 0x30
 8008e82:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009028 <_svfiprintf_r+0x1e8>
 8008e86:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008e8a:	f04f 0901 	mov.w	r9, #1
 8008e8e:	4623      	mov	r3, r4
 8008e90:	469a      	mov	sl, r3
 8008e92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e96:	b10a      	cbz	r2, 8008e9c <_svfiprintf_r+0x5c>
 8008e98:	2a25      	cmp	r2, #37	; 0x25
 8008e9a:	d1f9      	bne.n	8008e90 <_svfiprintf_r+0x50>
 8008e9c:	ebba 0b04 	subs.w	fp, sl, r4
 8008ea0:	d00b      	beq.n	8008eba <_svfiprintf_r+0x7a>
 8008ea2:	465b      	mov	r3, fp
 8008ea4:	4622      	mov	r2, r4
 8008ea6:	4629      	mov	r1, r5
 8008ea8:	4638      	mov	r0, r7
 8008eaa:	f7ff ff6f 	bl	8008d8c <__ssputs_r>
 8008eae:	3001      	adds	r0, #1
 8008eb0:	f000 80a9 	beq.w	8009006 <_svfiprintf_r+0x1c6>
 8008eb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008eb6:	445a      	add	r2, fp
 8008eb8:	9209      	str	r2, [sp, #36]	; 0x24
 8008eba:	f89a 3000 	ldrb.w	r3, [sl]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	f000 80a1 	beq.w	8009006 <_svfiprintf_r+0x1c6>
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	f04f 32ff 	mov.w	r2, #4294967295
 8008eca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ece:	f10a 0a01 	add.w	sl, sl, #1
 8008ed2:	9304      	str	r3, [sp, #16]
 8008ed4:	9307      	str	r3, [sp, #28]
 8008ed6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008eda:	931a      	str	r3, [sp, #104]	; 0x68
 8008edc:	4654      	mov	r4, sl
 8008ede:	2205      	movs	r2, #5
 8008ee0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ee4:	4850      	ldr	r0, [pc, #320]	; (8009028 <_svfiprintf_r+0x1e8>)
 8008ee6:	f7f7 f973 	bl	80001d0 <memchr>
 8008eea:	9a04      	ldr	r2, [sp, #16]
 8008eec:	b9d8      	cbnz	r0, 8008f26 <_svfiprintf_r+0xe6>
 8008eee:	06d0      	lsls	r0, r2, #27
 8008ef0:	bf44      	itt	mi
 8008ef2:	2320      	movmi	r3, #32
 8008ef4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ef8:	0711      	lsls	r1, r2, #28
 8008efa:	bf44      	itt	mi
 8008efc:	232b      	movmi	r3, #43	; 0x2b
 8008efe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f02:	f89a 3000 	ldrb.w	r3, [sl]
 8008f06:	2b2a      	cmp	r3, #42	; 0x2a
 8008f08:	d015      	beq.n	8008f36 <_svfiprintf_r+0xf6>
 8008f0a:	9a07      	ldr	r2, [sp, #28]
 8008f0c:	4654      	mov	r4, sl
 8008f0e:	2000      	movs	r0, #0
 8008f10:	f04f 0c0a 	mov.w	ip, #10
 8008f14:	4621      	mov	r1, r4
 8008f16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f1a:	3b30      	subs	r3, #48	; 0x30
 8008f1c:	2b09      	cmp	r3, #9
 8008f1e:	d94d      	bls.n	8008fbc <_svfiprintf_r+0x17c>
 8008f20:	b1b0      	cbz	r0, 8008f50 <_svfiprintf_r+0x110>
 8008f22:	9207      	str	r2, [sp, #28]
 8008f24:	e014      	b.n	8008f50 <_svfiprintf_r+0x110>
 8008f26:	eba0 0308 	sub.w	r3, r0, r8
 8008f2a:	fa09 f303 	lsl.w	r3, r9, r3
 8008f2e:	4313      	orrs	r3, r2
 8008f30:	9304      	str	r3, [sp, #16]
 8008f32:	46a2      	mov	sl, r4
 8008f34:	e7d2      	b.n	8008edc <_svfiprintf_r+0x9c>
 8008f36:	9b03      	ldr	r3, [sp, #12]
 8008f38:	1d19      	adds	r1, r3, #4
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	9103      	str	r1, [sp, #12]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	bfbb      	ittet	lt
 8008f42:	425b      	neglt	r3, r3
 8008f44:	f042 0202 	orrlt.w	r2, r2, #2
 8008f48:	9307      	strge	r3, [sp, #28]
 8008f4a:	9307      	strlt	r3, [sp, #28]
 8008f4c:	bfb8      	it	lt
 8008f4e:	9204      	strlt	r2, [sp, #16]
 8008f50:	7823      	ldrb	r3, [r4, #0]
 8008f52:	2b2e      	cmp	r3, #46	; 0x2e
 8008f54:	d10c      	bne.n	8008f70 <_svfiprintf_r+0x130>
 8008f56:	7863      	ldrb	r3, [r4, #1]
 8008f58:	2b2a      	cmp	r3, #42	; 0x2a
 8008f5a:	d134      	bne.n	8008fc6 <_svfiprintf_r+0x186>
 8008f5c:	9b03      	ldr	r3, [sp, #12]
 8008f5e:	1d1a      	adds	r2, r3, #4
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	9203      	str	r2, [sp, #12]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	bfb8      	it	lt
 8008f68:	f04f 33ff 	movlt.w	r3, #4294967295
 8008f6c:	3402      	adds	r4, #2
 8008f6e:	9305      	str	r3, [sp, #20]
 8008f70:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009038 <_svfiprintf_r+0x1f8>
 8008f74:	7821      	ldrb	r1, [r4, #0]
 8008f76:	2203      	movs	r2, #3
 8008f78:	4650      	mov	r0, sl
 8008f7a:	f7f7 f929 	bl	80001d0 <memchr>
 8008f7e:	b138      	cbz	r0, 8008f90 <_svfiprintf_r+0x150>
 8008f80:	9b04      	ldr	r3, [sp, #16]
 8008f82:	eba0 000a 	sub.w	r0, r0, sl
 8008f86:	2240      	movs	r2, #64	; 0x40
 8008f88:	4082      	lsls	r2, r0
 8008f8a:	4313      	orrs	r3, r2
 8008f8c:	3401      	adds	r4, #1
 8008f8e:	9304      	str	r3, [sp, #16]
 8008f90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f94:	4825      	ldr	r0, [pc, #148]	; (800902c <_svfiprintf_r+0x1ec>)
 8008f96:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008f9a:	2206      	movs	r2, #6
 8008f9c:	f7f7 f918 	bl	80001d0 <memchr>
 8008fa0:	2800      	cmp	r0, #0
 8008fa2:	d038      	beq.n	8009016 <_svfiprintf_r+0x1d6>
 8008fa4:	4b22      	ldr	r3, [pc, #136]	; (8009030 <_svfiprintf_r+0x1f0>)
 8008fa6:	bb1b      	cbnz	r3, 8008ff0 <_svfiprintf_r+0x1b0>
 8008fa8:	9b03      	ldr	r3, [sp, #12]
 8008faa:	3307      	adds	r3, #7
 8008fac:	f023 0307 	bic.w	r3, r3, #7
 8008fb0:	3308      	adds	r3, #8
 8008fb2:	9303      	str	r3, [sp, #12]
 8008fb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fb6:	4433      	add	r3, r6
 8008fb8:	9309      	str	r3, [sp, #36]	; 0x24
 8008fba:	e768      	b.n	8008e8e <_svfiprintf_r+0x4e>
 8008fbc:	fb0c 3202 	mla	r2, ip, r2, r3
 8008fc0:	460c      	mov	r4, r1
 8008fc2:	2001      	movs	r0, #1
 8008fc4:	e7a6      	b.n	8008f14 <_svfiprintf_r+0xd4>
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	3401      	adds	r4, #1
 8008fca:	9305      	str	r3, [sp, #20]
 8008fcc:	4619      	mov	r1, r3
 8008fce:	f04f 0c0a 	mov.w	ip, #10
 8008fd2:	4620      	mov	r0, r4
 8008fd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008fd8:	3a30      	subs	r2, #48	; 0x30
 8008fda:	2a09      	cmp	r2, #9
 8008fdc:	d903      	bls.n	8008fe6 <_svfiprintf_r+0x1a6>
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d0c6      	beq.n	8008f70 <_svfiprintf_r+0x130>
 8008fe2:	9105      	str	r1, [sp, #20]
 8008fe4:	e7c4      	b.n	8008f70 <_svfiprintf_r+0x130>
 8008fe6:	fb0c 2101 	mla	r1, ip, r1, r2
 8008fea:	4604      	mov	r4, r0
 8008fec:	2301      	movs	r3, #1
 8008fee:	e7f0      	b.n	8008fd2 <_svfiprintf_r+0x192>
 8008ff0:	ab03      	add	r3, sp, #12
 8008ff2:	9300      	str	r3, [sp, #0]
 8008ff4:	462a      	mov	r2, r5
 8008ff6:	4b0f      	ldr	r3, [pc, #60]	; (8009034 <_svfiprintf_r+0x1f4>)
 8008ff8:	a904      	add	r1, sp, #16
 8008ffa:	4638      	mov	r0, r7
 8008ffc:	f7fd fe62 	bl	8006cc4 <_printf_float>
 8009000:	1c42      	adds	r2, r0, #1
 8009002:	4606      	mov	r6, r0
 8009004:	d1d6      	bne.n	8008fb4 <_svfiprintf_r+0x174>
 8009006:	89ab      	ldrh	r3, [r5, #12]
 8009008:	065b      	lsls	r3, r3, #25
 800900a:	f53f af2d 	bmi.w	8008e68 <_svfiprintf_r+0x28>
 800900e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009010:	b01d      	add	sp, #116	; 0x74
 8009012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009016:	ab03      	add	r3, sp, #12
 8009018:	9300      	str	r3, [sp, #0]
 800901a:	462a      	mov	r2, r5
 800901c:	4b05      	ldr	r3, [pc, #20]	; (8009034 <_svfiprintf_r+0x1f4>)
 800901e:	a904      	add	r1, sp, #16
 8009020:	4638      	mov	r0, r7
 8009022:	f7fe f8f3 	bl	800720c <_printf_i>
 8009026:	e7eb      	b.n	8009000 <_svfiprintf_r+0x1c0>
 8009028:	08009b24 	.word	0x08009b24
 800902c:	08009b2e 	.word	0x08009b2e
 8009030:	08006cc5 	.word	0x08006cc5
 8009034:	08008d8d 	.word	0x08008d8d
 8009038:	08009b2a 	.word	0x08009b2a

0800903c <__sflush_r>:
 800903c:	898a      	ldrh	r2, [r1, #12]
 800903e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009042:	4605      	mov	r5, r0
 8009044:	0710      	lsls	r0, r2, #28
 8009046:	460c      	mov	r4, r1
 8009048:	d458      	bmi.n	80090fc <__sflush_r+0xc0>
 800904a:	684b      	ldr	r3, [r1, #4]
 800904c:	2b00      	cmp	r3, #0
 800904e:	dc05      	bgt.n	800905c <__sflush_r+0x20>
 8009050:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009052:	2b00      	cmp	r3, #0
 8009054:	dc02      	bgt.n	800905c <__sflush_r+0x20>
 8009056:	2000      	movs	r0, #0
 8009058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800905c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800905e:	2e00      	cmp	r6, #0
 8009060:	d0f9      	beq.n	8009056 <__sflush_r+0x1a>
 8009062:	2300      	movs	r3, #0
 8009064:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009068:	682f      	ldr	r7, [r5, #0]
 800906a:	6a21      	ldr	r1, [r4, #32]
 800906c:	602b      	str	r3, [r5, #0]
 800906e:	d032      	beq.n	80090d6 <__sflush_r+0x9a>
 8009070:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009072:	89a3      	ldrh	r3, [r4, #12]
 8009074:	075a      	lsls	r2, r3, #29
 8009076:	d505      	bpl.n	8009084 <__sflush_r+0x48>
 8009078:	6863      	ldr	r3, [r4, #4]
 800907a:	1ac0      	subs	r0, r0, r3
 800907c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800907e:	b10b      	cbz	r3, 8009084 <__sflush_r+0x48>
 8009080:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009082:	1ac0      	subs	r0, r0, r3
 8009084:	2300      	movs	r3, #0
 8009086:	4602      	mov	r2, r0
 8009088:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800908a:	6a21      	ldr	r1, [r4, #32]
 800908c:	4628      	mov	r0, r5
 800908e:	47b0      	blx	r6
 8009090:	1c43      	adds	r3, r0, #1
 8009092:	89a3      	ldrh	r3, [r4, #12]
 8009094:	d106      	bne.n	80090a4 <__sflush_r+0x68>
 8009096:	6829      	ldr	r1, [r5, #0]
 8009098:	291d      	cmp	r1, #29
 800909a:	d82b      	bhi.n	80090f4 <__sflush_r+0xb8>
 800909c:	4a29      	ldr	r2, [pc, #164]	; (8009144 <__sflush_r+0x108>)
 800909e:	410a      	asrs	r2, r1
 80090a0:	07d6      	lsls	r6, r2, #31
 80090a2:	d427      	bmi.n	80090f4 <__sflush_r+0xb8>
 80090a4:	2200      	movs	r2, #0
 80090a6:	6062      	str	r2, [r4, #4]
 80090a8:	04d9      	lsls	r1, r3, #19
 80090aa:	6922      	ldr	r2, [r4, #16]
 80090ac:	6022      	str	r2, [r4, #0]
 80090ae:	d504      	bpl.n	80090ba <__sflush_r+0x7e>
 80090b0:	1c42      	adds	r2, r0, #1
 80090b2:	d101      	bne.n	80090b8 <__sflush_r+0x7c>
 80090b4:	682b      	ldr	r3, [r5, #0]
 80090b6:	b903      	cbnz	r3, 80090ba <__sflush_r+0x7e>
 80090b8:	6560      	str	r0, [r4, #84]	; 0x54
 80090ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090bc:	602f      	str	r7, [r5, #0]
 80090be:	2900      	cmp	r1, #0
 80090c0:	d0c9      	beq.n	8009056 <__sflush_r+0x1a>
 80090c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80090c6:	4299      	cmp	r1, r3
 80090c8:	d002      	beq.n	80090d0 <__sflush_r+0x94>
 80090ca:	4628      	mov	r0, r5
 80090cc:	f7ff f9e2 	bl	8008494 <_free_r>
 80090d0:	2000      	movs	r0, #0
 80090d2:	6360      	str	r0, [r4, #52]	; 0x34
 80090d4:	e7c0      	b.n	8009058 <__sflush_r+0x1c>
 80090d6:	2301      	movs	r3, #1
 80090d8:	4628      	mov	r0, r5
 80090da:	47b0      	blx	r6
 80090dc:	1c41      	adds	r1, r0, #1
 80090de:	d1c8      	bne.n	8009072 <__sflush_r+0x36>
 80090e0:	682b      	ldr	r3, [r5, #0]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d0c5      	beq.n	8009072 <__sflush_r+0x36>
 80090e6:	2b1d      	cmp	r3, #29
 80090e8:	d001      	beq.n	80090ee <__sflush_r+0xb2>
 80090ea:	2b16      	cmp	r3, #22
 80090ec:	d101      	bne.n	80090f2 <__sflush_r+0xb6>
 80090ee:	602f      	str	r7, [r5, #0]
 80090f0:	e7b1      	b.n	8009056 <__sflush_r+0x1a>
 80090f2:	89a3      	ldrh	r3, [r4, #12]
 80090f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090f8:	81a3      	strh	r3, [r4, #12]
 80090fa:	e7ad      	b.n	8009058 <__sflush_r+0x1c>
 80090fc:	690f      	ldr	r7, [r1, #16]
 80090fe:	2f00      	cmp	r7, #0
 8009100:	d0a9      	beq.n	8009056 <__sflush_r+0x1a>
 8009102:	0793      	lsls	r3, r2, #30
 8009104:	680e      	ldr	r6, [r1, #0]
 8009106:	bf08      	it	eq
 8009108:	694b      	ldreq	r3, [r1, #20]
 800910a:	600f      	str	r7, [r1, #0]
 800910c:	bf18      	it	ne
 800910e:	2300      	movne	r3, #0
 8009110:	eba6 0807 	sub.w	r8, r6, r7
 8009114:	608b      	str	r3, [r1, #8]
 8009116:	f1b8 0f00 	cmp.w	r8, #0
 800911a:	dd9c      	ble.n	8009056 <__sflush_r+0x1a>
 800911c:	6a21      	ldr	r1, [r4, #32]
 800911e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009120:	4643      	mov	r3, r8
 8009122:	463a      	mov	r2, r7
 8009124:	4628      	mov	r0, r5
 8009126:	47b0      	blx	r6
 8009128:	2800      	cmp	r0, #0
 800912a:	dc06      	bgt.n	800913a <__sflush_r+0xfe>
 800912c:	89a3      	ldrh	r3, [r4, #12]
 800912e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009132:	81a3      	strh	r3, [r4, #12]
 8009134:	f04f 30ff 	mov.w	r0, #4294967295
 8009138:	e78e      	b.n	8009058 <__sflush_r+0x1c>
 800913a:	4407      	add	r7, r0
 800913c:	eba8 0800 	sub.w	r8, r8, r0
 8009140:	e7e9      	b.n	8009116 <__sflush_r+0xda>
 8009142:	bf00      	nop
 8009144:	dfbffffe 	.word	0xdfbffffe

08009148 <_fflush_r>:
 8009148:	b538      	push	{r3, r4, r5, lr}
 800914a:	690b      	ldr	r3, [r1, #16]
 800914c:	4605      	mov	r5, r0
 800914e:	460c      	mov	r4, r1
 8009150:	b913      	cbnz	r3, 8009158 <_fflush_r+0x10>
 8009152:	2500      	movs	r5, #0
 8009154:	4628      	mov	r0, r5
 8009156:	bd38      	pop	{r3, r4, r5, pc}
 8009158:	b118      	cbz	r0, 8009162 <_fflush_r+0x1a>
 800915a:	6a03      	ldr	r3, [r0, #32]
 800915c:	b90b      	cbnz	r3, 8009162 <_fflush_r+0x1a>
 800915e:	f7fe fa03 	bl	8007568 <__sinit>
 8009162:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d0f3      	beq.n	8009152 <_fflush_r+0xa>
 800916a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800916c:	07d0      	lsls	r0, r2, #31
 800916e:	d404      	bmi.n	800917a <_fflush_r+0x32>
 8009170:	0599      	lsls	r1, r3, #22
 8009172:	d402      	bmi.n	800917a <_fflush_r+0x32>
 8009174:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009176:	f7fe fb0e 	bl	8007796 <__retarget_lock_acquire_recursive>
 800917a:	4628      	mov	r0, r5
 800917c:	4621      	mov	r1, r4
 800917e:	f7ff ff5d 	bl	800903c <__sflush_r>
 8009182:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009184:	07da      	lsls	r2, r3, #31
 8009186:	4605      	mov	r5, r0
 8009188:	d4e4      	bmi.n	8009154 <_fflush_r+0xc>
 800918a:	89a3      	ldrh	r3, [r4, #12]
 800918c:	059b      	lsls	r3, r3, #22
 800918e:	d4e1      	bmi.n	8009154 <_fflush_r+0xc>
 8009190:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009192:	f7fe fb01 	bl	8007798 <__retarget_lock_release_recursive>
 8009196:	e7dd      	b.n	8009154 <_fflush_r+0xc>

08009198 <memmove>:
 8009198:	4288      	cmp	r0, r1
 800919a:	b510      	push	{r4, lr}
 800919c:	eb01 0402 	add.w	r4, r1, r2
 80091a0:	d902      	bls.n	80091a8 <memmove+0x10>
 80091a2:	4284      	cmp	r4, r0
 80091a4:	4623      	mov	r3, r4
 80091a6:	d807      	bhi.n	80091b8 <memmove+0x20>
 80091a8:	1e43      	subs	r3, r0, #1
 80091aa:	42a1      	cmp	r1, r4
 80091ac:	d008      	beq.n	80091c0 <memmove+0x28>
 80091ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80091b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80091b6:	e7f8      	b.n	80091aa <memmove+0x12>
 80091b8:	4402      	add	r2, r0
 80091ba:	4601      	mov	r1, r0
 80091bc:	428a      	cmp	r2, r1
 80091be:	d100      	bne.n	80091c2 <memmove+0x2a>
 80091c0:	bd10      	pop	{r4, pc}
 80091c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80091c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80091ca:	e7f7      	b.n	80091bc <memmove+0x24>

080091cc <_sbrk_r>:
 80091cc:	b538      	push	{r3, r4, r5, lr}
 80091ce:	4d06      	ldr	r5, [pc, #24]	; (80091e8 <_sbrk_r+0x1c>)
 80091d0:	2300      	movs	r3, #0
 80091d2:	4604      	mov	r4, r0
 80091d4:	4608      	mov	r0, r1
 80091d6:	602b      	str	r3, [r5, #0]
 80091d8:	f7f8 fd38 	bl	8001c4c <_sbrk>
 80091dc:	1c43      	adds	r3, r0, #1
 80091de:	d102      	bne.n	80091e6 <_sbrk_r+0x1a>
 80091e0:	682b      	ldr	r3, [r5, #0]
 80091e2:	b103      	cbz	r3, 80091e6 <_sbrk_r+0x1a>
 80091e4:	6023      	str	r3, [r4, #0]
 80091e6:	bd38      	pop	{r3, r4, r5, pc}
 80091e8:	2000055c 	.word	0x2000055c

080091ec <memcpy>:
 80091ec:	440a      	add	r2, r1
 80091ee:	4291      	cmp	r1, r2
 80091f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80091f4:	d100      	bne.n	80091f8 <memcpy+0xc>
 80091f6:	4770      	bx	lr
 80091f8:	b510      	push	{r4, lr}
 80091fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009202:	4291      	cmp	r1, r2
 8009204:	d1f9      	bne.n	80091fa <memcpy+0xe>
 8009206:	bd10      	pop	{r4, pc}

08009208 <__assert_func>:
 8009208:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800920a:	4614      	mov	r4, r2
 800920c:	461a      	mov	r2, r3
 800920e:	4b09      	ldr	r3, [pc, #36]	; (8009234 <__assert_func+0x2c>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	4605      	mov	r5, r0
 8009214:	68d8      	ldr	r0, [r3, #12]
 8009216:	b14c      	cbz	r4, 800922c <__assert_func+0x24>
 8009218:	4b07      	ldr	r3, [pc, #28]	; (8009238 <__assert_func+0x30>)
 800921a:	9100      	str	r1, [sp, #0]
 800921c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009220:	4906      	ldr	r1, [pc, #24]	; (800923c <__assert_func+0x34>)
 8009222:	462b      	mov	r3, r5
 8009224:	f000 f872 	bl	800930c <fiprintf>
 8009228:	f000 f882 	bl	8009330 <abort>
 800922c:	4b04      	ldr	r3, [pc, #16]	; (8009240 <__assert_func+0x38>)
 800922e:	461c      	mov	r4, r3
 8009230:	e7f3      	b.n	800921a <__assert_func+0x12>
 8009232:	bf00      	nop
 8009234:	20000064 	.word	0x20000064
 8009238:	08009b3f 	.word	0x08009b3f
 800923c:	08009b4c 	.word	0x08009b4c
 8009240:	08009b7a 	.word	0x08009b7a

08009244 <_calloc_r>:
 8009244:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009246:	fba1 2402 	umull	r2, r4, r1, r2
 800924a:	b94c      	cbnz	r4, 8009260 <_calloc_r+0x1c>
 800924c:	4611      	mov	r1, r2
 800924e:	9201      	str	r2, [sp, #4]
 8009250:	f7ff f994 	bl	800857c <_malloc_r>
 8009254:	9a01      	ldr	r2, [sp, #4]
 8009256:	4605      	mov	r5, r0
 8009258:	b930      	cbnz	r0, 8009268 <_calloc_r+0x24>
 800925a:	4628      	mov	r0, r5
 800925c:	b003      	add	sp, #12
 800925e:	bd30      	pop	{r4, r5, pc}
 8009260:	220c      	movs	r2, #12
 8009262:	6002      	str	r2, [r0, #0]
 8009264:	2500      	movs	r5, #0
 8009266:	e7f8      	b.n	800925a <_calloc_r+0x16>
 8009268:	4621      	mov	r1, r4
 800926a:	f7fe fa16 	bl	800769a <memset>
 800926e:	e7f4      	b.n	800925a <_calloc_r+0x16>

08009270 <__ascii_mbtowc>:
 8009270:	b082      	sub	sp, #8
 8009272:	b901      	cbnz	r1, 8009276 <__ascii_mbtowc+0x6>
 8009274:	a901      	add	r1, sp, #4
 8009276:	b142      	cbz	r2, 800928a <__ascii_mbtowc+0x1a>
 8009278:	b14b      	cbz	r3, 800928e <__ascii_mbtowc+0x1e>
 800927a:	7813      	ldrb	r3, [r2, #0]
 800927c:	600b      	str	r3, [r1, #0]
 800927e:	7812      	ldrb	r2, [r2, #0]
 8009280:	1e10      	subs	r0, r2, #0
 8009282:	bf18      	it	ne
 8009284:	2001      	movne	r0, #1
 8009286:	b002      	add	sp, #8
 8009288:	4770      	bx	lr
 800928a:	4610      	mov	r0, r2
 800928c:	e7fb      	b.n	8009286 <__ascii_mbtowc+0x16>
 800928e:	f06f 0001 	mvn.w	r0, #1
 8009292:	e7f8      	b.n	8009286 <__ascii_mbtowc+0x16>

08009294 <_realloc_r>:
 8009294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009298:	4680      	mov	r8, r0
 800929a:	4614      	mov	r4, r2
 800929c:	460e      	mov	r6, r1
 800929e:	b921      	cbnz	r1, 80092aa <_realloc_r+0x16>
 80092a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80092a4:	4611      	mov	r1, r2
 80092a6:	f7ff b969 	b.w	800857c <_malloc_r>
 80092aa:	b92a      	cbnz	r2, 80092b8 <_realloc_r+0x24>
 80092ac:	f7ff f8f2 	bl	8008494 <_free_r>
 80092b0:	4625      	mov	r5, r4
 80092b2:	4628      	mov	r0, r5
 80092b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092b8:	f000 f841 	bl	800933e <_malloc_usable_size_r>
 80092bc:	4284      	cmp	r4, r0
 80092be:	4607      	mov	r7, r0
 80092c0:	d802      	bhi.n	80092c8 <_realloc_r+0x34>
 80092c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80092c6:	d812      	bhi.n	80092ee <_realloc_r+0x5a>
 80092c8:	4621      	mov	r1, r4
 80092ca:	4640      	mov	r0, r8
 80092cc:	f7ff f956 	bl	800857c <_malloc_r>
 80092d0:	4605      	mov	r5, r0
 80092d2:	2800      	cmp	r0, #0
 80092d4:	d0ed      	beq.n	80092b2 <_realloc_r+0x1e>
 80092d6:	42bc      	cmp	r4, r7
 80092d8:	4622      	mov	r2, r4
 80092da:	4631      	mov	r1, r6
 80092dc:	bf28      	it	cs
 80092de:	463a      	movcs	r2, r7
 80092e0:	f7ff ff84 	bl	80091ec <memcpy>
 80092e4:	4631      	mov	r1, r6
 80092e6:	4640      	mov	r0, r8
 80092e8:	f7ff f8d4 	bl	8008494 <_free_r>
 80092ec:	e7e1      	b.n	80092b2 <_realloc_r+0x1e>
 80092ee:	4635      	mov	r5, r6
 80092f0:	e7df      	b.n	80092b2 <_realloc_r+0x1e>

080092f2 <__ascii_wctomb>:
 80092f2:	b149      	cbz	r1, 8009308 <__ascii_wctomb+0x16>
 80092f4:	2aff      	cmp	r2, #255	; 0xff
 80092f6:	bf85      	ittet	hi
 80092f8:	238a      	movhi	r3, #138	; 0x8a
 80092fa:	6003      	strhi	r3, [r0, #0]
 80092fc:	700a      	strbls	r2, [r1, #0]
 80092fe:	f04f 30ff 	movhi.w	r0, #4294967295
 8009302:	bf98      	it	ls
 8009304:	2001      	movls	r0, #1
 8009306:	4770      	bx	lr
 8009308:	4608      	mov	r0, r1
 800930a:	4770      	bx	lr

0800930c <fiprintf>:
 800930c:	b40e      	push	{r1, r2, r3}
 800930e:	b503      	push	{r0, r1, lr}
 8009310:	4601      	mov	r1, r0
 8009312:	ab03      	add	r3, sp, #12
 8009314:	4805      	ldr	r0, [pc, #20]	; (800932c <fiprintf+0x20>)
 8009316:	f853 2b04 	ldr.w	r2, [r3], #4
 800931a:	6800      	ldr	r0, [r0, #0]
 800931c:	9301      	str	r3, [sp, #4]
 800931e:	f000 f83f 	bl	80093a0 <_vfiprintf_r>
 8009322:	b002      	add	sp, #8
 8009324:	f85d eb04 	ldr.w	lr, [sp], #4
 8009328:	b003      	add	sp, #12
 800932a:	4770      	bx	lr
 800932c:	20000064 	.word	0x20000064

08009330 <abort>:
 8009330:	b508      	push	{r3, lr}
 8009332:	2006      	movs	r0, #6
 8009334:	f000 fa0c 	bl	8009750 <raise>
 8009338:	2001      	movs	r0, #1
 800933a:	f7f8 fc0f 	bl	8001b5c <_exit>

0800933e <_malloc_usable_size_r>:
 800933e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009342:	1f18      	subs	r0, r3, #4
 8009344:	2b00      	cmp	r3, #0
 8009346:	bfbc      	itt	lt
 8009348:	580b      	ldrlt	r3, [r1, r0]
 800934a:	18c0      	addlt	r0, r0, r3
 800934c:	4770      	bx	lr

0800934e <__sfputc_r>:
 800934e:	6893      	ldr	r3, [r2, #8]
 8009350:	3b01      	subs	r3, #1
 8009352:	2b00      	cmp	r3, #0
 8009354:	b410      	push	{r4}
 8009356:	6093      	str	r3, [r2, #8]
 8009358:	da08      	bge.n	800936c <__sfputc_r+0x1e>
 800935a:	6994      	ldr	r4, [r2, #24]
 800935c:	42a3      	cmp	r3, r4
 800935e:	db01      	blt.n	8009364 <__sfputc_r+0x16>
 8009360:	290a      	cmp	r1, #10
 8009362:	d103      	bne.n	800936c <__sfputc_r+0x1e>
 8009364:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009368:	f000 b934 	b.w	80095d4 <__swbuf_r>
 800936c:	6813      	ldr	r3, [r2, #0]
 800936e:	1c58      	adds	r0, r3, #1
 8009370:	6010      	str	r0, [r2, #0]
 8009372:	7019      	strb	r1, [r3, #0]
 8009374:	4608      	mov	r0, r1
 8009376:	f85d 4b04 	ldr.w	r4, [sp], #4
 800937a:	4770      	bx	lr

0800937c <__sfputs_r>:
 800937c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800937e:	4606      	mov	r6, r0
 8009380:	460f      	mov	r7, r1
 8009382:	4614      	mov	r4, r2
 8009384:	18d5      	adds	r5, r2, r3
 8009386:	42ac      	cmp	r4, r5
 8009388:	d101      	bne.n	800938e <__sfputs_r+0x12>
 800938a:	2000      	movs	r0, #0
 800938c:	e007      	b.n	800939e <__sfputs_r+0x22>
 800938e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009392:	463a      	mov	r2, r7
 8009394:	4630      	mov	r0, r6
 8009396:	f7ff ffda 	bl	800934e <__sfputc_r>
 800939a:	1c43      	adds	r3, r0, #1
 800939c:	d1f3      	bne.n	8009386 <__sfputs_r+0xa>
 800939e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080093a0 <_vfiprintf_r>:
 80093a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093a4:	460d      	mov	r5, r1
 80093a6:	b09d      	sub	sp, #116	; 0x74
 80093a8:	4614      	mov	r4, r2
 80093aa:	4698      	mov	r8, r3
 80093ac:	4606      	mov	r6, r0
 80093ae:	b118      	cbz	r0, 80093b8 <_vfiprintf_r+0x18>
 80093b0:	6a03      	ldr	r3, [r0, #32]
 80093b2:	b90b      	cbnz	r3, 80093b8 <_vfiprintf_r+0x18>
 80093b4:	f7fe f8d8 	bl	8007568 <__sinit>
 80093b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80093ba:	07d9      	lsls	r1, r3, #31
 80093bc:	d405      	bmi.n	80093ca <_vfiprintf_r+0x2a>
 80093be:	89ab      	ldrh	r3, [r5, #12]
 80093c0:	059a      	lsls	r2, r3, #22
 80093c2:	d402      	bmi.n	80093ca <_vfiprintf_r+0x2a>
 80093c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80093c6:	f7fe f9e6 	bl	8007796 <__retarget_lock_acquire_recursive>
 80093ca:	89ab      	ldrh	r3, [r5, #12]
 80093cc:	071b      	lsls	r3, r3, #28
 80093ce:	d501      	bpl.n	80093d4 <_vfiprintf_r+0x34>
 80093d0:	692b      	ldr	r3, [r5, #16]
 80093d2:	b99b      	cbnz	r3, 80093fc <_vfiprintf_r+0x5c>
 80093d4:	4629      	mov	r1, r5
 80093d6:	4630      	mov	r0, r6
 80093d8:	f000 f93a 	bl	8009650 <__swsetup_r>
 80093dc:	b170      	cbz	r0, 80093fc <_vfiprintf_r+0x5c>
 80093de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80093e0:	07dc      	lsls	r4, r3, #31
 80093e2:	d504      	bpl.n	80093ee <_vfiprintf_r+0x4e>
 80093e4:	f04f 30ff 	mov.w	r0, #4294967295
 80093e8:	b01d      	add	sp, #116	; 0x74
 80093ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093ee:	89ab      	ldrh	r3, [r5, #12]
 80093f0:	0598      	lsls	r0, r3, #22
 80093f2:	d4f7      	bmi.n	80093e4 <_vfiprintf_r+0x44>
 80093f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80093f6:	f7fe f9cf 	bl	8007798 <__retarget_lock_release_recursive>
 80093fa:	e7f3      	b.n	80093e4 <_vfiprintf_r+0x44>
 80093fc:	2300      	movs	r3, #0
 80093fe:	9309      	str	r3, [sp, #36]	; 0x24
 8009400:	2320      	movs	r3, #32
 8009402:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009406:	f8cd 800c 	str.w	r8, [sp, #12]
 800940a:	2330      	movs	r3, #48	; 0x30
 800940c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80095c0 <_vfiprintf_r+0x220>
 8009410:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009414:	f04f 0901 	mov.w	r9, #1
 8009418:	4623      	mov	r3, r4
 800941a:	469a      	mov	sl, r3
 800941c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009420:	b10a      	cbz	r2, 8009426 <_vfiprintf_r+0x86>
 8009422:	2a25      	cmp	r2, #37	; 0x25
 8009424:	d1f9      	bne.n	800941a <_vfiprintf_r+0x7a>
 8009426:	ebba 0b04 	subs.w	fp, sl, r4
 800942a:	d00b      	beq.n	8009444 <_vfiprintf_r+0xa4>
 800942c:	465b      	mov	r3, fp
 800942e:	4622      	mov	r2, r4
 8009430:	4629      	mov	r1, r5
 8009432:	4630      	mov	r0, r6
 8009434:	f7ff ffa2 	bl	800937c <__sfputs_r>
 8009438:	3001      	adds	r0, #1
 800943a:	f000 80a9 	beq.w	8009590 <_vfiprintf_r+0x1f0>
 800943e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009440:	445a      	add	r2, fp
 8009442:	9209      	str	r2, [sp, #36]	; 0x24
 8009444:	f89a 3000 	ldrb.w	r3, [sl]
 8009448:	2b00      	cmp	r3, #0
 800944a:	f000 80a1 	beq.w	8009590 <_vfiprintf_r+0x1f0>
 800944e:	2300      	movs	r3, #0
 8009450:	f04f 32ff 	mov.w	r2, #4294967295
 8009454:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009458:	f10a 0a01 	add.w	sl, sl, #1
 800945c:	9304      	str	r3, [sp, #16]
 800945e:	9307      	str	r3, [sp, #28]
 8009460:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009464:	931a      	str	r3, [sp, #104]	; 0x68
 8009466:	4654      	mov	r4, sl
 8009468:	2205      	movs	r2, #5
 800946a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800946e:	4854      	ldr	r0, [pc, #336]	; (80095c0 <_vfiprintf_r+0x220>)
 8009470:	f7f6 feae 	bl	80001d0 <memchr>
 8009474:	9a04      	ldr	r2, [sp, #16]
 8009476:	b9d8      	cbnz	r0, 80094b0 <_vfiprintf_r+0x110>
 8009478:	06d1      	lsls	r1, r2, #27
 800947a:	bf44      	itt	mi
 800947c:	2320      	movmi	r3, #32
 800947e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009482:	0713      	lsls	r3, r2, #28
 8009484:	bf44      	itt	mi
 8009486:	232b      	movmi	r3, #43	; 0x2b
 8009488:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800948c:	f89a 3000 	ldrb.w	r3, [sl]
 8009490:	2b2a      	cmp	r3, #42	; 0x2a
 8009492:	d015      	beq.n	80094c0 <_vfiprintf_r+0x120>
 8009494:	9a07      	ldr	r2, [sp, #28]
 8009496:	4654      	mov	r4, sl
 8009498:	2000      	movs	r0, #0
 800949a:	f04f 0c0a 	mov.w	ip, #10
 800949e:	4621      	mov	r1, r4
 80094a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094a4:	3b30      	subs	r3, #48	; 0x30
 80094a6:	2b09      	cmp	r3, #9
 80094a8:	d94d      	bls.n	8009546 <_vfiprintf_r+0x1a6>
 80094aa:	b1b0      	cbz	r0, 80094da <_vfiprintf_r+0x13a>
 80094ac:	9207      	str	r2, [sp, #28]
 80094ae:	e014      	b.n	80094da <_vfiprintf_r+0x13a>
 80094b0:	eba0 0308 	sub.w	r3, r0, r8
 80094b4:	fa09 f303 	lsl.w	r3, r9, r3
 80094b8:	4313      	orrs	r3, r2
 80094ba:	9304      	str	r3, [sp, #16]
 80094bc:	46a2      	mov	sl, r4
 80094be:	e7d2      	b.n	8009466 <_vfiprintf_r+0xc6>
 80094c0:	9b03      	ldr	r3, [sp, #12]
 80094c2:	1d19      	adds	r1, r3, #4
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	9103      	str	r1, [sp, #12]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	bfbb      	ittet	lt
 80094cc:	425b      	neglt	r3, r3
 80094ce:	f042 0202 	orrlt.w	r2, r2, #2
 80094d2:	9307      	strge	r3, [sp, #28]
 80094d4:	9307      	strlt	r3, [sp, #28]
 80094d6:	bfb8      	it	lt
 80094d8:	9204      	strlt	r2, [sp, #16]
 80094da:	7823      	ldrb	r3, [r4, #0]
 80094dc:	2b2e      	cmp	r3, #46	; 0x2e
 80094de:	d10c      	bne.n	80094fa <_vfiprintf_r+0x15a>
 80094e0:	7863      	ldrb	r3, [r4, #1]
 80094e2:	2b2a      	cmp	r3, #42	; 0x2a
 80094e4:	d134      	bne.n	8009550 <_vfiprintf_r+0x1b0>
 80094e6:	9b03      	ldr	r3, [sp, #12]
 80094e8:	1d1a      	adds	r2, r3, #4
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	9203      	str	r2, [sp, #12]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	bfb8      	it	lt
 80094f2:	f04f 33ff 	movlt.w	r3, #4294967295
 80094f6:	3402      	adds	r4, #2
 80094f8:	9305      	str	r3, [sp, #20]
 80094fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80095d0 <_vfiprintf_r+0x230>
 80094fe:	7821      	ldrb	r1, [r4, #0]
 8009500:	2203      	movs	r2, #3
 8009502:	4650      	mov	r0, sl
 8009504:	f7f6 fe64 	bl	80001d0 <memchr>
 8009508:	b138      	cbz	r0, 800951a <_vfiprintf_r+0x17a>
 800950a:	9b04      	ldr	r3, [sp, #16]
 800950c:	eba0 000a 	sub.w	r0, r0, sl
 8009510:	2240      	movs	r2, #64	; 0x40
 8009512:	4082      	lsls	r2, r0
 8009514:	4313      	orrs	r3, r2
 8009516:	3401      	adds	r4, #1
 8009518:	9304      	str	r3, [sp, #16]
 800951a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800951e:	4829      	ldr	r0, [pc, #164]	; (80095c4 <_vfiprintf_r+0x224>)
 8009520:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009524:	2206      	movs	r2, #6
 8009526:	f7f6 fe53 	bl	80001d0 <memchr>
 800952a:	2800      	cmp	r0, #0
 800952c:	d03f      	beq.n	80095ae <_vfiprintf_r+0x20e>
 800952e:	4b26      	ldr	r3, [pc, #152]	; (80095c8 <_vfiprintf_r+0x228>)
 8009530:	bb1b      	cbnz	r3, 800957a <_vfiprintf_r+0x1da>
 8009532:	9b03      	ldr	r3, [sp, #12]
 8009534:	3307      	adds	r3, #7
 8009536:	f023 0307 	bic.w	r3, r3, #7
 800953a:	3308      	adds	r3, #8
 800953c:	9303      	str	r3, [sp, #12]
 800953e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009540:	443b      	add	r3, r7
 8009542:	9309      	str	r3, [sp, #36]	; 0x24
 8009544:	e768      	b.n	8009418 <_vfiprintf_r+0x78>
 8009546:	fb0c 3202 	mla	r2, ip, r2, r3
 800954a:	460c      	mov	r4, r1
 800954c:	2001      	movs	r0, #1
 800954e:	e7a6      	b.n	800949e <_vfiprintf_r+0xfe>
 8009550:	2300      	movs	r3, #0
 8009552:	3401      	adds	r4, #1
 8009554:	9305      	str	r3, [sp, #20]
 8009556:	4619      	mov	r1, r3
 8009558:	f04f 0c0a 	mov.w	ip, #10
 800955c:	4620      	mov	r0, r4
 800955e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009562:	3a30      	subs	r2, #48	; 0x30
 8009564:	2a09      	cmp	r2, #9
 8009566:	d903      	bls.n	8009570 <_vfiprintf_r+0x1d0>
 8009568:	2b00      	cmp	r3, #0
 800956a:	d0c6      	beq.n	80094fa <_vfiprintf_r+0x15a>
 800956c:	9105      	str	r1, [sp, #20]
 800956e:	e7c4      	b.n	80094fa <_vfiprintf_r+0x15a>
 8009570:	fb0c 2101 	mla	r1, ip, r1, r2
 8009574:	4604      	mov	r4, r0
 8009576:	2301      	movs	r3, #1
 8009578:	e7f0      	b.n	800955c <_vfiprintf_r+0x1bc>
 800957a:	ab03      	add	r3, sp, #12
 800957c:	9300      	str	r3, [sp, #0]
 800957e:	462a      	mov	r2, r5
 8009580:	4b12      	ldr	r3, [pc, #72]	; (80095cc <_vfiprintf_r+0x22c>)
 8009582:	a904      	add	r1, sp, #16
 8009584:	4630      	mov	r0, r6
 8009586:	f7fd fb9d 	bl	8006cc4 <_printf_float>
 800958a:	4607      	mov	r7, r0
 800958c:	1c78      	adds	r0, r7, #1
 800958e:	d1d6      	bne.n	800953e <_vfiprintf_r+0x19e>
 8009590:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009592:	07d9      	lsls	r1, r3, #31
 8009594:	d405      	bmi.n	80095a2 <_vfiprintf_r+0x202>
 8009596:	89ab      	ldrh	r3, [r5, #12]
 8009598:	059a      	lsls	r2, r3, #22
 800959a:	d402      	bmi.n	80095a2 <_vfiprintf_r+0x202>
 800959c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800959e:	f7fe f8fb 	bl	8007798 <__retarget_lock_release_recursive>
 80095a2:	89ab      	ldrh	r3, [r5, #12]
 80095a4:	065b      	lsls	r3, r3, #25
 80095a6:	f53f af1d 	bmi.w	80093e4 <_vfiprintf_r+0x44>
 80095aa:	9809      	ldr	r0, [sp, #36]	; 0x24
 80095ac:	e71c      	b.n	80093e8 <_vfiprintf_r+0x48>
 80095ae:	ab03      	add	r3, sp, #12
 80095b0:	9300      	str	r3, [sp, #0]
 80095b2:	462a      	mov	r2, r5
 80095b4:	4b05      	ldr	r3, [pc, #20]	; (80095cc <_vfiprintf_r+0x22c>)
 80095b6:	a904      	add	r1, sp, #16
 80095b8:	4630      	mov	r0, r6
 80095ba:	f7fd fe27 	bl	800720c <_printf_i>
 80095be:	e7e4      	b.n	800958a <_vfiprintf_r+0x1ea>
 80095c0:	08009b24 	.word	0x08009b24
 80095c4:	08009b2e 	.word	0x08009b2e
 80095c8:	08006cc5 	.word	0x08006cc5
 80095cc:	0800937d 	.word	0x0800937d
 80095d0:	08009b2a 	.word	0x08009b2a

080095d4 <__swbuf_r>:
 80095d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095d6:	460e      	mov	r6, r1
 80095d8:	4614      	mov	r4, r2
 80095da:	4605      	mov	r5, r0
 80095dc:	b118      	cbz	r0, 80095e6 <__swbuf_r+0x12>
 80095de:	6a03      	ldr	r3, [r0, #32]
 80095e0:	b90b      	cbnz	r3, 80095e6 <__swbuf_r+0x12>
 80095e2:	f7fd ffc1 	bl	8007568 <__sinit>
 80095e6:	69a3      	ldr	r3, [r4, #24]
 80095e8:	60a3      	str	r3, [r4, #8]
 80095ea:	89a3      	ldrh	r3, [r4, #12]
 80095ec:	071a      	lsls	r2, r3, #28
 80095ee:	d525      	bpl.n	800963c <__swbuf_r+0x68>
 80095f0:	6923      	ldr	r3, [r4, #16]
 80095f2:	b31b      	cbz	r3, 800963c <__swbuf_r+0x68>
 80095f4:	6823      	ldr	r3, [r4, #0]
 80095f6:	6922      	ldr	r2, [r4, #16]
 80095f8:	1a98      	subs	r0, r3, r2
 80095fa:	6963      	ldr	r3, [r4, #20]
 80095fc:	b2f6      	uxtb	r6, r6
 80095fe:	4283      	cmp	r3, r0
 8009600:	4637      	mov	r7, r6
 8009602:	dc04      	bgt.n	800960e <__swbuf_r+0x3a>
 8009604:	4621      	mov	r1, r4
 8009606:	4628      	mov	r0, r5
 8009608:	f7ff fd9e 	bl	8009148 <_fflush_r>
 800960c:	b9e0      	cbnz	r0, 8009648 <__swbuf_r+0x74>
 800960e:	68a3      	ldr	r3, [r4, #8]
 8009610:	3b01      	subs	r3, #1
 8009612:	60a3      	str	r3, [r4, #8]
 8009614:	6823      	ldr	r3, [r4, #0]
 8009616:	1c5a      	adds	r2, r3, #1
 8009618:	6022      	str	r2, [r4, #0]
 800961a:	701e      	strb	r6, [r3, #0]
 800961c:	6962      	ldr	r2, [r4, #20]
 800961e:	1c43      	adds	r3, r0, #1
 8009620:	429a      	cmp	r2, r3
 8009622:	d004      	beq.n	800962e <__swbuf_r+0x5a>
 8009624:	89a3      	ldrh	r3, [r4, #12]
 8009626:	07db      	lsls	r3, r3, #31
 8009628:	d506      	bpl.n	8009638 <__swbuf_r+0x64>
 800962a:	2e0a      	cmp	r6, #10
 800962c:	d104      	bne.n	8009638 <__swbuf_r+0x64>
 800962e:	4621      	mov	r1, r4
 8009630:	4628      	mov	r0, r5
 8009632:	f7ff fd89 	bl	8009148 <_fflush_r>
 8009636:	b938      	cbnz	r0, 8009648 <__swbuf_r+0x74>
 8009638:	4638      	mov	r0, r7
 800963a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800963c:	4621      	mov	r1, r4
 800963e:	4628      	mov	r0, r5
 8009640:	f000 f806 	bl	8009650 <__swsetup_r>
 8009644:	2800      	cmp	r0, #0
 8009646:	d0d5      	beq.n	80095f4 <__swbuf_r+0x20>
 8009648:	f04f 37ff 	mov.w	r7, #4294967295
 800964c:	e7f4      	b.n	8009638 <__swbuf_r+0x64>
	...

08009650 <__swsetup_r>:
 8009650:	b538      	push	{r3, r4, r5, lr}
 8009652:	4b2a      	ldr	r3, [pc, #168]	; (80096fc <__swsetup_r+0xac>)
 8009654:	4605      	mov	r5, r0
 8009656:	6818      	ldr	r0, [r3, #0]
 8009658:	460c      	mov	r4, r1
 800965a:	b118      	cbz	r0, 8009664 <__swsetup_r+0x14>
 800965c:	6a03      	ldr	r3, [r0, #32]
 800965e:	b90b      	cbnz	r3, 8009664 <__swsetup_r+0x14>
 8009660:	f7fd ff82 	bl	8007568 <__sinit>
 8009664:	89a3      	ldrh	r3, [r4, #12]
 8009666:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800966a:	0718      	lsls	r0, r3, #28
 800966c:	d422      	bmi.n	80096b4 <__swsetup_r+0x64>
 800966e:	06d9      	lsls	r1, r3, #27
 8009670:	d407      	bmi.n	8009682 <__swsetup_r+0x32>
 8009672:	2309      	movs	r3, #9
 8009674:	602b      	str	r3, [r5, #0]
 8009676:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800967a:	81a3      	strh	r3, [r4, #12]
 800967c:	f04f 30ff 	mov.w	r0, #4294967295
 8009680:	e034      	b.n	80096ec <__swsetup_r+0x9c>
 8009682:	0758      	lsls	r0, r3, #29
 8009684:	d512      	bpl.n	80096ac <__swsetup_r+0x5c>
 8009686:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009688:	b141      	cbz	r1, 800969c <__swsetup_r+0x4c>
 800968a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800968e:	4299      	cmp	r1, r3
 8009690:	d002      	beq.n	8009698 <__swsetup_r+0x48>
 8009692:	4628      	mov	r0, r5
 8009694:	f7fe fefe 	bl	8008494 <_free_r>
 8009698:	2300      	movs	r3, #0
 800969a:	6363      	str	r3, [r4, #52]	; 0x34
 800969c:	89a3      	ldrh	r3, [r4, #12]
 800969e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80096a2:	81a3      	strh	r3, [r4, #12]
 80096a4:	2300      	movs	r3, #0
 80096a6:	6063      	str	r3, [r4, #4]
 80096a8:	6923      	ldr	r3, [r4, #16]
 80096aa:	6023      	str	r3, [r4, #0]
 80096ac:	89a3      	ldrh	r3, [r4, #12]
 80096ae:	f043 0308 	orr.w	r3, r3, #8
 80096b2:	81a3      	strh	r3, [r4, #12]
 80096b4:	6923      	ldr	r3, [r4, #16]
 80096b6:	b94b      	cbnz	r3, 80096cc <__swsetup_r+0x7c>
 80096b8:	89a3      	ldrh	r3, [r4, #12]
 80096ba:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80096be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80096c2:	d003      	beq.n	80096cc <__swsetup_r+0x7c>
 80096c4:	4621      	mov	r1, r4
 80096c6:	4628      	mov	r0, r5
 80096c8:	f000 f884 	bl	80097d4 <__smakebuf_r>
 80096cc:	89a0      	ldrh	r0, [r4, #12]
 80096ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80096d2:	f010 0301 	ands.w	r3, r0, #1
 80096d6:	d00a      	beq.n	80096ee <__swsetup_r+0x9e>
 80096d8:	2300      	movs	r3, #0
 80096da:	60a3      	str	r3, [r4, #8]
 80096dc:	6963      	ldr	r3, [r4, #20]
 80096de:	425b      	negs	r3, r3
 80096e0:	61a3      	str	r3, [r4, #24]
 80096e2:	6923      	ldr	r3, [r4, #16]
 80096e4:	b943      	cbnz	r3, 80096f8 <__swsetup_r+0xa8>
 80096e6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80096ea:	d1c4      	bne.n	8009676 <__swsetup_r+0x26>
 80096ec:	bd38      	pop	{r3, r4, r5, pc}
 80096ee:	0781      	lsls	r1, r0, #30
 80096f0:	bf58      	it	pl
 80096f2:	6963      	ldrpl	r3, [r4, #20]
 80096f4:	60a3      	str	r3, [r4, #8]
 80096f6:	e7f4      	b.n	80096e2 <__swsetup_r+0x92>
 80096f8:	2000      	movs	r0, #0
 80096fa:	e7f7      	b.n	80096ec <__swsetup_r+0x9c>
 80096fc:	20000064 	.word	0x20000064

08009700 <_raise_r>:
 8009700:	291f      	cmp	r1, #31
 8009702:	b538      	push	{r3, r4, r5, lr}
 8009704:	4604      	mov	r4, r0
 8009706:	460d      	mov	r5, r1
 8009708:	d904      	bls.n	8009714 <_raise_r+0x14>
 800970a:	2316      	movs	r3, #22
 800970c:	6003      	str	r3, [r0, #0]
 800970e:	f04f 30ff 	mov.w	r0, #4294967295
 8009712:	bd38      	pop	{r3, r4, r5, pc}
 8009714:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009716:	b112      	cbz	r2, 800971e <_raise_r+0x1e>
 8009718:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800971c:	b94b      	cbnz	r3, 8009732 <_raise_r+0x32>
 800971e:	4620      	mov	r0, r4
 8009720:	f000 f830 	bl	8009784 <_getpid_r>
 8009724:	462a      	mov	r2, r5
 8009726:	4601      	mov	r1, r0
 8009728:	4620      	mov	r0, r4
 800972a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800972e:	f000 b817 	b.w	8009760 <_kill_r>
 8009732:	2b01      	cmp	r3, #1
 8009734:	d00a      	beq.n	800974c <_raise_r+0x4c>
 8009736:	1c59      	adds	r1, r3, #1
 8009738:	d103      	bne.n	8009742 <_raise_r+0x42>
 800973a:	2316      	movs	r3, #22
 800973c:	6003      	str	r3, [r0, #0]
 800973e:	2001      	movs	r0, #1
 8009740:	e7e7      	b.n	8009712 <_raise_r+0x12>
 8009742:	2400      	movs	r4, #0
 8009744:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009748:	4628      	mov	r0, r5
 800974a:	4798      	blx	r3
 800974c:	2000      	movs	r0, #0
 800974e:	e7e0      	b.n	8009712 <_raise_r+0x12>

08009750 <raise>:
 8009750:	4b02      	ldr	r3, [pc, #8]	; (800975c <raise+0xc>)
 8009752:	4601      	mov	r1, r0
 8009754:	6818      	ldr	r0, [r3, #0]
 8009756:	f7ff bfd3 	b.w	8009700 <_raise_r>
 800975a:	bf00      	nop
 800975c:	20000064 	.word	0x20000064

08009760 <_kill_r>:
 8009760:	b538      	push	{r3, r4, r5, lr}
 8009762:	4d07      	ldr	r5, [pc, #28]	; (8009780 <_kill_r+0x20>)
 8009764:	2300      	movs	r3, #0
 8009766:	4604      	mov	r4, r0
 8009768:	4608      	mov	r0, r1
 800976a:	4611      	mov	r1, r2
 800976c:	602b      	str	r3, [r5, #0]
 800976e:	f7f8 f9e5 	bl	8001b3c <_kill>
 8009772:	1c43      	adds	r3, r0, #1
 8009774:	d102      	bne.n	800977c <_kill_r+0x1c>
 8009776:	682b      	ldr	r3, [r5, #0]
 8009778:	b103      	cbz	r3, 800977c <_kill_r+0x1c>
 800977a:	6023      	str	r3, [r4, #0]
 800977c:	bd38      	pop	{r3, r4, r5, pc}
 800977e:	bf00      	nop
 8009780:	2000055c 	.word	0x2000055c

08009784 <_getpid_r>:
 8009784:	f7f8 b9d2 	b.w	8001b2c <_getpid>

08009788 <__swhatbuf_r>:
 8009788:	b570      	push	{r4, r5, r6, lr}
 800978a:	460c      	mov	r4, r1
 800978c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009790:	2900      	cmp	r1, #0
 8009792:	b096      	sub	sp, #88	; 0x58
 8009794:	4615      	mov	r5, r2
 8009796:	461e      	mov	r6, r3
 8009798:	da0d      	bge.n	80097b6 <__swhatbuf_r+0x2e>
 800979a:	89a3      	ldrh	r3, [r4, #12]
 800979c:	f013 0f80 	tst.w	r3, #128	; 0x80
 80097a0:	f04f 0100 	mov.w	r1, #0
 80097a4:	bf0c      	ite	eq
 80097a6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80097aa:	2340      	movne	r3, #64	; 0x40
 80097ac:	2000      	movs	r0, #0
 80097ae:	6031      	str	r1, [r6, #0]
 80097b0:	602b      	str	r3, [r5, #0]
 80097b2:	b016      	add	sp, #88	; 0x58
 80097b4:	bd70      	pop	{r4, r5, r6, pc}
 80097b6:	466a      	mov	r2, sp
 80097b8:	f000 f848 	bl	800984c <_fstat_r>
 80097bc:	2800      	cmp	r0, #0
 80097be:	dbec      	blt.n	800979a <__swhatbuf_r+0x12>
 80097c0:	9901      	ldr	r1, [sp, #4]
 80097c2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80097c6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80097ca:	4259      	negs	r1, r3
 80097cc:	4159      	adcs	r1, r3
 80097ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097d2:	e7eb      	b.n	80097ac <__swhatbuf_r+0x24>

080097d4 <__smakebuf_r>:
 80097d4:	898b      	ldrh	r3, [r1, #12]
 80097d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80097d8:	079d      	lsls	r5, r3, #30
 80097da:	4606      	mov	r6, r0
 80097dc:	460c      	mov	r4, r1
 80097de:	d507      	bpl.n	80097f0 <__smakebuf_r+0x1c>
 80097e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80097e4:	6023      	str	r3, [r4, #0]
 80097e6:	6123      	str	r3, [r4, #16]
 80097e8:	2301      	movs	r3, #1
 80097ea:	6163      	str	r3, [r4, #20]
 80097ec:	b002      	add	sp, #8
 80097ee:	bd70      	pop	{r4, r5, r6, pc}
 80097f0:	ab01      	add	r3, sp, #4
 80097f2:	466a      	mov	r2, sp
 80097f4:	f7ff ffc8 	bl	8009788 <__swhatbuf_r>
 80097f8:	9900      	ldr	r1, [sp, #0]
 80097fa:	4605      	mov	r5, r0
 80097fc:	4630      	mov	r0, r6
 80097fe:	f7fe febd 	bl	800857c <_malloc_r>
 8009802:	b948      	cbnz	r0, 8009818 <__smakebuf_r+0x44>
 8009804:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009808:	059a      	lsls	r2, r3, #22
 800980a:	d4ef      	bmi.n	80097ec <__smakebuf_r+0x18>
 800980c:	f023 0303 	bic.w	r3, r3, #3
 8009810:	f043 0302 	orr.w	r3, r3, #2
 8009814:	81a3      	strh	r3, [r4, #12]
 8009816:	e7e3      	b.n	80097e0 <__smakebuf_r+0xc>
 8009818:	89a3      	ldrh	r3, [r4, #12]
 800981a:	6020      	str	r0, [r4, #0]
 800981c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009820:	81a3      	strh	r3, [r4, #12]
 8009822:	9b00      	ldr	r3, [sp, #0]
 8009824:	6163      	str	r3, [r4, #20]
 8009826:	9b01      	ldr	r3, [sp, #4]
 8009828:	6120      	str	r0, [r4, #16]
 800982a:	b15b      	cbz	r3, 8009844 <__smakebuf_r+0x70>
 800982c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009830:	4630      	mov	r0, r6
 8009832:	f000 f81d 	bl	8009870 <_isatty_r>
 8009836:	b128      	cbz	r0, 8009844 <__smakebuf_r+0x70>
 8009838:	89a3      	ldrh	r3, [r4, #12]
 800983a:	f023 0303 	bic.w	r3, r3, #3
 800983e:	f043 0301 	orr.w	r3, r3, #1
 8009842:	81a3      	strh	r3, [r4, #12]
 8009844:	89a3      	ldrh	r3, [r4, #12]
 8009846:	431d      	orrs	r5, r3
 8009848:	81a5      	strh	r5, [r4, #12]
 800984a:	e7cf      	b.n	80097ec <__smakebuf_r+0x18>

0800984c <_fstat_r>:
 800984c:	b538      	push	{r3, r4, r5, lr}
 800984e:	4d07      	ldr	r5, [pc, #28]	; (800986c <_fstat_r+0x20>)
 8009850:	2300      	movs	r3, #0
 8009852:	4604      	mov	r4, r0
 8009854:	4608      	mov	r0, r1
 8009856:	4611      	mov	r1, r2
 8009858:	602b      	str	r3, [r5, #0]
 800985a:	f7f8 f9ce 	bl	8001bfa <_fstat>
 800985e:	1c43      	adds	r3, r0, #1
 8009860:	d102      	bne.n	8009868 <_fstat_r+0x1c>
 8009862:	682b      	ldr	r3, [r5, #0]
 8009864:	b103      	cbz	r3, 8009868 <_fstat_r+0x1c>
 8009866:	6023      	str	r3, [r4, #0]
 8009868:	bd38      	pop	{r3, r4, r5, pc}
 800986a:	bf00      	nop
 800986c:	2000055c 	.word	0x2000055c

08009870 <_isatty_r>:
 8009870:	b538      	push	{r3, r4, r5, lr}
 8009872:	4d06      	ldr	r5, [pc, #24]	; (800988c <_isatty_r+0x1c>)
 8009874:	2300      	movs	r3, #0
 8009876:	4604      	mov	r4, r0
 8009878:	4608      	mov	r0, r1
 800987a:	602b      	str	r3, [r5, #0]
 800987c:	f7f8 f9cd 	bl	8001c1a <_isatty>
 8009880:	1c43      	adds	r3, r0, #1
 8009882:	d102      	bne.n	800988a <_isatty_r+0x1a>
 8009884:	682b      	ldr	r3, [r5, #0]
 8009886:	b103      	cbz	r3, 800988a <_isatty_r+0x1a>
 8009888:	6023      	str	r3, [r4, #0]
 800988a:	bd38      	pop	{r3, r4, r5, pc}
 800988c:	2000055c 	.word	0x2000055c

08009890 <_init>:
 8009890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009892:	bf00      	nop
 8009894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009896:	bc08      	pop	{r3}
 8009898:	469e      	mov	lr, r3
 800989a:	4770      	bx	lr

0800989c <_fini>:
 800989c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800989e:	bf00      	nop
 80098a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098a2:	bc08      	pop	{r3}
 80098a4:	469e      	mov	lr, r3
 80098a6:	4770      	bx	lr
