

================================================================
== Vitis HLS Report for 'process_data_Pipeline_frame_chan_loop'
================================================================
* Date:           Tue Aug  1 14:26:21 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      586|      586|  5.860 us|  5.860 us|  586|  586|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- frame_chan_loop  |      584|      584|        75|          2|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     4982|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      451|    -|
|Register             |        -|     -|     2250|      192|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     2250|     5625|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+------+------------+------------+
    |            Variable Name           | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+------+------------+------------+
    |add_ln106_1_fu_346_p2               |         +|   0|  0|    71|          64|          64|
    |add_ln106_2_fu_495_p2               |         +|   0|  0|    13|           6|           6|
    |add_ln106_3_fu_507_p2               |         +|   0|  0|    13|           6|           6|
    |add_ln106_4_fu_490_p2               |         +|   0|  0|    13|           6|           5|
    |add_ln110_1_fu_452_p2               |         +|   0|  0|    71|          64|          64|
    |add_ln110_2_fu_551_p2               |         +|   0|  0|    13|           6|           6|
    |add_ln110_fu_430_p2                 |         +|   0|  0|    36|          29|           1|
    |add_ln58_1_fu_560_p2                |         +|   0|  0|    28|          21|          13|
    |add_ln58_fu_566_p2                  |         +|   0|  0|    28|          21|          21|
    |iChan_2_fu_220_p2                   |         +|   0|  0|    16|           9|           1|
    |sub_ln100_1_fu_266_p2               |         -|   0|  0|    20|           1|          13|
    |sub_ln100_2_fu_290_p2               |         -|   0|  0|    35|           1|          28|
    |sub_ln100_fu_252_p2                 |         -|   0|  0|    20|          13|          13|
    |sub_ln103_fu_387_p2                 |         -|   0|  0|    14|           1|           7|
    |sub_ln105_fu_404_p2                 |         -|   0|  0|    14|           7|           6|
    |ap_block_state2_io                  |       and|   0|  0|     2|           1|           1|
    |ap_block_state3_io                  |       and|   0|  0|     2|           1|           1|
    |ap_block_state73_pp0_stage0_iter36  |       and|   0|  0|     2|           1|           1|
    |ap_block_state74_pp0_stage1_iter36  |       and|   0|  0|     2|           1|           1|
    |ap_condition_1021                   |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op142_readreq_state3   |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op297_read_state74     |       and|   0|  0|     2|           1|           1|
    |icmp_ln200_fu_414_p2                |      icmp|   0|  0|    13|           6|           4|
    |icmp_ln54_fu_214_p2                 |      icmp|   0|  0|    17|           9|          10|
    |lshr_ln106_1_fu_534_p2              |      lshr|   0|  0|   100|          32|          32|
    |lshr_ln106_fu_525_p2                |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln110_fu_590_p2                |      lshr|   0|  0|  2171|         512|         512|
    |adc_1_fu_613_p2                     |        or|   0|  0|    14|          14|          14|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage1_11001           |        or|   0|  0|     2|           1|           1|
    |bits_from_first_word_fu_484_p3      |    select|   0|  0|     4|           1|           4|
    |first_bit_position_fu_393_p3        |    select|   0|  0|     7|           1|           7|
    |word_index_fu_314_p3                |    select|   0|  0|    28|           1|          28|
    |shl_ln110_fu_603_p2                 |       shl|   0|  0|    32|          15|          15|
    |ap_enable_pp0                       |       xor|   0|  0|     2|           1|           2|
    +------------------------------------+----------+----+---+------+------------+------------+
    |Total                               |          |   0|  0|  4982|        1368|        1403|
    +------------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  14|          3|    1|          3|
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter37             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter18_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter19_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter20_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter21_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter22_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter23_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter24_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter25_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter26_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter27_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter28_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter29_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter30_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter31_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter32_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter33_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter34_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter35_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter36_reg    |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg     |   9|          2|    1|          2|
    |ap_phi_mux_adc_2_phi_fu_190_p4       |   9|          2|   14|         28|
    |ap_phi_reg_pp0_iter37_adc_2_reg_187  |   9|          2|   14|         28|
    |ap_sig_allocacmp_iChan_1             |   9|          2|    9|         18|
    |gmem_blk_n_AR                        |   9|          2|    1|          2|
    |gmem_blk_n_R                         |   9|          2|    1|          2|
    |iChan_fu_122                         |   9|          2|    9|         18|
    |m_axi_gmem_ARADDR                    |  14|          3|   64|        192|
    |phi_mul_fu_118                       |   9|          2|   21|         42|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 451|        100|  174|        413|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |adc_reg_744                          |   14|   0|   14|          0|
    |add_ln110_2_reg_755                  |    6|   0|    6|          0|
    |ap_CS_fsm                            |    2|   0|    2|          0|
    |ap_done_reg                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg     |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter11_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter12_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter13_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter14_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter15_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter16_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter17_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter18_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter19_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter1_adc_2_reg_187   |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter20_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter21_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter22_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter23_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter24_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter25_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter26_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter27_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter28_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter29_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter2_adc_2_reg_187   |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter30_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter31_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter32_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter33_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter34_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter35_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter36_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter37_adc_2_reg_187  |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter3_adc_2_reg_187   |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter4_adc_2_reg_187   |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter5_adc_2_reg_187   |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter6_adc_2_reg_187   |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter7_adc_2_reg_187   |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter8_adc_2_reg_187   |   14|   0|   14|          0|
    |ap_phi_reg_pp0_iter9_adc_2_reg_187   |   14|   0|   14|          0|
    |bits_from_first_word_reg_739         |    3|   0|    4|          1|
    |first_bit_position_reg_697           |    6|   0|    7|          1|
    |gmem_addr_1_read_reg_750             |  512|   0|  512|          0|
    |gmem_addr_read_reg_734               |  512|   0|  512|          0|
    |iChan_2_reg_662                      |    9|   0|    9|          0|
    |iChan_fu_122                         |    9|   0|    9|          0|
    |icmp_ln200_reg_707                   |    1|   0|    1|          0|
    |icmp_ln54_reg_658                    |    1|   0|    1|          0|
    |phi_mul_fu_118                       |   21|   0|   21|          0|
    |tmp_reg_667                          |    1|   0|    1|          0|
    |trunc_ln103_1_reg_682                |    4|   0|    5|          1|
    |trunc_ln103_reg_677                  |    4|   0|    5|          1|
    |trunc_ln106_2_reg_692                |   58|   0|   58|          0|
    |trunc_ln106_reg_687                  |    4|   0|    4|          0|
    |trunc_ln110_3_reg_723                |   58|   0|   58|          0|
    |trunc_ln110_reg_718                  |    4|   0|    4|          0|
    |trunc_ln200_reg_702                  |    3|   0|    4|          1|
    |word_index_reg_672                   |   28|   0|   28|          0|
    |zext_ln42_cast_reg_653               |   13|   0|   21|          8|
    |first_bit_position_reg_697           |   64|  32|    7|          1|
    |icmp_ln200_reg_707                   |   64|  32|    1|          0|
    |icmp_ln54_reg_658                    |   64|  32|    1|          0|
    |trunc_ln106_reg_687                  |   64|  32|    4|          0|
    |trunc_ln110_reg_718                  |   64|  32|    4|          0|
    |trunc_ln200_reg_702                  |   64|  32|    4|          1|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 2250| 192| 1900|         15|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_frame_chan_loop|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_frame_chan_loop|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_frame_chan_loop|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_frame_chan_loop|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_frame_chan_loop|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_frame_chan_loop|  return value|
|m_axi_gmem_AWVALID    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWREADY    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWADDR     |  out|   64|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWID       |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWLEN      |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWSIZE     |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWBURST    |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWLOCK     |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWCACHE    |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWPROT     |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWQOS      |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWREGION   |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWUSER     |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WVALID     |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WREADY     |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WDATA      |  out|  512|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WSTRB      |  out|   64|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WLAST      |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WID        |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WUSER      |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARVALID    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARREADY    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARADDR     |  out|   64|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARID       |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARLEN      |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARSIZE     |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARBURST    |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARLOCK     |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARCACHE    |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARPROT     |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARQOS      |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARREGION   |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARUSER     |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RVALID     |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RREADY     |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RDATA      |   in|  512|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RLAST      |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RID        |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RFIFONUM   |   in|    9|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RUSER      |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RRESP      |   in|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BVALID     |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BREADY     |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BRESP      |   in|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BID        |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BUSER      |   in|    1|       m_axi|                                   gmem|       pointer|
|zext_ln42             |   in|   13|     ap_none|                              zext_ln42|        scalar|
|trunc_ln6             |   in|    6|     ap_none|                              trunc_ln6|        scalar|
|add_ln46              |   in|    6|     ap_none|                               add_ln46|        scalar|
|add_ln106             |   in|   64|     ap_none|                              add_ln106|        scalar|
|adc_vectors_address0  |  out|   21|   ap_memory|                            adc_vectors|         array|
|adc_vectors_ce0       |  out|    1|   ap_memory|                            adc_vectors|         array|
|adc_vectors_we0       |  out|    1|   ap_memory|                            adc_vectors|         array|
|adc_vectors_d0        |  out|   14|   ap_memory|                            adc_vectors|         array|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

