
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Mon Mar  7 01:01:20 2022
Host:		ieng6-641.ucsd.edu (x86_64 w/Linux 3.10.0-1160.49.1.el7.x86_64) (2cores*4cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./fullchip.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Mar  7 01:01:45 2022
viaInitial ends at Mon Mar  7 01:01:45 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi22/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi22/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=28.0M, fe_cpu=0.33min, fe_real=0.47min, fe_mem=710.1M) ***
#% Begin Load netlist data ... (date=03/07 01:01:48, mem=516.4M)
*** Begin netlist parsing (mem=710.1M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './fullchip.out.v'

*** Memory Usage v#1 (Current mem = 724.129M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=724.1M) ***
#% End Load netlist data ... (date=03/07 01:01:48, total cpu=0:00:00.4, real=0:00:00.0, peak res=545.7M, current mem=545.7M)
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1658 modules.
** info: there are 33123 stdCell insts.

*** Memory Usage v#1 (Current mem = 799.555M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:21.7, real=0:00:30.0, peak res=779.0M, current mem=779.0M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=796.9M, current mem=796.9M)
Current (total cpu=0:00:21.8, real=0:00:30.0, peak res=796.9M, current mem=796.9M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 1634 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1106.57 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1111.63)
Total number of fetched objects 38289
End delay calculation. (MEM=1245.61 CPU=0:00:06.9 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1218.53 CPU=0:00:08.5 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:10.9 real=0:00:11.0 totSessionCpu=0:00:35.3 mem=1218.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.237  | -2.237  | -1.270  |
|           TNS (ns):| -8299.0 | -5373.0 | -3395.9 |
|    Violating Paths:|  14254  |  6792   |  8891   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

Density: 70.024%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 14.85 sec
Total Real time: 15.0 sec
Total Memory Usage: 1126.003906 Mbytes
<CMD> sroute
#% Begin sroute (date=03/07 01:02:05, mem=896.7M)
*** Begin SPECIAL ROUTE on Mon Mar  7 01:02:05 2022 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi22/cdrewes/ECE260B_final_project
SPECIAL ROUTE ran on machine: ieng6-641.ucsd.edu (Linux 3.10.0-1160.49.1.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2166.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 80 used
Read in 80 components
  80 core components: 80 unplaced, 0 placed, 0 fixed
Read in 307 logical pins
Read in 307 nets
Read in 2 special nets
Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0  open: 300
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 300
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2180.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 300 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       300      |       NA       |
+--------+----------------+----------------+
#% End sroute (date=03/07 01:02:05, total cpu=0:00:00.4, real=0:00:00.0, peak res=909.2M, current mem=909.2M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Left -layer 4 -spreadType side -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:01.2 real = 0:00:01.0, mem = 1169.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Bottom -layer 4 -spreadType side -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1170.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/07 01:02:06, mem=937.5M)
% Begin Save ccopt configuration ... (date=03/07 01:02:06, mem=940.5M)
% End Save ccopt configuration ... (date=03/07 01:02:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=941.4M, current mem=941.4M)
% Begin Save netlist data ... (date=03/07 01:02:06, mem=941.4M)
Writing Binary DB to floorplan.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/07 01:02:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=941.7M, current mem=941.7M)
Saving congestion map file floorplan.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/07 01:02:07, mem=942.2M)
Saving AAE Data ...
% End Save AAE data ... (date=03/07 01:02:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=942.3M, current mem=942.3M)
% Begin Save clock tree data ... (date=03/07 01:02:07, mem=942.7M)
% End Save clock tree data ... (date=03/07 01:02:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=942.8M, current mem=942.8M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/07 01:02:07, mem=943.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/07 01:02:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=943.6M, current mem=943.6M)
Saving Drc markers ...
... 300 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=03/07 01:02:08, mem=943.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/07 01:02:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=943.7M, current mem=943.7M)
% Begin Save routing data ... (date=03/07 01:02:08, mem=943.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1170.3M) ***
% End Save routing data ... (date=03/07 01:02:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=944.0M, current mem=944.0M)
Saving property file floorplan.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1173.3M) ***
% Begin Save power constraints data ... (date=03/07 01:02:08, mem=944.5M)
% End Save power constraints data ... (date=03/07 01:02:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=944.6M, current mem=944.6M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/07 01:02:10, total cpu=0:00:02.2, real=0:00:04.0, peak res=947.3M, current mem=947.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 177 instances (buffers/inverters) removed
*       :     11 instances of type 'INVD1' removed
*       :     48 instances of type 'INVD0' removed
*       :      4 instances of type 'CKND2' removed
*       :     59 instances of type 'CKBD1' removed
*       :      2 instances of type 'BUFFD3' removed
*       :     47 instances of type 'BUFFD2' removed
*       :      6 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:02.9) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


clk(1000MHz) 
Starting Levelizing
2022-Mar-07 01:02:18 (2022-Mar-07 09:02:18 GMT)
2022-Mar-07 01:02:18 (2022-Mar-07 09:02:18 GMT): 10%
2022-Mar-07 01:02:18 (2022-Mar-07 09:02:18 GMT): 20%
2022-Mar-07 01:02:18 (2022-Mar-07 09:02:18 GMT): 30%
2022-Mar-07 01:02:18 (2022-Mar-07 09:02:18 GMT): 40%
2022-Mar-07 01:02:18 (2022-Mar-07 09:02:18 GMT): 50%
2022-Mar-07 01:02:18 (2022-Mar-07 09:02:18 GMT): 60%
2022-Mar-07 01:02:18 (2022-Mar-07 09:02:18 GMT): 70%
2022-Mar-07 01:02:18 (2022-Mar-07 09:02:18 GMT): 80%
2022-Mar-07 01:02:18 (2022-Mar-07 09:02:18 GMT): 90%

Finished Levelizing
2022-Mar-07 01:02:18 (2022-Mar-07 09:02:18 GMT)

Starting Activity Propagation
2022-Mar-07 01:02:18 (2022-Mar-07 09:02:18 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2022-Mar-07 01:02:19 (2022-Mar-07 09:02:19 GMT): 10%
2022-Mar-07 01:02:19 (2022-Mar-07 09:02:19 GMT): 20%

Finished Activity Propagation
2022-Mar-07 01:02:20 (2022-Mar-07 09:02:20 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 29109 (76.4%) nets
3		: 3358 (8.8%) nets
4     -	14	: 4614 (12.1%) nets
15    -	39	: 883 (2.3%) nets
40    -	79	: 66 (0.2%) nets
80    -	159	: 51 (0.1%) nets
160   -	319	: 35 (0.1%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 1 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=32953 (0 fixed + 32953 movable) #buf cell=0 #inv cell=2475 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38119 #term=150672 #term/net=3.95, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=307
stdCell: 32953 single + 0 double + 0 multi
Total standard cell length = 112.5386 (mm), area = 0.2026 (mm^2)
Average module density = 0.701.
Density for the design = 0.701.
       = stdcell_area 562693 sites (202569 um^2) / alloc_area 802564 sites (288923 um^2).
Pin Density = 0.1873.
            = total # of pins 150672 / total area 804609.
=== lastAutoLevel = 9 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.145e+05 (1.14e+05 1.00e+05)
              Est.  stn bbox = 2.861e+05 (1.61e+05 1.25e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1405.5M
Iteration  2: Total net bbox = 2.145e+05 (1.14e+05 1.00e+05)
              Est.  stn bbox = 2.861e+05 (1.61e+05 1.25e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1405.5M
*** Finished SKP initialization (cpu=0:00:15.9, real=0:00:16.0)***
Iteration  3: Total net bbox = 1.831e+05 (9.06e+04 9.25e+04)
              Est.  stn bbox = 2.699e+05 (1.44e+05 1.26e+05)
              cpu = 0:00:49.7 real = 0:00:50.0 mem = 1692.7M
Iteration  4: Total net bbox = 4.283e+05 (1.80e+05 2.49e+05)
              Est.  stn bbox = 5.961e+05 (2.50e+05 3.46e+05)
              cpu = 0:01:12 real = 0:01:12 mem = 1772.1M
Iteration  5: Total net bbox = 4.283e+05 (1.80e+05 2.49e+05)
              Est.  stn bbox = 5.961e+05 (2.50e+05 3.46e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1772.1M
Iteration  6: Total net bbox = 7.547e+05 (3.44e+05 4.11e+05)
              Est.  stn bbox = 9.680e+05 (4.44e+05 5.24e+05)
              cpu = 0:00:46.7 real = 0:00:47.0 mem = 1708.7M
Iteration  7: Total net bbox = 8.494e+05 (3.90e+05 4.59e+05)
              Est.  stn bbox = 1.077e+06 (4.94e+05 5.84e+05)
              cpu = 0:00:49.8 real = 0:00:50.0 mem = 1705.7M
Iteration  8: Total net bbox = 8.494e+05 (3.90e+05 4.59e+05)
              Est.  stn bbox = 1.077e+06 (4.94e+05 5.84e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1705.7M
Iteration  9: Total net bbox = 8.340e+05 (3.91e+05 4.43e+05)
              Est.  stn bbox = 1.061e+06 (4.96e+05 5.65e+05)
              cpu = 0:00:49.5 real = 0:00:49.0 mem = 1686.8M
Iteration 10: Total net bbox = 8.340e+05 (3.91e+05 4.43e+05)
              Est.  stn bbox = 1.061e+06 (4.96e+05 5.65e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1686.8M
Iteration 11: Total net bbox = 8.778e+05 (4.08e+05 4.70e+05)
              Est.  stn bbox = 1.115e+06 (5.18e+05 5.97e+05)
              cpu = 0:00:43.7 real = 0:00:44.0 mem = 1687.2M
Iteration 12: Total net bbox = 8.778e+05 (4.08e+05 4.70e+05)
              Est.  stn bbox = 1.115e+06 (5.18e+05 5.97e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1687.2M
Iteration 13: Total net bbox = 8.556e+05 (4.05e+05 4.51e+05)
              Est.  stn bbox = 1.083e+06 (5.11e+05 5.72e+05)
              cpu = 0:02:49 real = 0:02:49 mem = 1699.9M
Iteration 14: Total net bbox = 8.556e+05 (4.05e+05 4.51e+05)
              Est.  stn bbox = 1.083e+06 (5.11e+05 5.72e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1699.9M
Iteration 15: Total net bbox = 8.556e+05 (4.05e+05 4.51e+05)
              Est.  stn bbox = 1.083e+06 (5.11e+05 5.72e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1699.9M
Finished Global Placement (cpu=0:08:02, real=0:08:02, mem=1699.9M)
0 delay mode for cte disabled.
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
net ignore based on current view = 0
*** Starting refinePlace (0:08:55 mem=1457.9M) ***
Total net bbox length = 8.556e+05 (4.051e+05 4.505e+05) (ext = 1.764e+04)
Move report: Detail placement moves 32953 insts, mean move: 1.83 um, max move: 21.27 um
	Max move on inst (core_instance_psum_mem_instance_Q_reg_80_): (288.88, 0.15) --> (310.00, 0.00)
	Runtime: CPU: 0:00:08.0 REAL: 0:00:08.0 MEM: 1468.3MB
Summary Report:
Instances move: 32953 (out of 32953 movable)
Instances flipped: 0
Mean displacement: 1.83 um
Max displacement: 21.27 um (Instance: core_instance_psum_mem_instance_Q_reg_80_) (288.884, 0.1525) -> (310, 0)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 8.239e+05 (3.691e+05 4.548e+05) (ext = 1.722e+04)
Runtime: CPU: 0:00:08.1 REAL: 0:00:08.0 MEM: 1468.3MB
*** Finished refinePlace (0:09:03 mem=1468.3M) ***
*** Finished Initial Placement (cpu=0:08:11, real=0:08:11, mem=1465.1M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1481.61 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1481.61 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38119  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38119 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38119 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.043498e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.93 seconds, mem = 1490.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 150365
[NR-eGR]     M2  (2V) length: 3.508921e+05um, number of vias: 229380
[NR-eGR]     M3  (3H) length: 4.032319e+05um, number of vias: 16062
[NR-eGR]     M4  (4V) length: 1.974961e+05um, number of vias: 4749
[NR-eGR]     M5  (5H) length: 8.581990e+04um, number of vias: 974
[NR-eGR]     M6  (6V) length: 3.505360e+04um, number of vias: 8
[NR-eGR]     M7  (7H) length: 1.354000e+02um, number of vias: 8
[NR-eGR]     M8  (8V) length: 2.036000e+02um, number of vias: 0
[NR-eGR] Total length: 1.072833e+06um, number of vias: 401546
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.910310e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.13 seconds, mem = 1470.1M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.1, real=0:00:02.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 8:25, real = 0: 8:25, mem = 1454.1M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1109.9M, totSessionCpu=0:09:06 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1196.1M, totSessionCpu=0:09:13 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1514.70 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1545.08 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.08 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38119  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38119 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38119 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.055777e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 150365
[NR-eGR]     M2  (2V) length: 3.535949e+05um, number of vias: 229505
[NR-eGR]     M3  (3H) length: 4.056565e+05um, number of vias: 16682
[NR-eGR]     M4  (4V) length: 1.993931e+05um, number of vias: 4947
[NR-eGR]     M5  (5H) length: 9.132270e+04um, number of vias: 1019
[NR-eGR]     M6  (6V) length: 3.540640e+04um, number of vias: 12
[NR-eGR]     M7  (7H) length: 1.744000e+02um, number of vias: 10
[NR-eGR]     M8  (8V) length: 2.124000e+02um, number of vias: 0
[NR-eGR] Total length: 1.085760e+06um, number of vias: 402540
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.133270e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.06 sec, Real: 2.06 sec, Curr Mem: 1533.52 MB )
Extraction called for design 'fullchip' of instances=32953 and nets=38131 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1517.516M)
** Profile ** Start :  cpu=0:00:00.0, mem=1517.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1520.7M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1544.85)
Total number of fetched objects 38119
End delay calculation. (MEM=1631.13 CPU=0:00:07.8 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1631.13 CPU=0:00:10.1 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:13.5 real=0:00:13.0 totSessionCpu=0:09:30 mem=1631.1M)
** Profile ** Overall slacks :  cpu=0:00:13.8, mem=1631.1M
** Profile ** DRVs :  cpu=0:00:01.2, mem=1631.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -12.519 |
|           TNS (ns):|-70870.2 |
|    Violating Paths:|  17200  |
|          All Paths:|  23784  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    807 (807)     |   -0.568   |    807 (807)     |
|   max_tran     |   2284 (25030)   |  -15.032   |   2284 (25036)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.934%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1631.1M
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1273.5M, totSessionCpu=0:09:32 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1564.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1564.1M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1284.82MB/2710.04MB/1404.44MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1284.83MB/2710.04MB/1404.44MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1284.84MB/2710.04MB/1404.44MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-07 01:11:04 (2022-Mar-07 09:11:04 GMT)
2022-Mar-07 01:11:04 (2022-Mar-07 09:11:04 GMT): 10%
2022-Mar-07 01:11:04 (2022-Mar-07 09:11:04 GMT): 20%
2022-Mar-07 01:11:04 (2022-Mar-07 09:11:04 GMT): 30%
2022-Mar-07 01:11:04 (2022-Mar-07 09:11:04 GMT): 40%
2022-Mar-07 01:11:04 (2022-Mar-07 09:11:04 GMT): 50%
2022-Mar-07 01:11:04 (2022-Mar-07 09:11:04 GMT): 60%
2022-Mar-07 01:11:04 (2022-Mar-07 09:11:04 GMT): 70%
2022-Mar-07 01:11:04 (2022-Mar-07 09:11:04 GMT): 80%
2022-Mar-07 01:11:04 (2022-Mar-07 09:11:04 GMT): 90%

Finished Levelizing
2022-Mar-07 01:11:04 (2022-Mar-07 09:11:04 GMT)

Starting Activity Propagation
2022-Mar-07 01:11:04 (2022-Mar-07 09:11:04 GMT)
2022-Mar-07 01:11:05 (2022-Mar-07 09:11:05 GMT): 10%
2022-Mar-07 01:11:05 (2022-Mar-07 09:11:05 GMT): 20%

Finished Activity Propagation
2022-Mar-07 01:11:06 (2022-Mar-07 09:11:06 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1286.08MB/2710.04MB/1404.44MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-07 01:11:06 (2022-Mar-07 09:11:06 GMT)
 ... Calculating switching power
  instance FE_DBTC6_core_instance_mac_array_instance_q_temp_185 is not
connected to any rail
  instance FE_DBTC5_core_instance_mac_array_instance_q_temp_209 is not
connected to any rail
  instance FE_DBTC4_core_instance_mac_array_instance_q_temp_129 is not
connected to any rail
  instance FE_DBTC3_core_instance_mac_array_instance_q_temp_161 is not
connected to any rail
  instance FE_DBTC2_core_instance_mac_array_instance_q_temp_169 is not
connected to any rail
  only first five unconnected instances are listed...
2022-Mar-07 01:11:06 (2022-Mar-07 09:11:06 GMT): 10%
2022-Mar-07 01:11:06 (2022-Mar-07 09:11:06 GMT): 20%
2022-Mar-07 01:11:06 (2022-Mar-07 09:11:06 GMT): 30%
2022-Mar-07 01:11:06 (2022-Mar-07 09:11:06 GMT): 40%
2022-Mar-07 01:11:07 (2022-Mar-07 09:11:07 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-07 01:11:07 (2022-Mar-07 09:11:07 GMT): 60%
2022-Mar-07 01:11:07 (2022-Mar-07 09:11:07 GMT): 70%
2022-Mar-07 01:11:12 (2022-Mar-07 09:11:12 GMT): 80%
2022-Mar-07 01:11:13 (2022-Mar-07 09:11:13 GMT): 90%

Finished Calculating power
2022-Mar-07 01:11:14 (2022-Mar-07 09:11:14 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:07, mem(process/total/peak)=1286.41MB/2710.04MB/1404.44MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1286.41MB/2710.04MB/1404.44MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=1286.47MB/2710.04MB/1404.44MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1286.48MB/2710.04MB/1404.44MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-07 01:11:14 (2022-Mar-07 09:11:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      150.30532184 	   79.8918%
Total Switching Power:      36.31393534 	   19.3019%
Total Leakage Power:         1.51685247 	    0.8063%
Total Power:               188.13610863
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                           112       5.089      0.6791       117.8       62.61
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      38.27       31.23      0.8377       70.34       37.39
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              150.3       36.31       1.517       188.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      150.3       36.31       1.517       188.1         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     U4797 (FA1D4):           0.1516
*              Highest Leakage Power:                     U4797 (FA1D4):        0.0002586
*                Total Cap:      2.81398e-10 F
*                Total instances in design: 32953
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1298.59MB/2722.29MB/1404.44MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -12.519 ns

 29 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0         29          0         29

 29 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:17.0 real=0:00:17.0 mem=1616.2M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:51.0/0:09:58.1 (1.0), mem = 1616.2M
(I,S,L,T): WC_VIEW: 147.716, 36.2811, 1.51728, 185.514

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1705.6M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1705.6M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1705.6M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1705.6M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1705.6M)
CPU of: netlist preparation :0:00:00.1 (mem :1705.6M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1705.6M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 147.716, 36.2811, 1.51728, 185.514
*** AreaOpt [finish] : cpu/real = 0:00:05.5/0:00:05.5 (1.0), totSession cpu/real = 0:09:56.6/0:10:03.6 (1.0), mem = 1686.5M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:58.0/0:10:05.0 (1.0), mem = 1624.1M
(I,S,L,T): WC_VIEW: 147.716, 36.2811, 1.51728, 185.514
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    69.92%|        -| -12.518|-70968.091|   0:00:00.0| 1643.2M|
|    70.01%|      108| -12.518|-72482.747|   0:00:01.0| 1695.4M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1695.4M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 147.825, 36.8671, 1.52211, 186.214
*** DrvOpt [finish] : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:10:05.3/0:10:12.3 (1.0), mem = 1676.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:05.4/0:10:12.5 (1.0), mem = 1676.3M
(I,S,L,T): WC_VIEW: 147.825, 36.8671, 1.52211, 186.214
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  3103| 27207|   -15.17|  1204|  1204|    -0.58|     0|     0|     0|     0|   -12.52|-72482.75|       0|       0|       0|  70.01|          |         |
|    17|   156|    -0.14|    13|    13|    -0.00|     0|     0|     0|     0|    -3.90|-15140.73|     519|      39|    1185|  70.61| 0:00:17.0|  1720.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.90|-14612.52|       0|       0|      17|  70.61| 0:00:00.0|  1720.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:18.1 real=0:00:18.0 mem=1720.4M) ***

(I,S,L,T): WC_VIEW: 145.735, 37.3217, 1.5507, 184.607
*** DrvOpt [finish] : cpu/real = 0:00:22.8/0:00:22.8 (1.0), totSession cpu/real = 0:10:28.2/0:10:35.2 (1.0), mem = 1701.4M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:22, real = 0:01:23, mem = 1383.4M, totSessionCpu=0:10:28 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:28.9/0:10:36.0 (1.0), mem = 1658.4M
(I,S,L,T): WC_VIEW: 145.735, 37.3217, 1.5507, 184.607
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -3.901  TNS Slack -14612.518 
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.901|-14612.518|    70.61%|   0:00:00.0| 1693.4M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |          |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.151| -7595.680|    71.51%|   0:00:51.0| 1875.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |          |          |            |        |          |         | q8_reg_17_/D                                       |
|  -3.089| -6094.570|    72.28%|   0:00:25.0| 1909.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |          |          |            |        |          |         | q8_reg_18_/D                                       |
|  -3.089| -6094.570|    72.28%|   0:00:05.0| 1909.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |          |          |            |        |          |         | q8_reg_18_/D                                       |
|  -2.546| -4594.535|    72.83%|   0:01:05.0| 1909.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |          |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.473| -4455.908|    73.17%|   0:00:40.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |          |          |            |        |          |         | q5_reg_18_/D                                       |
|  -2.473| -4273.825|    73.42%|   0:00:12.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |          |          |            |        |          |         | q5_reg_18_/D                                       |
|  -2.473| -4273.825|    73.42%|   0:00:04.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |          |          |            |        |          |         | q5_reg_18_/D                                       |
|  -2.411| -4122.918|    73.73%|   0:00:26.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |          |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.360| -4068.420|    73.89%|   0:00:25.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |          |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.360| -4055.233|    73.92%|   0:00:06.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |          |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.360| -4055.233|    73.92%|   0:00:04.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |          |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.328| -3983.730|    74.16%|   0:00:13.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |          |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.328| -3964.223|    74.26%|   0:00:21.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |          |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.328| -3963.365|    74.27%|   0:00:06.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |          |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.328| -3963.365|    74.27%|   0:00:04.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |          |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.324| -3937.308|    74.46%|   0:00:11.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |          |          |            |        |          |         | q5_reg_18_/D                                       |
|  -2.324| -3928.624|    74.51%|   0:00:18.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |          |          |            |        |          |         | q5_reg_18_/D                                       |
|  -2.324| -3928.156|    74.52%|   0:00:06.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |          |          |            |        |          |         | q5_reg_18_/D                                       |
|  -2.324| -3928.156|    74.52%|   0:00:03.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |          |          |            |        |          |         | q5_reg_18_/D                                       |
|  -2.324| -3916.894|    74.68%|   0:00:09.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |          |          |            |        |          |         | q5_reg_18_/D                                       |
|  -2.324| -3918.618|    74.71%|   0:00:16.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |          |          |            |        |          |         | q5_reg_18_/D                                       |
|  -2.324| -3918.302|    74.71%|   0:00:05.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |          |          |            |        |          |         | q5_reg_18_/D                                       |
|  -2.324| -3918.302|    74.71%|   0:00:04.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |          |          |            |        |          |         | q5_reg_18_/D                                       |
|  -2.324| -3913.708|    74.76%|   0:00:07.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |          |          |            |        |          |         | q5_reg_18_/D                                       |
|  -2.324| -3910.447|    74.76%|   0:00:16.0| 1967.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |          |          |            |        |          |         | q5_reg_18_/D                                       |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:06:42 real=0:06:42 mem=1967.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:06:42 real=0:06:42 mem=1967.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 12 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -2.324  TNS Slack -3910.447 
(I,S,L,T): WC_VIEW: 151.19, 38.7803, 1.83623, 191.807
*** SetupOpt [finish] : cpu/real = 0:06:53.3/0:06:53.0 (1.0), totSession cpu/real = 0:17:22.3/0:17:28.9 (1.0), mem = 1932.0M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -2.324
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:24.3/0:17:30.9 (1.0), mem = 1808.0M
(I,S,L,T): WC_VIEW: 151.19, 38.7803, 1.83623, 191.807
Reclaim Optimization WNS Slack -2.324  TNS Slack -3910.447 Density 74.76
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    74.76%|        -|  -2.324|-3910.447|   0:00:00.0| 1808.0M|
|    74.75%|       20|  -2.324|-3909.142|   0:00:06.0| 1846.2M|
|    74.75%|        3|  -2.324|-3909.089|   0:00:01.0| 1846.2M|
|    74.75%|        0|  -2.324|-3909.089|   0:00:00.0| 1846.2M|
|    74.70%|       75|  -2.324|-3909.072|   0:00:04.0| 1846.2M|
|    74.17%|     1165|  -2.324|-3907.184|   0:00:10.0| 1865.3M|
|    74.08%|      286|  -2.324|-3907.177|   0:00:02.0| 1865.3M|
|    74.07%|       31|  -2.324|-3907.177|   0:00:01.0| 1865.3M|
|    74.07%|        0|  -2.324|-3907.177|   0:00:00.0| 1865.3M|
|    74.07%|        0|  -2.324|-3907.177|   0:00:01.0| 1865.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -2.324  TNS Slack -3907.177 Density 74.07
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 12 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:27.6) (real = 0:00:28.0) **
(I,S,L,T): WC_VIEW: 150.853, 38.6298, 1.80015, 191.283
*** AreaOpt [finish] : cpu/real = 0:00:26.7/0:00:26.7 (1.0), totSession cpu/real = 0:17:51.0/0:17:57.6 (1.0), mem = 1865.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:28, real=0:00:28, mem=1773.20M, totSessionCpu=0:17:51).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1800.57 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1800.57 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40509  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40507 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.946600e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 40495 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.050367e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         7( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total                9( 0.00%)         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.04 seconds, mem = 1813.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.7, real=0:00:08.0)***
Iteration  7: Total net bbox = 8.759e+05 (3.98e+05 4.78e+05)
              Est.  stn bbox = 1.082e+06 (4.98e+05 5.84e+05)
              cpu = 0:01:01 real = 0:01:01 mem = 2115.8M
Iteration  8: Total net bbox = 9.013e+05 (4.10e+05 4.91e+05)
              Est.  stn bbox = 1.114e+06 (5.13e+05 6.00e+05)
              cpu = 0:01:29 real = 0:01:30 mem = 2085.6M
Iteration  9: Total net bbox = 9.167e+05 (4.16e+05 5.01e+05)
              Est.  stn bbox = 1.138e+06 (5.21e+05 6.17e+05)
              cpu = 0:02:27 real = 0:02:28 mem = 2090.3M
Iteration 10: Total net bbox = 9.326e+05 (4.28e+05 5.04e+05)
              Est.  stn bbox = 1.153e+06 (5.34e+05 6.20e+05)
              cpu = 0:01:03 real = 0:01:02 mem = 2099.9M
Iteration 11: Total net bbox = 9.371e+05 (4.30e+05 5.07e+05)
              Est.  stn bbox = 1.158e+06 (5.35e+05 6.23e+05)
              cpu = 0:00:27.6 real = 0:00:28.0 mem = 2102.6M
Move report: Timing Driven Placement moves 35343 insts, mean move: 17.13 um, max move: 171.34 um
	Max move on inst (FE_OFC3862_inst_12): (4.20, 133.20) --> (72.74, 236.01)

Finished Incremental Placement (cpu=0:06:49, real=0:06:49, mem=2093.4M)
*** Starting refinePlace (0:24:44 mem=2096.6M) ***
Total net bbox length = 9.562e+05 (4.492e+05 5.070e+05) (ext = 1.720e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 35343 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 35343 insts, mean move: 1.14 um, max move: 49.60 um
	Max move on inst (FE_OFC3082_core_instance_mac_array_instance_q_temp_284): (260.33, 253.34) --> (211.20, 253.80)
	Runtime: CPU: 0:00:06.6 REAL: 0:00:07.0 MEM: 2096.6MB
Summary Report:
Instances move: 35343 (out of 35343 movable)
Instances flipped: 0
Mean displacement: 1.14 um
Max displacement: 49.60 um (Instance: FE_OFC3082_core_instance_mac_array_instance_q_temp_284) (260.334, 253.337) -> (211.2, 253.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 9.138e+05 (4.047e+05 5.091e+05) (ext = 1.674e+04)
Runtime: CPU: 0:00:06.7 REAL: 0:00:07.0 MEM: 2096.6MB
*** Finished refinePlace (0:24:51 mem=2096.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2096.65 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2096.65 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40509  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40509 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.944800e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 40497 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.086313e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.08 seconds, mem = 2096.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 155127
[NR-eGR]     M2  (2V) length: 3.722477e+05um, number of vias: 234672
[NR-eGR]     M3  (3H) length: 4.097123e+05um, number of vias: 16117
[NR-eGR]     M4  (4V) length: 2.079246e+05um, number of vias: 4565
[NR-eGR]     M5  (5H) length: 8.790960e+04um, number of vias: 923
[NR-eGR]     M6  (6V) length: 3.424500e+04um, number of vias: 117
[NR-eGR]     M7  (7H) length: 5.039000e+02um, number of vias: 154
[NR-eGR]     M8  (8V) length: 2.904000e+03um, number of vias: 0
[NR-eGR] Total length: 1.115447e+06um, number of vias: 411675
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.001630e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.22 seconds, mem = 1993.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:07:01, real=0:07:00)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1990.4M)
Extraction called for design 'fullchip' of instances=35343 and nets=40521 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1990.434M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:15:50, real = 0:15:49, mem = 1371.9M, totSessionCpu=0:24:56 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1794.89)
Total number of fetched objects 40509
End delay calculation. (MEM=1873.18 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1873.18 CPU=0:00:10.7 REAL=0:00:10.0)
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:13.8/0:25:19.7 (1.0), mem = 1873.2M
(I,S,L,T): WC_VIEW: 150.889, 39.5431, 1.80015, 192.233
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6|    12|    -0.11|     2|     2|    -0.00|     0|     0|     0|     0|    -2.33| -4080.80|       0|       0|       0|  74.07|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.33| -4077.95|       1|       0|       5|  74.07| 0:00:00.0|  1895.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.33| -4077.95|       0|       0|       0|  74.07| 0:00:00.0|  1895.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 12 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1895.5M) ***

(I,S,L,T): WC_VIEW: 150.889, 39.544, 1.80027, 192.234
*** DrvOpt [finish] : cpu/real = 0:00:08.8/0:00:08.8 (1.0), totSession cpu/real = 0:25:22.6/0:25:28.5 (1.0), mem = 1876.4M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:16:17, real = 0:16:16, mem = 1431.7M, totSessionCpu=0:25:23 **
*** Timing NOT met, worst failing slack is -2.328
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:26.7/0:25:32.6 (1.0), mem = 1802.4M
(I,S,L,T): WC_VIEW: 150.889, 39.544, 1.80027, 192.234
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.328 TNS Slack -4077.951 Density 74.07
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.176|  -60.554|
|reg2reg   |-2.328|-4017.398|
|HEPG      |-2.328|-4017.398|
|All Paths |-2.328|-4077.951|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.328|   -2.328|-4017.398|-4077.951|    74.07%|   0:00:01.0| 1837.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.305|   -2.305|-4005.668|-4066.221|    74.07%|   0:00:00.0| 1875.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -2.281|   -2.281|-3975.102|-4035.656|    74.09%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.271|   -2.271|-3958.997|-4019.550|    74.10%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.263|   -2.263|-3947.378|-4007.931|    74.12%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.257|   -2.257|-3941.590|-4002.144|    74.13%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.242|   -2.242|-3928.591|-3989.145|    74.16%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.234|   -2.234|-3917.910|-3978.463|    74.18%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.226|   -2.226|-3903.119|-3963.672|    74.22%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.222|   -2.222|-3896.070|-3956.624|    74.24%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.217|   -2.217|-3890.364|-3950.918|    74.27%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.214|   -2.214|-3875.745|-3936.299|    74.27%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.209|   -2.209|-3868.635|-3929.189|    74.27%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.205|   -2.205|-3860.193|-3920.747|    74.28%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.200|   -2.200|-3854.657|-3915.211|    74.28%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.196|   -2.196|-3849.154|-3909.708|    74.28%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.191|   -2.191|-3844.283|-3904.837|    74.29%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.187|   -2.187|-3838.255|-3898.809|    74.29%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.180|   -2.180|-3825.720|-3886.292|    74.30%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.176|   -2.176|-3812.090|-3872.662|    74.30%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.173|   -2.173|-3806.865|-3867.437|    74.31%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.173|   -2.173|-3802.315|-3862.888|    74.32%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.173|   -2.173|-3801.669|-3862.241|    74.32%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.169|   -2.169|-3800.192|-3860.765|    74.32%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.165|   -2.165|-3793.371|-3853.944|    74.32%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.165|   -2.165|-3786.896|-3847.468|    74.33%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.165|   -2.165|-3786.704|-3847.276|    74.33%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.165|   -2.165|-3784.057|-3844.629|    74.33%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.159|   -2.159|-3782.538|-3843.110|    74.33%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.158|   -2.158|-3776.805|-3837.377|    74.34%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.158|   -2.158|-3773.012|-3833.585|    74.34%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.155|   -2.155|-3771.473|-3832.046|    74.35%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.154|   -2.154|-3767.266|-3827.839|    74.36%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.151|   -2.151|-3766.935|-3827.507|    74.36%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.149|   -2.149|-3761.137|-3821.709|    74.36%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.149|   -2.149|-3757.199|-3817.771|    74.36%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.144|   -2.144|-3754.690|-3815.263|    74.37%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.141|   -2.141|-3748.625|-3809.198|    74.38%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.141|   -2.141|-3742.040|-3802.612|    74.39%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.136|   -2.136|-3738.954|-3799.529|    74.40%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.130|   -2.130|-3733.948|-3794.523|    74.41%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.126|   -2.126|-3729.040|-3789.615|    74.42%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.126|   -2.126|-3726.340|-3786.914|    74.42%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.126|   -2.126|-3725.441|-3786.015|    74.42%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.122|   -2.122|-3721.597|-3782.172|    74.46%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.120|   -2.120|-3715.800|-3776.392|    74.47%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.120|   -2.120|-3712.219|-3772.819|    74.48%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.120|   -2.120|-3711.822|-3772.422|    74.48%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.115|   -2.115|-3708.025|-3768.626|    74.50%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.110|   -2.110|-3699.771|-3760.385|    74.50%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.108|   -2.108|-3694.423|-3755.037|    74.51%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -2.108|   -2.108|-3691.622|-3752.236|    74.51%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -2.103|   -2.103|-3688.417|-3749.031|    74.52%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -2.103|   -2.103|-3681.801|-3742.415|    74.53%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.103|   -2.103|-3680.305|-3740.919|    74.53%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.099|   -2.099|-3676.010|-3736.625|    74.56%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.099|   -2.099|-3671.433|-3732.049|    74.57%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.095|   -2.095|-3667.129|-3727.745|    74.58%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.094|   -2.094|-3662.544|-3723.162|    74.59%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.094|   -2.094|-3662.542|-3723.160|    74.59%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.094|   -2.094|-3661.531|-3722.163|    74.59%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.091|   -2.091|-3659.889|-3720.521|    74.60%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.091|   -2.091|-3656.565|-3717.205|    74.60%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.090|   -2.090|-3654.414|-3715.054|    74.62%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.090|   -2.090|-3653.955|-3714.606|    74.62%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.090|   -2.090|-3653.863|-3714.515|    74.62%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.086|   -2.086|-3650.422|-3711.093|    74.64%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.086|   -2.086|-3646.973|-3707.645|    74.65%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.086|   -2.086|-3646.806|-3707.479|    74.65%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.083|   -2.083|-3645.013|-3705.685|    74.67%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.083|   -2.083|-3641.900|-3702.573|    74.68%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.083|   -2.083|-3640.984|-3701.656|    74.68%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.080|   -2.080|-3639.457|-3700.130|    74.69%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.080|   -2.080|-3637.953|-3698.625|    74.69%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.079|   -2.079|-3636.185|-3696.857|    74.71%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -2.079|   -2.079|-3635.284|-3695.956|    74.71%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -2.075|   -2.075|-3633.758|-3694.431|    74.72%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.072|   -2.072|-3631.123|-3691.795|    74.72%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.072|   -2.072|-3630.361|-3691.033|    74.73%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.070|   -2.070|-3628.951|-3689.624|    74.75%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.070|   -2.070|-3626.632|-3687.305|    74.76%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.069|   -2.069|-3624.076|-3684.748|    74.79%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.069|   -2.069|-3623.229|-3683.902|    74.79%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.069|   -2.069|-3623.219|-3683.892|    74.79%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.068|   -2.068|-3620.555|-3681.227|    74.80%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.064|   -2.064|-3616.080|-3676.752|    74.82%|   0:00:18.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.063|   -2.063|-3611.821|-3672.493|    74.83%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.063|   -2.063|-3609.339|-3670.012|    74.83%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.062|   -2.062|-3607.439|-3668.111|    74.85%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.060|   -2.060|-3605.192|-3665.864|    74.85%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.060|   -2.060|-3603.345|-3664.023|    74.86%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.056|   -2.056|-3601.601|-3662.280|    74.90%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.055|   -2.055|-3600.836|-3661.515|    74.91%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.055|   -2.055|-3600.485|-3661.163|    74.91%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.053|   -2.053|-3597.963|-3658.662|    74.94%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.053|   -2.053|-3596.687|-3657.394|    74.95%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.050|   -2.050|-3596.039|-3656.746|    74.96%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.050|   -2.050|-3594.577|-3655.289|    74.96%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.049|   -2.049|-3593.219|-3653.930|    74.97%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.049|   -2.049|-3592.321|-3653.032|    74.97%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.048|   -2.048|-3589.151|-3649.862|    74.99%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.048|   -2.048|-3587.850|-3648.562|    74.99%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.048|   -2.048|-3587.827|-3648.539|    74.99%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.047|   -2.047|-3587.146|-3647.857|    75.02%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.047|   -2.047|-3586.514|-3647.226|    75.02%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.045|   -2.045|-3586.190|-3646.902|    75.03%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.045|   -2.045|-3582.977|-3643.688|    75.03%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.045|   -2.045|-3581.744|-3642.455|    75.06%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.045|   -2.045|-3580.757|-3641.468|    75.06%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.045|   -2.045|-3580.627|-3641.338|    75.06%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.044|   -2.044|-3580.145|-3640.856|    75.08%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.041|   -2.041|-3576.159|-3636.870|    75.10%|   0:00:13.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.039|   -2.039|-3567.416|-3628.127|    75.12%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.036|   -2.036|-3563.864|-3624.572|    75.14%|   0:00:11.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.034|   -2.034|-3556.166|-3616.873|    75.16%|   0:00:15.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.032|   -2.032|-3554.027|-3614.735|    75.17%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.028|   -2.028|-3551.367|-3612.110|    75.19%|   0:00:13.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.029|   -2.029|-3548.836|-3609.588|    75.20%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.028|   -2.028|-3548.796|-3609.548|    75.20%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.024|   -2.024|-3542.997|-3603.768|    75.26%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.024|   -2.024|-3539.641|-3600.430|    75.27%|   0:00:06.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.024|   -2.024|-3539.370|-3600.159|    75.27%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.020|   -2.020|-3533.553|-3594.343|    75.31%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.018|   -2.018|-3530.349|-3591.158|    75.32%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.016|   -2.016|-3527.470|-3588.285|    75.34%|   0:00:18.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.017|   -2.017|-3525.383|-3586.198|    75.36%|   0:00:10.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.012|   -2.012|-3524.782|-3585.596|    75.36%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.012|   -2.012|-3520.922|-3581.736|    75.38%|   0:00:06.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.012|   -2.012|-3520.791|-3581.625|    75.39%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.009|   -2.009|-3516.691|-3577.525|    75.43%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.006|   -2.006|-3510.279|-3571.113|    75.45%|   0:00:08.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.006|   -2.006|-3505.617|-3566.487|    75.47%|   0:00:24.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.006|   -2.006|-3505.258|-3566.128|    75.47%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.003|   -2.003|-3501.339|-3562.226|    75.50%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.003|   -2.003|-3498.575|-3559.479|    75.51%|   0:00:11.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.003|   -2.003|-3498.407|-3559.311|    75.52%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.999|   -1.999|-3494.041|-3554.945|    75.59%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.997|   -1.997|-3489.394|-3550.321|    75.62%|   0:00:13.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.994|   -1.994|-3488.939|-3549.867|    75.63%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.993|   -1.993|-3487.208|-3548.135|    75.64%|   0:00:05.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.992|   -1.992|-3485.719|-3546.646|    75.65%|   0:00:06.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.992|   -1.992|-3485.227|-3546.155|    75.65%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.992|   -1.992|-3484.531|-3545.458|    75.65%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.991|   -1.991|-3480.372|-3541.316|    75.72%|   0:00:10.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.989|   -1.989|-3474.302|-3535.246|    75.73%|   0:00:09.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.989|   -1.989|-3472.554|-3533.535|    75.74%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.989|   -1.989|-3472.312|-3533.294|    75.74%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.985|   -1.985|-3468.761|-3529.743|    75.78%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.985|   -1.985|-3466.475|-3527.493|    75.80%|   0:00:10.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.984|   -1.984|-3466.225|-3527.243|    75.80%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.984|   -1.984|-3465.046|-3526.066|    75.82%|   0:00:11.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.980|   -1.980|-3458.414|-3519.435|    75.87%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.979|   -1.979|-3455.235|-3516.255|    75.89%|   0:00:25.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.978|   -1.978|-3454.694|-3515.714|    75.90%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.978|   -1.978|-3452.936|-3513.956|    75.91%|   0:00:09.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.978|   -1.978|-3452.765|-3513.785|    75.91%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.978|   -1.978|-3450.354|-3511.374|    75.99%|   0:00:06.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.976|   -1.976|-3449.826|-3510.846|    76.00%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3446.224|-3507.274|    76.02%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3445.989|-3507.039|    76.02%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3443.407|-3504.458|    76.06%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3442.668|-3503.718|    76.07%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3435.603|-3496.670|    76.08%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3433.370|-3494.438|    76.13%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3430.195|-3491.282|    76.15%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3427.600|-3488.728|    76.17%|   0:00:16.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.976|   -1.976|-3426.629|-3487.756|    76.17%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.976|   -1.976|-3425.280|-3486.408|    76.18%|   0:00:05.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.976|   -1.976|-3425.020|-3486.147|    76.18%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.976|   -1.976|-3421.395|-3482.522|    76.21%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.976|   -1.976|-3419.101|-3480.228|    76.23%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.976|   -1.976|-3418.323|-3479.487|    76.23%|   0:00:05.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.976|   -1.976|-3417.919|-3479.082|    76.24%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.976|   -1.976|-3414.509|-3475.672|    76.29%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.976|   -1.976|-3413.188|-3474.351|    76.29%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.976|   -1.976|-3410.701|-3471.896|    76.30%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.976|   -1.976|-3410.656|-3471.851|    76.30%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.976|   -1.976|-3408.979|-3470.174|    76.33%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.976|   -1.976|-3405.360|-3466.575|    76.34%|   0:00:05.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3403.960|-3465.213|    76.35%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3403.075|-3464.327|    76.36%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.976|   -1.976|-3399.946|-3461.199|    76.37%|   0:00:11.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.976|   -1.976|-3399.253|-3460.521|    76.38%|   0:00:05.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.976|   -1.976|-3399.189|-3460.474|    76.38%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.976|   -1.976|-3395.583|-3456.867|    76.43%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.976|   -1.976|-3394.171|-3455.496|    76.44%|   0:00:08.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.976|   -1.976|-3392.868|-3454.193|    76.44%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.976|   -1.976|-3390.913|-3452.276|    76.50%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.976|   -1.976|-3390.855|-3452.217|    76.51%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.976|   -1.976|-3389.356|-3450.755|    76.51%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.976|   -1.976|-3385.463|-3446.881|    76.53%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.976|   -1.976|-3384.998|-3446.415|    76.53%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.976|   -1.976|-3382.513|-3443.931|    76.53%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.976|   -1.976|-3380.686|-3442.103|    76.54%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.976|   -1.976|-3378.924|-3440.342|    76.55%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3376.097|-3437.515|    76.56%|   0:00:10.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3376.033|-3437.451|    76.56%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3374.958|-3436.378|    76.57%|   0:00:08.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3373.917|-3435.337|    76.58%|   0:00:06.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3373.356|-3434.776|    76.58%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3372.424|-3433.863|    76.59%|   0:00:06.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3371.369|-3432.808|    76.59%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.976|   -1.976|-3370.155|-3431.594|    76.60%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.976|   -1.976|-3369.807|-3431.246|    76.60%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.976|   -1.976|-3367.139|-3428.578|    76.65%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3365.923|-3427.362|    76.66%|   0:00:09.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -1.976|   -1.976|-3365.911|-3427.351|    76.66%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -1.976|   -1.976|-3365.108|-3426.548|    76.67%|   0:00:07.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -1.976|   -1.976|-3361.838|-3423.277|    76.72%|   0:00:05.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -1.976|   -1.976|-3360.708|-3422.167|    76.72%|   0:00:08.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -1.976|   -1.976|-3360.620|-3422.079|    76.72%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -1.976|   -1.976|-3360.165|-3421.625|    76.73%|   0:00:07.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -1.976|   -1.976|-3356.441|-3417.901|    76.77%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.976|   -1.976|-3355.063|-3416.562|    76.78%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.976|   -1.976|-3355.025|-3416.523|    76.78%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.976|   -1.976|-3351.519|-3413.017|    76.79%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.976|   -1.976|-3350.186|-3411.685|    76.81%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.976|   -1.976|-3344.708|-3406.208|    76.82%|   0:00:10.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.976|   -1.976|-3343.534|-3405.037|    76.83%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.976|   -1.976|-3341.973|-3403.476|    76.85%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.976|   -1.976|-3341.574|-3403.077|    76.85%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.976|   -1.976|-3340.584|-3402.087|    76.85%|   0:00:05.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.976|   -1.976|-3340.529|-3402.032|    76.86%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.976|   -1.976|-3339.661|-3401.164|    76.86%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.976|   -1.976|-3338.890|-3400.393|    76.87%|   0:00:06.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3338.383|-3399.886|    76.88%|   0:00:05.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3338.162|-3399.664|    76.88%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.976|   -1.976|-3335.725|-3397.227|    76.93%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.976|   -1.976|-3334.847|-3396.367|    76.95%|   0:00:06.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.976|   -1.976|-3334.324|-3395.843|    76.95%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.976|   -1.976|-3333.358|-3394.878|    76.95%|   0:00:07.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.976|   -1.976|-3333.346|-3394.865|    76.95%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.976|   -1.976|-3332.505|-3394.025|    77.02%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.976|   -1.976|-3330.384|-3391.903|    77.03%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.976|   -1.976|-3329.321|-3390.841|    77.07%|   0:00:06.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.976|   -1.976|-3329.176|-3390.695|    77.07%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.976|   -1.976|-3328.984|-3390.503|    77.07%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.976|   -1.976|-3327.467|-3388.986|    77.08%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.976|   -1.976|-3326.996|-3388.527|    77.09%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.976|   -1.976|-3326.444|-3387.995|    77.09%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.976|   -1.976|-3325.032|-3386.583|    77.11%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.976|   -1.976|-3324.363|-3385.914|    77.11%|   0:00:05.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.976|   -1.976|-3323.864|-3385.435|    77.12%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.976|   -1.976|-3322.176|-3383.747|    77.15%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.976|   -1.976|-3320.814|-3382.405|    77.16%|   0:00:06.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.976|   -1.976|-3320.044|-3381.635|    77.17%|   0:00:07.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.976|   -1.976|-3319.828|-3381.419|    77.17%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.976|   -1.976|-3318.193|-3379.803|    77.20%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3317.768|-3379.398|    77.21%|   0:00:10.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3316.992|-3378.640|    77.25%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3316.264|-3377.912|    77.26%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3313.852|-3375.517|    77.26%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3312.679|-3374.344|    77.31%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3312.263|-3373.928|    77.31%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3311.828|-3373.493|    77.32%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.977|   -1.977|-3311.543|-3373.208|    77.32%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.977|   -1.977|-3310.883|-3372.549|    77.33%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.977|   -1.977|-3310.878|-3372.544|    77.33%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.977|   -1.977|-3310.464|-3372.129|    77.33%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.977|   -1.977|-3310.462|-3372.128|    77.33%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.977|   -1.977|-3310.190|-3371.856|    77.34%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.977|   -1.977|-3309.950|-3371.616|    77.34%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.977|   -1.977|-3309.470|-3371.136|    77.34%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3308.758|-3370.424|    77.35%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3307.646|-3369.312|    77.41%|   0:00:07.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3306.649|-3368.320|    77.41%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3304.166|-3365.844|    77.41%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3303.895|-3365.574|    77.42%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.977|   -1.977|-3302.852|-3364.531|    77.42%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3301.745|-3363.423|    77.43%|   0:00:06.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3301.612|-3363.291|    77.44%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3298.998|-3360.681|    77.45%|   0:00:05.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3297.772|-3359.455|    77.48%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3296.969|-3358.654|    77.49%|   0:00:18.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3296.897|-3358.582|    77.49%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3295.020|-3356.705|    77.54%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3294.017|-3355.702|    77.55%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3293.522|-3355.208|    77.55%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.977|   -1.977|-3291.790|-3353.476|    77.58%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -1.977|   -1.977|-3290.775|-3352.478|    77.59%|   0:00:11.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.977|   -1.977|-3290.559|-3352.262|    77.59%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.977|   -1.977|-3289.971|-3351.674|    77.61%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -1.977|   -1.977|-3289.269|-3350.972|    77.61%|   0:00:05.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.977|   -1.977|-3288.664|-3350.369|    77.64%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.977|   -1.977|-3288.469|-3350.173|    77.64%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.977|   -1.977|-3288.440|-3350.166|    77.64%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.977|   -1.977|-3288.194|-3349.919|    77.66%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.977|   -1.977|-3288.174|-3349.900|    77.66%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.977|   -1.977|-3287.971|-3349.697|    77.66%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.977|   -1.977|-3287.807|-3349.533|    77.66%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.977|   -1.977|-3287.528|-3349.253|    77.66%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.977|   -1.977|-3287.388|-3349.114|    77.66%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.977|   -1.977|-3286.508|-3348.234|    77.67%|   0:00:05.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.977|   -1.977|-3285.007|-3346.733|    77.68%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.977|   -1.977|-3284.916|-3346.650|    77.68%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.977|   -1.977|-3284.236|-3345.970|    77.69%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.977|   -1.977|-3283.990|-3345.723|    77.69%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.977|   -1.977|-3282.110|-3343.843|    77.70%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.977|   -1.977|-3281.580|-3343.313|    77.70%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.977|   -1.977|-3281.375|-3343.108|    77.70%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.976|   -1.976|-3280.492|-3342.226|    77.72%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.975|   -1.975|-3279.070|-3340.823|    77.73%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.975|   -1.975|-3278.479|-3340.234|    77.73%|   0:00:06.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.975|   -1.975|-3278.102|-3339.856|    77.74%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.975|   -1.975|-3276.800|-3338.554|    77.75%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.975|   -1.975|-3276.719|-3338.474|    77.76%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.975|   -1.975|-3275.370|-3337.125|    77.77%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.975|   -1.975|-3274.175|-3335.929|    77.79%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.975|   -1.975|-3273.952|-3335.707|    77.80%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.975|   -1.975|-3273.162|-3334.916|    77.80%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.975|   -1.975|-3273.104|-3334.858|    77.80%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.975|   -1.975|-3272.615|-3334.396|    77.81%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.975|   -1.975|-3271.709|-3333.490|    77.82%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.975|   -1.975|-3271.336|-3333.117|    77.82%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
|  -1.975|   -1.975|-3271.099|-3332.880|    77.82%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -1.975|   -1.975|-3270.997|-3332.778|    77.82%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -1.975|   -1.975|-3270.573|-3332.354|    77.82%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.975|   -1.975|-3270.472|-3332.253|    77.83%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.975|   -1.975|-3270.177|-3331.958|    77.83%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -1.975|   -1.975|-3270.037|-3331.818|    77.83%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -1.975|   -1.975|-3269.137|-3330.918|    77.84%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -1.975|   -1.975|-3269.073|-3330.854|    77.84%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -1.975|   -1.975|-3268.357|-3330.138|    77.84%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -1.975|   -1.975|-3268.131|-3329.932|    77.85%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -1.975|   -1.975|-3268.022|-3329.823|    77.85%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -1.975|   -1.975|-3267.664|-3329.465|    77.86%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.975|   -1.975|-3267.238|-3329.039|    77.86%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.975|   -1.975|-3266.946|-3328.747|    77.86%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.975|   -1.975|-3266.429|-3328.230|    77.87%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.975|   -1.975|-3266.421|-3328.222|    77.87%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.975|   -1.975|-3266.332|-3328.133|    77.87%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.975|   -1.975|-3266.120|-3327.921|    77.87%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.975|   -1.975|-3265.049|-3326.850|    77.89%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -1.975|   -1.975|-3263.884|-3325.685|    77.90%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -1.975|   -1.975|-3263.796|-3325.597|    77.90%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -1.975|   -1.975|-3263.748|-3325.549|    77.90%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -1.975|   -1.975|-3263.572|-3325.373|    77.91%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -1.975|   -1.975|-3262.491|-3324.292|    77.91%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.975|   -1.975|-3262.070|-3323.871|    77.91%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -1.975|   -1.975|-3262.030|-3323.831|    77.91%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -1.975|   -1.975|-3261.941|-3323.742|    77.91%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -1.975|   -1.975|-3261.849|-3323.650|    77.91%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -1.975|   -1.975|-3261.174|-3322.992|    77.92%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -1.975|   -1.975|-3261.095|-3322.913|    77.92%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -1.975|   -1.975|-3261.017|-3322.834|    77.92%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -1.975|   -1.975|-3260.972|-3322.790|    77.93%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -1.975|   -1.975|-3260.951|-3322.771|    77.93%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -1.975|   -1.975|-3260.879|-3322.699|    77.93%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -1.975|   -1.975|-3260.815|-3322.635|    77.94%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -1.975|   -1.975|-3260.449|-3322.269|    77.94%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.975|   -1.975|-3260.445|-3322.265|    77.95%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.975|   -1.975|-3260.413|-3322.233|    77.95%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.975|   -1.975|-3260.160|-3321.981|    77.96%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.975|   -1.975|-3260.111|-3321.931|    77.96%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.975|   -1.975|-3260.107|-3321.928|    77.96%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.975|   -1.975|-3260.048|-3321.869|    77.96%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.975|   -1.975|-3259.928|-3321.749|    77.96%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.975|   -1.975|-3259.617|-3321.437|    77.97%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -1.975|   -1.975|-3259.572|-3321.392|    77.99%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -1.975|   -1.975|-3259.412|-3321.232|    77.99%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -1.975|   -1.975|-3259.344|-3321.165|    78.00%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -1.975|   -1.975|-3259.343|-3321.163|    78.01%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -1.975|   -1.975|-3259.067|-3320.887|    78.01%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -1.975|   -1.975|-3259.056|-3320.876|    78.01%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -1.975|   -1.975|-3258.900|-3320.720|    78.01%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -1.975|   -1.975|-3258.070|-3319.890|    78.01%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.975|   -1.975|-3257.734|-3319.554|    78.01%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -1.975|   -1.975|-3257.656|-3319.496|    78.02%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.975|   -1.975|-3257.580|-3319.421|    78.02%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.975|   -1.975|-3257.484|-3319.324|    78.02%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -1.975|   -1.975|-3257.312|-3319.153|    78.02%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -1.975|   -1.975|-3256.250|-3318.090|    78.03%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -1.975|   -1.975|-3256.201|-3318.041|    78.03%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -1.975|   -1.975|-3255.131|-3316.972|    78.04%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -1.975|   -1.975|-3255.002|-3316.842|    78.04%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -1.975|   -1.975|-3254.345|-3316.186|    78.05%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -1.975|   -1.975|-3254.235|-3316.076|    78.06%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -1.975|   -1.975|-3254.147|-3315.988|    78.06%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -1.975|   -1.975|-3253.124|-3314.964|    78.07%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -1.975|   -1.975|-3253.114|-3314.955|    78.07%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -1.975|   -1.975|-3252.828|-3314.668|    78.07%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.975|   -1.975|-3252.588|-3314.428|    78.08%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_9_/D                                        |
|  -1.975|   -1.975|-3252.505|-3314.345|    78.08%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_9_/D                                        |
|  -1.975|   -1.975|-3252.311|-3314.151|    78.08%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_9_/D                                        |
|  -1.975|   -1.975|-3252.306|-3314.146|    78.09%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_9_/D                                        |
|  -1.975|   -1.975|-3252.135|-3313.992|    78.09%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.975|   -1.975|-3252.070|-3313.928|    78.09%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.975|   -1.975|-3251.880|-3313.738|    78.10%|   0:00:05.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.975|   -1.975|-3251.878|-3313.736|    78.10%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.975|   -1.975|-3251.611|-3313.469|    78.12%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.975|   -1.975|-3251.486|-3313.380|    78.12%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.975|   -1.975|-3251.453|-3313.347|    78.13%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -1.975|   -1.975|-3250.929|-3312.823|    78.14%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -1.975|   -1.975|-3250.376|-3312.270|    78.15%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -1.975|   -1.975|-3250.113|-3312.008|    78.15%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -1.975|   -1.975|-3249.707|-3311.601|    78.15%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -1.975|   -1.975|-3249.215|-3311.109|    78.16%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -1.975|   -1.975|-3249.106|-3311.005|    78.16%|   0:00:05.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -1.975|   -1.975|-3248.828|-3310.727|    78.16%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -1.975|   -1.975|-3248.412|-3310.311|    78.16%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -1.975|   -1.975|-3248.226|-3310.125|    78.17%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -1.975|   -1.975|-3248.204|-3310.103|    78.20%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -1.975|   -1.975|-3248.170|-3310.070|    78.20%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -1.975|   -1.975|-3247.966|-3309.865|    78.20%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.975|   -1.975|-3247.650|-3309.550|    78.21%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.975|   -1.975|-3247.113|-3309.012|    78.21%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -1.975|   -1.975|-3247.105|-3309.004|    78.21%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -1.975|   -1.975|-3246.834|-3308.733|    78.21%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.975|   -1.975|-3246.683|-3308.583|    78.21%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.975|   -1.975|-3245.483|-3307.382|    78.21%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -1.975|   -1.975|-3245.476|-3307.375|    78.21%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -1.975|   -1.975|-3244.877|-3306.776|    78.22%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -1.975|   -1.975|-3244.757|-3306.662|    78.22%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -1.975|   -1.975|-3243.551|-3305.456|    78.22%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -1.975|   -1.975|-3243.156|-3305.060|    78.23%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.975|   -1.975|-3242.528|-3304.433|    78.23%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.975|   -1.975|-3241.975|-3303.880|    78.23%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -1.975|   -1.975|-3241.610|-3303.515|    78.24%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -1.975|   -1.975|-3241.255|-3303.160|    78.24%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -1.975|   -1.975|-3240.882|-3302.786|    78.24%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -1.975|   -1.975|-3240.746|-3302.650|    78.24%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -1.975|   -1.975|-3240.714|-3302.618|    78.24%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -1.975|   -1.975|-3240.573|-3302.497|    78.24%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -1.975|   -1.975|-3239.809|-3301.733|    78.25%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.975|   -1.975|-3239.355|-3301.280|    78.24%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.975|   -1.975|-3235.871|-3297.795|    78.25%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -1.975|   -1.975|-3235.343|-3297.268|    78.25%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -1.975|   -1.975|-3234.079|-3296.003|    78.26%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -1.975|   -1.975|-3233.948|-3295.872|    78.26%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -1.975|   -1.975|-3233.139|-3295.064|    78.26%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.975|   -1.975|-3232.785|-3294.710|    78.26%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.975|   -1.975|-3232.672|-3294.596|    78.26%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.975|   -1.975|-3231.967|-3293.892|    78.26%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.975|   -1.975|-3231.857|-3293.781|    78.26%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.975|   -1.975|-3229.645|-3291.569|    78.27%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -1.975|   -1.975|-3229.449|-3291.374|    78.27%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -1.975|   -1.975|-3229.097|-3291.021|    78.27%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -1.975|   -1.975|-3228.396|-3290.320|    78.28%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.975|   -1.975|-3227.719|-3289.643|    78.27%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.975|   -1.975|-3226.612|-3288.536|    78.27%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.975|   -1.975|-3225.943|-3287.867|    78.28%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.975|   -1.975|-3225.898|-3287.822|    78.28%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -1.975|   -1.975|-3225.598|-3287.522|    78.28%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.975|   -1.975|-3225.390|-3287.315|    78.28%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.975|   -1.975|-3225.080|-3287.005|    78.29%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.975|   -1.975|-3224.884|-3286.808|    78.29%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.975|   -1.975|-3224.827|-3286.752|    78.29%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.975|   -1.975|-3224.541|-3286.466|    78.29%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.975|   -1.975|-3223.912|-3285.837|    78.30%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.975|   -1.975|-3223.283|-3285.208|    78.30%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.975|   -1.975|-3223.256|-3285.180|    78.30%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.975|   -1.975|-3223.020|-3284.944|    78.30%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.975|   -1.975|-3222.957|-3284.882|    78.30%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.975|   -1.975|-3222.904|-3284.829|    78.30%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.975|   -1.975|-3222.820|-3284.744|    78.30%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.975|   -1.975|-3222.767|-3284.691|    78.30%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.975|   -1.975|-3221.514|-3283.439|    78.30%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_6_/D                                        |
|  -1.975|   -1.975|-3221.186|-3283.111|    78.30%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.975|   -1.975|-3220.695|-3282.620|    78.30%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.975|   -1.975|-3220.163|-3282.087|    78.30%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.975|   -1.975|-3219.493|-3281.417|    78.31%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.975|   -1.975|-3219.209|-3281.133|    78.31%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.975|   -1.975|-3216.580|-3278.505|    78.31%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.975|   -1.975|-3216.378|-3278.302|    78.31%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.975|   -1.975|-3216.296|-3278.240|    78.32%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.975|   -1.975|-3216.262|-3278.207|    78.32%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.975|   -1.975|-3216.090|-3278.034|    78.32%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.975|   -1.975|-3216.059|-3278.003|    78.32%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.975|   -1.975|-3215.796|-3277.740|    78.32%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.975|   -1.975|-3215.657|-3277.601|    78.33%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.975|   -1.975|-3215.117|-3277.062|    78.33%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.975|   -1.975|-3215.020|-3276.964|    78.33%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.975|   -1.975|-3214.625|-3276.569|    78.33%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.975|   -1.975|-3214.400|-3276.344|    78.34%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.975|   -1.975|-3213.156|-3275.100|    78.34%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.975|   -1.975|-3213.083|-3275.027|    78.34%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.975|   -1.975|-3212.867|-3274.811|    78.34%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.975|   -1.975|-3212.367|-3274.329|    78.34%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.975|   -1.975|-3211.179|-3273.140|    78.35%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.975|   -1.975|-3210.995|-3272.956|    78.35%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.975|   -1.975|-3209.306|-3271.267|    78.36%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.975|   -1.975|-3208.803|-3270.765|    78.36%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.975|   -1.975|-3208.735|-3270.696|    78.37%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.975|   -1.975|-3208.637|-3270.615|    78.37%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.975|   -1.975|-3207.343|-3269.323|    78.37%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.975|   -1.975|-3207.026|-3269.006|    78.37%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.975|   -1.975|-3206.856|-3268.837|    78.38%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.975|   -1.975|-3206.789|-3268.770|    78.38%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.975|   -1.975|-3206.440|-3268.421|    78.38%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.975|   -1.975|-3206.312|-3268.293|    78.38%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.975|   -1.975|-3206.119|-3268.099|    78.38%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.975|   -1.975|-3205.911|-3267.891|    78.38%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.975|   -1.975|-3205.680|-3267.661|    78.38%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.975|   -1.975|-3205.445|-3267.426|    78.39%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.975|   -1.975|-3205.233|-3267.214|    78.38%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -1.975|   -1.975|-3204.889|-3266.870|    78.39%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -1.975|   -1.975|-3204.360|-3266.340|    78.39%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.975|   -1.975|-3204.300|-3266.281|    78.39%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -1.975|   -1.975|-3203.986|-3265.967|    78.39%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.975|   -1.975|-3203.763|-3265.744|    78.39%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.975|   -1.975|-3203.470|-3265.451|    78.39%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.975|   -1.975|-3203.395|-3265.376|    78.39%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.975|   -1.975|-3203.229|-3265.209|    78.39%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -1.975|   -1.975|-3203.198|-3265.210|    78.39%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -1.975|   -1.975|-3202.829|-3264.841|    78.41%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.975|   -1.975|-3202.568|-3264.580|    78.41%|   0:00:03.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.975|   -1.975|-3202.462|-3264.475|    78.42%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.975|   -1.975|-3202.292|-3264.304|    78.42%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.975|   -1.975|-3202.226|-3264.238|    78.42%|   0:00:04.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.975|   -1.975|-3201.997|-3264.009|    78.42%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.975|   -1.975|-3201.917|-3263.929|    78.42%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.975|   -1.975|-3201.765|-3263.793|    78.42%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.975|   -1.975|-3200.949|-3262.978|    78.43%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.975|   -1.975|-3200.887|-3262.916|    78.43%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.975|   -1.975|-3200.628|-3262.656|    78.43%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.975|   -1.975|-3199.809|-3261.837|    78.43%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -1.975|   -1.975|-3199.379|-3261.407|    78.43%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -1.975|   -1.975|-3199.360|-3261.388|    78.43%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -1.975|   -1.975|-3199.339|-3261.379|    78.43%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -1.975|   -1.975|-3199.301|-3261.341|    78.44%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -1.975|   -1.975|-3199.064|-3261.104|    78.44%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -1.975|   -1.975|-3198.489|-3260.530|    78.44%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -1.975|   -1.975|-3197.961|-3260.001|    78.45%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -1.975|   -1.975|-3197.946|-3259.986|    78.45%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -1.975|   -1.975|-3197.925|-3259.965|    78.45%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -1.975|   -1.975|-3197.792|-3259.833|    78.45%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -1.975|   -1.975|-3198.054|-3260.094|    78.46%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.975|   -1.975|-3197.900|-3259.940|    78.46%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.975|   -1.975|-3197.633|-3259.673|    78.46%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.975|   -1.975|-3197.146|-3259.186|    78.46%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.975|   -1.975|-3196.940|-3258.980|    78.46%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.975|   -1.975|-3196.737|-3258.777|    78.46%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.975|   -1.975|-3195.851|-3257.891|    78.46%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.975|   -1.975|-3195.615|-3257.656|    78.47%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.975|   -1.975|-3195.393|-3257.434|    78.47%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.975|   -1.975|-3195.334|-3257.375|    78.47%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.975|   -1.975|-3194.195|-3256.235|    78.47%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.975|   -1.975|-3194.094|-3256.151|    78.47%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_2_/D                                       |
|  -1.975|   -1.975|-3193.927|-3255.984|    78.48%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_2_/D                                       |
|  -1.975|   -1.975|-3193.218|-3255.275|    78.48%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -1.975|   -1.975|-3191.973|-3254.030|    78.48%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -1.975|   -1.975|-3191.362|-3253.419|    78.48%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -1.975|   -1.975|-3190.791|-3252.848|    78.48%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -1.975|   -1.975|-3189.442|-3251.499|    78.48%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -1.975|   -1.975|-3189.173|-3251.230|    78.48%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -1.975|   -1.975|-3188.922|-3250.979|    78.48%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.975|   -1.975|-3188.402|-3250.460|    78.48%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -1.975|   -1.975|-3188.333|-3250.393|    78.48%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -1.975|   -1.975|-3187.723|-3249.784|    78.48%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.975|   -1.975|-3186.933|-3248.993|    78.49%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.975|   -1.975|-3186.349|-3248.409|    78.49%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -1.975|   -1.975|-3185.504|-3247.597|    78.49%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.975|   -1.975|-3185.432|-3247.525|    78.49%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.975|   -1.975|-3184.850|-3246.960|    78.49%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
|  -1.975|   -1.975|-3184.616|-3246.726|    78.49%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
|  -1.975|   -1.975|-3183.369|-3245.479|    78.51%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.975|   -1.975|-3183.193|-3245.322|    78.51%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
|  -1.975|   -1.975|-3182.945|-3245.074|    78.51%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -1.975|   -1.975|-3182.780|-3244.927|    78.51%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -1.975|   -1.975|-3182.727|-3244.889|    78.51%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -1.975|   -1.975|-3182.226|-3244.388|    78.52%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -1.975|   -1.975|-3181.558|-3243.724|    78.52%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -1.975|   -1.975|-3181.395|-3243.577|    78.52%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -1.975|   -1.975|-3180.669|-3242.868|    78.53%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.975|   -1.975|-3180.599|-3242.805|    78.53%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.975|   -1.975|-3180.553|-3242.759|    78.53%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.975|   -1.975|-3180.185|-3242.391|    78.54%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
|  -1.975|   -1.975|-3179.995|-3242.201|    78.54%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.975|   -1.975|-3179.914|-3242.120|    78.54%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.975|   -1.975|-3179.759|-3241.965|    78.54%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.975|   -1.975|-3179.739|-3241.948|    78.55%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.975|   -1.975|-3179.686|-3241.912|    78.55%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.975|   -1.975|-3179.600|-3241.826|    78.55%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.975|   -1.975|-3179.479|-3241.723|    78.55%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.975|   -1.975|-3179.435|-3241.678|    78.55%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.975|   -1.975|-3179.425|-3241.671|    78.55%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.975|   -1.975|-3179.424|-3241.670|    78.55%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.975|   -1.975|-3179.351|-3241.597|    78.55%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.975|   -1.975|-3178.046|-3240.292|    78.56%|   0:00:02.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_0_/D                                       |
|  -1.975|   -1.975|-3176.348|-3238.594|    78.56%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_0_/D                                       |
|  -1.975|   -1.975|-3176.071|-3238.317|    78.56%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_0_/D                                       |
|  -1.975|   -1.975|-3174.076|-3236.340|    78.56%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_0_/D                                       |
|  -1.975|   -1.975|-3173.013|-3235.295|    78.56%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_0_/D                                        |
|  -1.975|   -1.975|-3171.842|-3234.142|    78.56%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_0_/D                                       |
|  -1.975|   -1.975|-3170.633|-3233.154|    78.56%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_0_/D                                       |
|  -1.975|   -1.975|-3170.175|-3232.710|    78.56%|   0:00:01.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_0_/D                                       |
|  -1.975|   -1.975|-3169.697|-3232.239|    78.56%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_0_/D                                       |
|  -1.975|   -1.975|-3169.632|-3232.173|    78.57%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_0_/D                                       |
|  -1.975|   -1.975|-3169.453|-3232.209|    78.57%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_0_/D                                       |
|  -1.975|   -1.975|-3169.415|-3232.170|    78.57%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_0_/D                                       |
|  -1.975|   -1.975|-3169.303|-3232.059|    78.57%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_0_/D                                       |
|  -1.975|   -1.975|-3169.284|-3232.040|    78.57%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_0_/D                                       |
|  -1.975|   -1.975|-3169.192|-3231.948|    78.57%|   0:00:01.0| 1883.6M|        NA|       NA| NA                                                 |
|  -1.975|   -1.975|-3169.192|-3231.948|    78.57%|   0:00:00.0| 1883.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:17:14 real=0:17:14 mem=1883.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:17:14 real=0:17:14 mem=1883.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.176|  -62.756|
|reg2reg   |-1.975|-3169.192|
|HEPG      |-1.975|-3169.192|
|All Paths |-1.975|-3231.948|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.975 TNS Slack -3231.948 Density 78.57
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:42:51.5/0:42:56.4 (1.0), mem = 1883.6M
(I,S,L,T): WC_VIEW: 156.659, 46.4622, 1.97545, 205.096
Reclaim Optimization WNS Slack -1.975  TNS Slack -3231.948 Density 78.57
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    78.57%|        -|  -1.975|-3231.948|   0:00:00.0| 1883.6M|
|    78.53%|       54|  -1.975|-3231.265|   0:00:04.0| 1883.6M|
|    78.00%|     1517|  -1.968|-3231.478|   0:00:18.0| 1883.6M|
|    78.00%|        2|  -1.968|-3231.478|   0:00:00.0| 1883.6M|
|    78.00%|        0|  -1.968|-3231.478|   0:00:01.0| 1883.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.968  TNS Slack -3231.478 Density 78.00
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 12 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:25.1) (real = 0:00:25.0) **
(I,S,L,T): WC_VIEW: 156.03, 45.9348, 1.95449, 203.919
*** AreaOpt [finish] : cpu/real = 0:00:25.3/0:00:25.3 (1.0), totSession cpu/real = 0:43:16.8/0:43:21.6 (1.0), mem = 1883.6M
End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:25, mem=1883.64M, totSessionCpu=0:43:17).
** GigaOpt Optimizer WNS Slack -1.968 TNS Slack -3231.478 Density 78.00
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.176|  -62.114|
|reg2reg   |-1.968|-3169.363|
|HEPG      |-1.968|-3169.363|
|All Paths |-1.968|-3231.478|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 12 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:17:41 real=0:17:39 mem=1883.6M) ***

(I,S,L,T): WC_VIEW: 156.03, 45.9348, 1.95449, 203.919
*** SetupOpt [finish] : cpu/real = 0:17:51.2/0:17:50.2 (1.0), totSession cpu/real = 0:43:18.0/0:43:22.8 (1.0), mem = 1848.6M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1838.93 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1838.93 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=44325  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 44321 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.939400e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 44309 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.41% V. EstWL: 1.101577e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer             (1-20)           (21-41)           (42-61)           (62-82)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       146( 0.16%)        22( 0.02%)        39( 0.04%)         8( 0.01%)   ( 0.24%) 
[NR-eGR]      M3  (3)        68( 0.08%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]      M4  (4)        23( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)        15( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M6  (6)         7( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              259( 0.04%)        22( 0.00%)        39( 0.01%)         8( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.11% V
[NR-eGR] Overflow after earlyGlobalRoute 0.10% H + 0.54% V
Early Global Route congestion estimation runtime: 1.30 seconds, mem = 1848.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 14.03, normalized total congestion hotspot area = 78.82 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:09.7, real=0:00:10.0)***
Iteration  7: Total net bbox = 8.905e+05 (4.04e+05 4.86e+05)
              Est.  stn bbox = 1.096e+06 (5.02e+05 5.93e+05)
              cpu = 0:01:10 real = 0:01:10 mem = 2168.5M
Iteration  8: Total net bbox = 9.111e+05 (4.13e+05 4.98e+05)
              Est.  stn bbox = 1.122e+06 (5.15e+05 6.07e+05)
              cpu = 0:01:31 real = 0:01:30 mem = 2136.9M
Iteration  9: Total net bbox = 9.220e+05 (4.17e+05 5.05e+05)
              Est.  stn bbox = 1.142e+06 (5.23e+05 6.19e+05)
              cpu = 0:02:41 real = 0:02:41 mem = 2139.8M
Iteration 10: Total net bbox = 9.427e+05 (4.32e+05 5.11e+05)
              Est.  stn bbox = 1.162e+06 (5.37e+05 6.25e+05)
              cpu = 0:01:06 real = 0:01:06 mem = 2145.2M
Iteration 11: Total net bbox = 9.514e+05 (4.36e+05 5.15e+05)
              Est.  stn bbox = 1.171e+06 (5.41e+05 6.29e+05)
              cpu = 0:00:29.3 real = 0:00:29.0 mem = 2147.0M
Move report: Timing Driven Placement moves 39318 insts, mean move: 14.04 um, max move: 198.90 um
	Max move on inst (FE_OFC4508_core_instance_array_out_22): (244.60, 322.20) --> (349.96, 228.66)

Finished Incremental Placement (cpu=0:07:26, real=0:07:25, mem=2143.7M)
*** Starting refinePlace (0:50:47 mem=2147.0M) ***
Total net bbox length = 9.726e+05 (4.576e+05 5.150e+05) (ext = 1.818e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 39318 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 39318 insts, mean move: 1.17 um, max move: 47.73 um
	Max move on inst (FE_OFC1377_DP_OP_1335J1_129_8403_n2110): (510.31, 164.81) --> (463.60, 163.80)
	Runtime: CPU: 0:00:07.0 REAL: 0:00:07.0 MEM: 2147.0MB
Summary Report:
Instances move: 39318 (out of 39318 movable)
Instances flipped: 0
Mean displacement: 1.17 um
Max displacement: 47.73 um (Instance: FE_OFC1377_DP_OP_1335J1_129_8403_n2110) (510.314, 164.811) -> (463.6, 163.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 9.300e+05 (4.122e+05 5.178e+05) (ext = 1.776e+04)
Runtime: CPU: 0:00:07.1 REAL: 0:00:07.0 MEM: 2147.0MB
*** Finished refinePlace (0:50:54 mem=2147.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2146.96 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2146.96 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=44325  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 44325 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.777400e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 44313 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.096958e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.10 seconds, mem = 2147.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 164972
[NR-eGR]     M2  (2V) length: 3.694259e+05um, number of vias: 246018
[NR-eGR]     M3  (3H) length: 4.143342e+05um, number of vias: 17598
[NR-eGR]     M4  (4V) length: 2.102598e+05um, number of vias: 4872
[NR-eGR]     M5  (5H) length: 8.924000e+04um, number of vias: 1124
[NR-eGR]     M6  (6V) length: 4.153780e+04um, number of vias: 119
[NR-eGR]     M7  (7H) length: 5.368000e+02um, number of vias: 157
[NR-eGR]     M8  (8V) length: 2.798800e+03um, number of vias: 0
[NR-eGR] Total length: 1.128133e+06um, number of vias: 434860
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.916730e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.25 seconds, mem = 2033.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:07:38, real=0:07:37)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2029.7M)
Extraction called for design 'fullchip' of instances=39318 and nets=44337 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2029.746M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:41:54, real = 0:41:51, mem = 1418.1M, totSessionCpu=0:51:00 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1827.81)
Total number of fetched objects 44325
End delay calculation. (MEM=1906.1 CPU=0:00:08.5 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1906.1 CPU=0:00:11.2 REAL=0:00:11.0)
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:51:18.5/0:51:22.5 (1.0), mem = 1906.1M
(I,S,L,T): WC_VIEW: 156.096, 47.0286, 1.95449, 205.079
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    31|    67|    -0.17|    14|    14|    -0.00|     0|     0|     0|     0|    -2.19| -3499.91|       0|       0|       0|  78.00|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.19| -3490.66|       2|       0|      29|  78.01| 0:00:01.0|  1928.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.19| -3490.66|       0|       0|       0|  78.01| 0:00:00.0|  1928.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 12 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=1928.4M) ***

*** Starting refinePlace (0:51:29 mem=1944.4M) ***
Total net bbox length = 9.300e+05 (4.122e+05 5.178e+05) (ext = 1.776e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 39320 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 35 insts, mean move: 1.33 um, max move: 5.00 um
	Max move on inst (FE_OFC4474_n8077): (303.80, 430.20) --> (300.60, 432.00)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1944.4MB
Summary Report:
Instances move: 35 (out of 39320 movable)
Instances flipped: 0
Mean displacement: 1.33 um
Max displacement: 5.00 um (Instance: FE_OFC4474_n8077) (303.8, 430.2) -> (300.6, 432)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 9.300e+05 (4.122e+05 5.178e+05) (ext = 1.776e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1944.4MB
*** Finished refinePlace (0:51:30 mem=1944.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1944.4M)


Density : 0.7801
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.5 real=0:00:03.0 mem=1944.4M) ***
(I,S,L,T): WC_VIEW: 156.096, 47.0346, 1.95504, 205.086
*** DrvOpt [finish] : cpu/real = 0:00:12.6/0:00:12.5 (1.0), totSession cpu/real = 0:51:31.1/0:51:35.1 (1.0), mem = 1909.3M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1841.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=1841.3M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=1851.3M
** Profile ** DRVs :  cpu=0:00:01.3, mem=1851.3M

------------------------------------------------------------
     Summary (cpu=0.21min real=0.20min mem=1841.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.188  | -2.188  | -0.145  |
|           TNS (ns):| -3490.7 | -3446.4 | -44.290 |
|    Violating Paths:|  4844   |  2514   |  2330   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.010%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1851.3M
**optDesign ... cpu = 0:42:28, real = 0:42:25, mem = 1481.0M, totSessionCpu=0:51:33 **
*** Timing NOT met, worst failing slack is -2.188
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:51:33.8/0:51:37.8 (1.0), mem = 1841.3M
(I,S,L,T): WC_VIEW: 156.096, 47.0346, 1.95504, 205.086
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.188 TNS Slack -3490.657 Density 78.01
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.145|  -44.292|
|reg2reg   |-2.188|-3446.365|
|HEPG      |-2.188|-3446.365|
|All Paths |-2.188|-3490.657|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.188|   -2.188|-3446.365|-3490.657|    78.01%|   0:00:00.0| 1876.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.151|   -2.151|-3436.817|-3481.109|    78.01%|   0:00:01.0| 1914.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.132|   -2.132|-3433.589|-3477.881|    78.01%|   0:00:00.0| 1914.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -2.110|   -2.110|-3431.456|-3475.748|    78.01%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -2.098|   -2.098|-3424.745|-3469.037|    78.02%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -2.084|   -2.084|-3420.000|-3464.292|    78.02%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -2.074|   -2.074|-3416.832|-3461.124|    78.02%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -2.066|   -2.066|-3406.569|-3450.861|    78.02%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -2.058|   -2.058|-3403.232|-3447.524|    78.02%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -2.049|   -2.049|-3400.951|-3445.243|    78.03%|   0:00:04.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -2.042|   -2.042|-3397.797|-3442.089|    78.03%|   0:00:04.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -2.037|   -2.037|-3395.530|-3439.822|    78.03%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -2.033|   -2.033|-3393.240|-3437.532|    78.03%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -2.025|   -2.025|-3384.100|-3428.430|    78.04%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -2.018|   -2.018|-3379.242|-3423.571|    78.04%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -2.015|   -2.015|-3374.632|-3418.961|    78.05%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -2.010|   -2.010|-3373.378|-3417.707|    78.05%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -2.008|   -2.008|-3368.748|-3413.078|    78.05%|   0:00:04.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -2.008|   -2.008|-3368.121|-3412.450|    78.06%|   0:00:03.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -2.001|   -2.001|-3366.481|-3410.811|    78.06%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.998|   -1.998|-3364.121|-3408.450|    78.07%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.994|   -1.994|-3361.221|-3405.551|    78.07%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.994|   -1.994|-3359.994|-3404.323|    78.07%|   0:00:03.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.987|   -1.987|-3358.300|-3402.629|    78.08%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.982|   -1.982|-3352.557|-3396.887|    78.08%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.982|   -1.982|-3346.392|-3390.721|    78.09%|   0:00:10.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.981|   -1.981|-3344.419|-3388.748|    78.09%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.981|   -1.981|-3342.853|-3387.182|    78.09%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.981|   -1.981|-3339.616|-3383.945|    78.10%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.975|   -1.975|-3338.258|-3382.587|    78.11%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.971|   -1.971|-3334.514|-3378.844|    78.11%|   0:00:07.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.967|   -1.967|-3327.262|-3371.592|    78.12%|   0:00:09.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.967|   -1.967|-3326.105|-3370.435|    78.13%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.967|   -1.967|-3324.102|-3368.432|    78.13%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.962|   -1.962|-3322.480|-3366.809|    78.13%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.960|   -1.960|-3319.508|-3363.842|    78.13%|   0:00:08.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.960|   -1.960|-3318.826|-3363.159|    78.13%|   0:00:11.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.959|   -1.959|-3318.050|-3362.400|    78.13%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.959|   -1.959|-3316.925|-3361.276|    78.13%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.955|   -1.955|-3312.874|-3357.224|    78.15%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.955|   -1.955|-3308.114|-3352.464|    78.16%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.955|   -1.955|-3306.754|-3351.104|    78.16%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.947|   -1.947|-3305.063|-3349.413|    78.17%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.947|   -1.947|-3303.842|-3348.192|    78.17%|   0:00:21.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.946|   -1.946|-3303.412|-3347.762|    78.17%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.939|   -1.939|-3302.682|-3347.032|    78.19%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.935|   -1.935|-3296.840|-3341.190|    78.20%|   0:00:04.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.927|   -1.927|-3292.056|-3336.407|    78.20%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.926|   -1.926|-3283.781|-3328.132|    78.21%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.926|   -1.926|-3282.255|-3326.606|    78.21%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.926|   -1.926|-3281.731|-3326.081|    78.21%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.918|   -1.918|-3279.064|-3323.414|    78.22%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.918|   -1.918|-3271.931|-3316.281|    78.23%|   0:00:07.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.913|   -1.913|-3270.122|-3314.472|    78.23%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.912|   -1.912|-3262.385|-3306.735|    78.24%|   0:00:04.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.911|   -1.911|-3261.764|-3306.114|    78.24%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.911|   -1.911|-3261.257|-3305.607|    78.24%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.907|   -1.907|-3260.619|-3304.969|    78.24%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.908|   -1.908|-3258.073|-3302.424|    78.25%|   0:00:03.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.908|   -1.908|-3257.950|-3302.300|    78.25%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.902|   -1.902|-3253.090|-3297.440|    78.26%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.900|   -1.900|-3249.390|-3293.740|    78.26%|   0:00:08.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.900|   -1.900|-3247.392|-3291.742|    78.27%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.896|   -1.896|-3245.342|-3289.692|    78.28%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.895|   -1.895|-3243.352|-3287.702|    78.29%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.895|   -1.895|-3243.101|-3287.451|    78.29%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.893|   -1.893|-3242.268|-3286.618|    78.30%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.893|   -1.893|-3237.612|-3281.962|    78.30%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.888|   -1.888|-3236.413|-3280.763|    78.31%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.888|   -1.888|-3234.669|-3279.024|    78.32%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.888|   -1.888|-3234.566|-3278.921|    78.32%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.885|   -1.885|-3231.275|-3275.630|    78.33%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.885|   -1.885|-3229.649|-3274.004|    78.33%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.878|   -1.878|-3227.202|-3271.557|    78.34%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.877|   -1.877|-3224.965|-3269.320|    78.35%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.877|   -1.877|-3224.331|-3268.686|    78.35%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.872|   -1.872|-3223.998|-3268.372|    78.36%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.871|   -1.871|-3220.944|-3265.318|    78.37%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.871|   -1.871|-3220.535|-3264.909|    78.37%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.868|   -1.868|-3218.316|-3262.690|    78.40%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.864|   -1.864|-3214.737|-3259.111|    78.40%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.864|   -1.864|-3210.350|-3254.741|    78.40%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.864|   -1.864|-3209.034|-3253.425|    78.40%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.862|   -1.862|-3208.414|-3252.805|    78.41%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -1.862|   -1.862|-3208.186|-3252.577|    78.41%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.862|   -1.862|-3207.824|-3252.215|    78.41%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.859|   -1.859|-3207.037|-3251.427|    78.42%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.859|   -1.859|-3205.042|-3249.453|    78.42%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.859|   -1.859|-3204.743|-3249.154|    78.42%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.856|   -1.856|-3203.668|-3248.079|    78.42%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.856|   -1.856|-3203.483|-3247.894|    78.42%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.850|   -1.850|-3202.607|-3247.018|    78.42%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.850|   -1.850|-3200.441|-3244.852|    78.42%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.850|   -1.850|-3199.961|-3244.372|    78.43%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.848|   -1.848|-3199.937|-3244.348|    78.44%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.847|   -1.847|-3199.647|-3244.058|    78.44%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.847|   -1.847|-3199.588|-3243.999|    78.44%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.841|   -1.841|-3197.978|-3242.388|    78.45%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.841|   -1.841|-3194.801|-3239.212|    78.45%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.839|   -1.839|-3193.640|-3238.050|    78.45%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.837|   -1.837|-3193.018|-3237.429|    78.46%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.832|   -1.832|-3190.628|-3235.039|    78.46%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.829|   -1.829|-3189.205|-3233.615|    78.46%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.825|   -1.825|-3188.040|-3232.451|    78.47%|   0:00:11.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.824|   -1.824|-3184.700|-3229.128|    78.47%|   0:00:09.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.824|   -1.824|-3182.974|-3227.402|    78.47%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.816|   -1.816|-3182.006|-3226.434|    78.49%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.816|   -1.816|-3176.837|-3221.321|    78.50%|   0:00:08.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.816|   -1.816|-3176.616|-3221.100|    78.50%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.812|   -1.812|-3176.266|-3220.750|    78.51%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.812|   -1.812|-3172.936|-3217.420|    78.51%|   0:00:14.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.812|   -1.812|-3170.664|-3215.148|    78.52%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.807|   -1.807|-3168.543|-3213.027|    78.53%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.802|   -1.802|-3165.861|-3210.344|    78.53%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.799|   -1.799|-3162.373|-3206.857|    78.54%|   0:00:10.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.799|   -1.799|-3161.698|-3206.182|    78.54%|   0:00:07.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.799|   -1.799|-3161.685|-3206.169|    78.54%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.795|   -1.795|-3160.853|-3205.337|    78.55%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.791|   -1.791|-3157.990|-3202.473|    78.56%|   0:00:08.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.791|   -1.791|-3154.103|-3198.586|    78.57%|   0:00:12.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.791|   -1.791|-3153.819|-3198.303|    78.57%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.784|   -1.784|-3148.562|-3193.045|    78.59%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.784|   -1.784|-3144.110|-3188.613|    78.60%|   0:00:15.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.783|   -1.783|-3143.264|-3187.768|    78.60%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.783|   -1.783|-3143.063|-3187.566|    78.60%|   0:00:03.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.783|   -1.783|-3142.720|-3187.223|    78.61%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.783|   -1.783|-3142.694|-3187.198|    78.61%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.780|   -1.780|-3141.283|-3185.787|    78.62%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.780|   -1.780|-3139.869|-3184.392|    78.63%|   0:00:03.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.780|   -1.780|-3139.612|-3184.135|    78.63%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.775|   -1.775|-3137.245|-3181.768|    78.64%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.771|   -1.771|-3136.457|-3181.037|    78.66%|   0:00:11.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.768|   -1.768|-3139.442|-3184.023|    78.67%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.764|   -1.764|-3138.183|-3182.764|    78.67%|   0:00:06.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.763|   -1.763|-3133.375|-3177.955|    78.68%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.761|   -1.761|-3133.141|-3177.721|    78.68%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.759|   -1.759|-3132.879|-3177.459|    78.68%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.757|   -1.757|-3131.670|-3176.249|    78.69%|   0:00:21.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.753|   -1.753|-3134.208|-3178.804|    78.70%|   0:00:03.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.755|   -1.755|-3134.135|-3178.731|    78.71%|   0:00:07.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.751|   -1.751|-3133.913|-3178.509|    78.71%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.751|   -1.751|-3133.714|-3178.310|    78.71%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.750|   -1.750|-3134.219|-3178.815|    78.71%|   0:00:01.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.745|   -1.745|-3131.729|-3176.326|    78.73%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.741|   -1.741|-3131.689|-3176.285|    78.74%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.738|   -1.738|-3130.505|-3175.101|    78.74%|   0:00:11.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.734|   -1.734|-3129.790|-3174.386|    78.74%|   0:00:03.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.729|   -1.729|-3125.764|-3170.363|    78.74%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.728|   -1.728|-3125.205|-3169.821|    78.75%|   0:00:03.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.725|   -1.725|-3124.904|-3169.520|    78.75%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.721|   -1.721|-3125.244|-3169.859|    78.75%|   0:00:03.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.716|   -1.716|-3123.830|-3168.445|    78.75%|   0:00:07.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.713|   -1.713|-3121.043|-3165.658|    78.76%|   0:00:02.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.712|   -1.712|-3120.865|-3165.481|    78.77%|   0:00:08.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.709|   -1.709|-3119.081|-3163.712|    78.79%|   0:00:07.0| 1922.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -1.706|   -1.706|-3117.822|-3162.457|    78.79%|   0:00:08.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -1.703|   -1.703|-3116.311|-3160.946|    78.79%|   0:00:02.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.699|   -1.699|-3112.974|-3157.609|    78.80%|   0:00:02.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.695|   -1.695|-3111.264|-3155.898|    78.81%|   0:00:02.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.694|   -1.694|-3109.651|-3154.286|    78.81%|   0:00:04.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -1.690|   -1.690|-3108.810|-3153.445|    78.82%|   0:00:06.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.685|   -1.685|-3106.274|-3150.909|    78.82%|   0:00:02.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.683|   -1.683|-3104.688|-3149.323|    78.82%|   0:00:07.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.681|   -1.681|-3103.569|-3148.204|    78.83%|   0:00:02.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.679|   -1.679|-3102.098|-3146.733|    78.83%|   0:00:04.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.676|   -1.676|-3099.979|-3144.613|    78.83%|   0:00:08.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -1.673|   -1.673|-3098.536|-3143.171|    78.83%|   0:00:04.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -1.670|   -1.670|-3097.546|-3142.182|    78.83%|   0:00:03.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.668|   -1.668|-3092.278|-3136.915|    78.84%|   0:00:03.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.663|   -1.663|-3091.594|-3136.230|    78.84%|   0:00:02.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.660|   -1.660|-3088.612|-3133.248|    78.84%|   0:00:07.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.658|   -1.658|-3086.156|-3130.811|    78.85%|   0:00:05.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.657|   -1.657|-3086.007|-3130.661|    78.85%|   0:00:14.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.655|   -1.655|-3085.454|-3130.124|    78.85%|   0:00:07.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.651|   -1.651|-3084.596|-3129.266|    78.86%|   0:00:05.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.650|   -1.650|-3082.796|-3127.466|    78.86%|   0:00:13.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.649|   -1.649|-3081.640|-3126.310|    78.86%|   0:00:07.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.648|   -1.648|-3080.630|-3125.300|    78.86%|   0:00:11.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -1.647|   -1.647|-3078.890|-3123.562|    78.87%|   0:00:09.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.645|   -1.645|-3078.480|-3123.153|    78.87%|   0:00:05.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.644|   -1.644|-3077.223|-3121.895|    78.87%|   0:00:10.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.642|   -1.642|-3075.451|-3120.140|    78.88%|   0:00:11.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.641|   -1.641|-3075.177|-3119.865|    78.88%|   0:00:07.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.640|   -1.640|-3072.192|-3116.898|    78.89%|   0:00:10.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.639|   -1.639|-3069.730|-3114.436|    78.90%|   0:00:16.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.639|   -1.639|-3069.652|-3114.358|    78.90%|   0:00:01.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.637|   -1.637|-3065.755|-3110.461|    78.95%|   0:00:02.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.633|   -1.633|-3064.099|-3108.812|    78.95%|   0:00:01.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.631|   -1.631|-3064.048|-3108.788|    78.97%|   0:00:23.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.630|   -1.630|-3062.236|-3106.976|    78.97%|   0:00:10.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.628|   -1.628|-3060.779|-3105.521|    78.97%|   0:00:10.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.627|   -1.627|-3059.690|-3104.432|    78.97%|   0:00:04.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -1.626|   -1.626|-3058.950|-3103.704|    78.98%|   0:00:06.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.625|   -1.625|-3057.304|-3102.058|    78.98%|   0:00:06.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.624|   -1.624|-3056.331|-3101.085|    78.98%|   0:00:02.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.623|   -1.623|-3055.292|-3100.046|    78.98%|   0:00:08.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.622|   -1.622|-3054.888|-3099.643|    78.99%|   0:00:03.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.620|   -1.620|-3052.835|-3097.592|    78.99%|   0:00:13.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.619|   -1.619|-3051.844|-3096.608|    78.99%|   0:00:13.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.617|   -1.617|-3051.102|-3095.866|    78.99%|   0:00:06.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.616|   -1.616|-3049.850|-3094.614|    78.99%|   0:00:09.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.615|   -1.615|-3048.655|-3093.419|    79.00%|   0:00:06.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.614|   -1.614|-3045.506|-3090.270|    79.01%|   0:00:42.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.613|   -1.613|-3044.667|-3089.430|    79.02%|   0:00:18.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.612|   -1.612|-3042.688|-3087.452|    79.02%|   0:00:23.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.611|   -1.611|-3041.085|-3085.849|    79.02%|   0:00:12.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.610|   -1.610|-3040.761|-3085.528|    79.02%|   0:00:08.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.608|   -1.608|-3038.428|-3083.195|    79.03%|   0:00:19.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.609|   -1.609|-3036.829|-3081.596|    79.03%|   0:00:30.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.607|   -1.607|-3036.407|-3081.174|    79.03%|   0:00:00.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.606|   -1.606|-3035.787|-3080.571|    79.03%|   0:00:08.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.605|   -1.605|-3034.072|-3078.874|    79.04%|   0:00:26.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.605|   -1.605|-3032.938|-3077.741|    79.05%|   0:00:20.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.605|   -1.605|-3032.581|-3077.383|    79.05%|   0:00:04.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.602|   -1.602|-3027.805|-3072.607|    79.12%|   0:00:05.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.601|   -1.601|-3027.401|-3072.223|    79.13%|   0:00:07.0| 1932.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.600|   -1.600|-3025.629|-3070.451|    79.13%|   0:00:06.0| 1933.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.598|   -1.598|-3024.697|-3069.536|    79.13%|   0:00:11.0| 1933.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.597|   -1.597|-3023.636|-3068.492|    79.14%|   0:00:14.0| 1934.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.596|   -1.596|-3022.911|-3067.767|    79.15%|   0:00:19.0| 1937.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.595|   -1.595|-3020.880|-3065.739|    79.16%|   0:00:27.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.594|   -1.594|-3019.463|-3064.341|    79.16%|   0:00:16.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.594|   -1.594|-3019.156|-3064.036|    79.17%|   0:00:14.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.594|   -1.594|-3018.833|-3063.712|    79.17%|   0:00:00.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.591|   -1.591|-3015.814|-3060.694|    79.23%|   0:00:05.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.591|   -1.591|-3015.088|-3059.968|    79.23%|   0:00:08.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.591|   -1.591|-3015.082|-3059.961|    79.23%|   0:00:01.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.589|   -1.589|-3013.254|-3058.134|    79.25%|   0:00:01.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.587|   -1.587|-3011.635|-3056.532|    79.26%|   0:00:02.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.586|   -1.586|-3010.010|-3054.907|    79.27%|   0:00:11.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.586|   -1.586|-3009.471|-3054.392|    79.28%|   0:00:25.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.586|   -1.586|-3009.161|-3054.083|    79.28%|   0:00:03.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.583|   -1.583|-3005.374|-3050.295|    79.33%|   0:00:04.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.583|   -1.583|-3003.838|-3048.762|    79.33%|   0:00:24.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.583|   -1.583|-3002.931|-3047.855|    79.33%|   0:00:02.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.582|   -1.582|-3001.955|-3046.895|    79.38%|   0:00:03.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.581|   -1.581|-3000.800|-3045.742|    79.39%|   0:00:10.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.579|   -1.579|-3000.727|-3045.687|    79.39%|   0:00:27.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.579|   -1.579|-3000.454|-3045.414|    79.40%|   0:00:14.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.579|   -1.579|-2999.669|-3044.629|    79.40%|   0:00:02.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.579|   -1.579|-2996.985|-3041.945|    79.45%|   0:00:04.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.578|   -1.578|-2996.383|-3041.343|    79.46%|   0:00:02.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.577|   -1.577|-2995.157|-3040.135|    79.46%|   0:00:10.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.577|   -1.577|-2994.200|-3039.194|    79.47%|   0:00:18.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.577|   -1.577|-2994.161|-3039.156|    79.47%|   0:00:00.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.576|   -1.576|-2992.995|-3037.990|    79.51%|   0:00:04.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.576|   -1.576|-2990.915|-3035.910|    79.53%|   0:00:05.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.577|   -1.577|-2988.132|-3033.222|    79.56%|   0:00:05.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.577|   -1.577|-2988.321|-3033.470|    79.61%|   0:00:06.0| 1941.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:20:37 real=0:20:35 mem=1941.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.145|   -1.577| -45.149|-3033.470|    79.61%|   0:00:01.0| 1941.6M|   WC_VIEW|  default| core_instance_qmem_instance_Q_reg_115_/D           |
|  -0.068|   -1.577| -38.263|-3026.583|    79.61%|   0:00:00.0| 1941.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_124_/D       |
|  -0.058|   -1.577| -37.478|-3025.799|    79.61%|   0:00:00.0| 2001.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_112_/D       |
|  -0.052|   -1.577| -23.648|-3011.969|    79.61%|   0:00:01.0| 2001.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_118_/D       |
|  -0.044|   -1.577| -13.726|-3002.047|    79.62%|   0:00:00.0| 2001.8M|   WC_VIEW|  default| core_instance_qmem_instance_Q_reg_75_/D            |
|  -0.043|   -1.577| -10.235|-2998.556|    79.62%|   0:00:01.0| 2020.9M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_149_/D       |
|  -0.040|   -1.577| -10.355|-2998.676|    79.62%|   0:00:00.0| 2020.9M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_120_/D       |
|  -0.033|   -1.577|  -8.559|-2996.880|    79.62%|   0:00:01.0| 2078.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_103_/D       |
|  -0.033|   -1.577|  -3.467|-2991.788|    79.63%|   0:00:01.0| 2078.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_103_/D       |
|  -0.026|   -1.577|  -3.441|-2991.762|    79.64%|   0:00:00.0| 2078.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_41_/D        |
|  -0.023|   -1.577|  -2.583|-2990.904|    79.64%|   0:00:01.0| 2078.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_100_/D       |
|  -0.015|   -1.577|  -2.137|-2990.458|    79.65%|   0:00:00.0| 2078.2M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_60_/E                           |
|  -0.007|   -1.577|  -0.339|-2988.661|    79.65%|   0:00:01.0| 2078.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory9_reg_109_/E |
|  -0.006|   -1.577|  -0.015|-2988.336|    79.66%|   0:00:00.0| 2078.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_8_/D         |
|  -0.001|   -1.577|  -0.001|-2988.322|    79.66%|   0:00:00.0| 2078.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_145_/D       |
|   0.002|   -1.577|   0.000|-2988.322|    79.67%|   0:00:01.0| 2078.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_48_/D        |
|   0.009|   -1.577|   0.000|-2988.322|    79.67%|   0:00:00.0| 2078.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory1_reg_111_/E |
|   0.014|   -1.577|   0.000|-2988.322|    79.68%|   0:00:01.0| 2078.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_3_/D         |
|   0.015|   -1.577|   0.000|-2988.322|    79.68%|   0:00:00.0| 2078.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_13_/D        |
|   0.015|   -1.577|   0.000|-2988.322|    79.68%|   0:00:00.0| 2078.2M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_13_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.1 real=0:00:09.0 mem=2078.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:20:46 real=0:20:45 mem=2078.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.015|    0.000|
|reg2reg   |-1.577|-2988.322|
|HEPG      |-1.577|-2988.322|
|All Paths |-1.577|-2988.322|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.577 TNS Slack -2988.322 Density 79.68
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:12:30.6/1:12:33.3 (1.0), mem = 2078.2M
(I,S,L,T): WC_VIEW: 159.111, 50.1179, 2.02486, 211.254
Reclaim Optimization WNS Slack -1.577  TNS Slack -2988.322 Density 79.68
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    79.68%|        -|  -1.577|-2988.322|   0:00:00.0| 2078.2M|
|    79.60%|      141|  -1.577|-2988.161|   0:00:05.0| 2078.2M|
|    79.31%|      974|  -1.577|-2987.278|   0:00:15.0| 2078.2M|
|    79.31%|        6|  -1.577|-2987.278|   0:00:00.0| 2078.2M|
|    79.31%|        0|  -1.577|-2987.278|   0:00:01.0| 2078.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.577  TNS Slack -2987.278 Density 79.31
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 175 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:23.4) (real = 0:00:23.0) **
(I,S,L,T): WC_VIEW: 158.606, 49.7597, 2.00831, 210.374
*** AreaOpt [finish] : cpu/real = 0:00:23.6/0:00:23.6 (1.0), totSession cpu/real = 1:12:54.2/1:12:56.9 (1.0), mem = 2078.2M
End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:23, mem=1953.15M, totSessionCpu=1:12:54).
*** Starting refinePlace (1:12:55 mem=1953.2M) ***
Total net bbox length = 9.369e+05 (4.164e+05 5.205e+05) (ext = 1.776e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 40420 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 2812 insts, mean move: 6.98 um, max move: 62.80 um
	Max move on inst (FE_OCPC6386_core_instance_array_out_82): (340.80, 379.80) --> (355.00, 331.20)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 2109.7MB
Move report: Detail placement moves 8701 insts, mean move: 0.70 um, max move: 8.20 um
	Max move on inst (FE_RC_5383_0): (421.80, 253.80) --> (428.20, 255.60)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2109.7MB
Summary Report:
Instances move: 10112 (out of 40420 movable)
Instances flipped: 21
Mean displacement: 2.49 um
Max displacement: 62.80 um (Instance: FE_OCPC6386_core_instance_array_out_82) (340.8, 379.8) -> (355, 331.2)
	Length: 16 sites, height: 1 rows, site name: core, cell type: BUFFD8
Total net bbox length = 9.457e+05 (4.230e+05 5.227e+05) (ext = 1.776e+04)
Runtime: CPU: 0:00:06.1 REAL: 0:00:06.0 MEM: 2109.7MB
*** Finished refinePlace (1:13:01 mem=2109.7M) ***
Finished re-routing un-routed nets (0:00:00.1 2109.7M)


Density : 0.7931
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:09.2 real=0:00:09.0 mem=2109.7M) ***
** GigaOpt Optimizer WNS Slack -1.621 TNS Slack -3011.215 Density 79.31
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.008|    0.000|
|reg2reg   |-1.621|-3011.215|
|HEPG      |-1.621|-3011.215|
|All Paths |-1.621|-3011.215|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.621|   -1.621|-3011.215|-3011.215|    79.31%|   0:00:00.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.611|   -1.611|-3009.441|-3009.441|    79.31%|   0:00:02.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.603|   -1.603|-3003.294|-3003.294|    79.31%|   0:00:00.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.595|   -1.595|-3000.258|-3000.258|    79.31%|   0:00:01.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.594|   -1.594|-2999.805|-2999.805|    79.31%|   0:00:28.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.590|   -1.590|-2998.834|-2998.834|    79.32%|   0:00:10.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.590|   -1.590|-2998.564|-2998.564|    79.32%|   0:00:17.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.590|   -1.590|-2998.190|-2998.190|    79.32%|   0:00:00.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.587|   -1.587|-2998.136|-2998.136|    79.32%|   0:00:00.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.587|   -1.587|-2996.234|-2996.234|    79.32%|   0:00:15.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.583|   -1.583|-2995.747|-2995.747|    79.33%|   0:00:03.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.579|   -1.579|-2994.396|-2994.396|    79.33%|   0:00:13.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.579|   -1.579|-2993.288|-2993.288|    79.34%|   0:00:58.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.579|   -1.579|-2992.978|-2992.978|    79.34%|   0:00:00.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.574|   -1.574|-2991.469|-2991.469|    79.37%|   0:00:04.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.572|   -1.572|-2988.059|-2988.059|    79.38%|   0:02:35.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.573|   -1.573|-2985.483|-2985.483|    79.39%|   0:01:14.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.573|   -1.573|-2985.184|-2985.184|    79.39%|   0:00:07.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.569|   -1.569|-2982.215|-2982.215|    79.48%|   0:00:06.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.569|   -1.569|-2980.969|-2980.969|    79.49%|   0:00:02.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.567|   -1.567|-2979.634|-2979.634|    79.51%|   0:00:01.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.563|   -1.563|-2977.635|-2977.635|    79.52%|   0:00:07.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.564|   -1.564|-2976.469|-2976.469|    79.54%|   0:00:48.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.563|   -1.563|-2975.902|-2975.902|    79.54%|   0:00:00.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.562|   -1.562|-2972.492|-2972.492|    79.62%|   0:00:07.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.562|   -1.562|-2972.157|-2972.157|    79.63%|   0:00:04.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.560|   -1.560|-2969.638|-2969.638|    79.70%|   0:00:07.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.560|   -1.560|-2967.601|-2967.601|    79.71%|   0:00:04.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.560|   -1.560|-2967.068|-2967.068|    79.71%|   0:00:00.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.557|   -1.557|-2965.188|-2965.188|    79.76%|   0:00:03.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.557|   -1.557|-2962.800|-2962.800|    79.77%|   0:00:19.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.557|   -1.557|-2962.250|-2962.250|    79.78%|   0:00:00.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.554|   -1.554|-2961.509|-2961.509|    79.85%|   0:00:10.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.554|   -1.554|-2959.552|-2959.552|    79.86%|   0:00:22.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.554|   -1.554|-2959.295|-2959.295|    79.86%|   0:00:01.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.554|   -1.554|-2958.556|-2958.556|    79.93%|   0:00:10.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.553|   -1.553|-2957.094|-2957.094|    79.95%|   0:00:02.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.553|   -1.553|-2955.156|-2955.156|    79.96%|   0:00:13.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.553|   -1.553|-2954.938|-2954.938|    79.96%|   0:00:05.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.553|   -1.553|-2953.006|-2953.006|    80.06%|   0:00:06.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.553|   -1.553|-2952.259|-2952.259|    80.09%|   0:00:03.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.551|   -1.551|-2951.232|-2951.232|    80.10%|   0:00:01.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.551|   -1.551|-2950.437|-2950.437|    80.11%|   0:00:07.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.547|   -1.547|-2947.827|-2947.827|    80.15%|   0:00:05.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.547|   -1.547|-2946.517|-2946.517|    80.18%|   0:00:41.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.547|   -1.547|-2945.900|-2945.900|    80.18%|   0:00:01.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.542|   -1.542|-2939.847|-2939.847|    80.38%|   0:00:18.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.542|   -1.542|-2938.908|-2938.908|    80.40%|   0:00:04.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.542|   -1.542|-2938.857|-2938.857|    80.40%|   0:00:00.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.541|   -1.541|-2938.906|-2938.906|    80.49%|   0:00:24.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.541|   -1.541|-2938.684|-2938.684|    80.49%|   0:00:01.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.539|   -1.539|-2937.544|-2937.544|    80.53%|   0:00:05.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.539|   -1.539|-2937.074|-2937.074|    80.53%|   0:00:01.0| 2109.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.538|   -1.538|-2936.394|-2936.394|    80.58%|   0:00:10.0| 2106.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.538|   -1.538|-2935.949|-2935.949|    80.59%|   0:00:01.0| 2106.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.537|   -1.537|-2934.579|-2934.579|    80.62%|   0:00:03.0| 2106.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.537|   -1.537|-2934.366|-2934.366|    80.62%|   0:00:01.0| 2106.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.535|   -1.535|-2933.134|-2933.134|    80.64%|   0:00:07.0| 2102.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.535|   -1.535|-2932.707|-2932.707|    80.65%|   0:00:01.0| 2102.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.534|   -1.534|-2930.911|-2930.911|    80.65%|   0:00:03.0| 2102.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.534|   -1.534|-2930.888|-2930.888|    80.66%|   0:00:01.0| 2102.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.533|   -1.533|-2928.183|-2928.183|    80.71%|   0:00:19.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.533|   -1.533|-2927.922|-2927.922|    80.72%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.531|   -1.531|-2927.053|-2927.053|    80.74%|   0:00:05.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.531|   -1.531|-2925.607|-2925.607|    80.74%|   0:00:20.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.527|   -1.527|-2922.917|-2922.917|    80.86%|   0:00:13.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.527|   -1.527|-2921.796|-2921.796|    80.87%|   0:00:55.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.527|   -1.527|-2921.412|-2921.412|    80.87%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.526|   -1.526|-2917.531|-2917.531|    81.00%|   0:00:12.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.526|   -1.526|-2916.713|-2916.713|    81.01%|   0:00:05.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.526|   -1.526|-2916.665|-2916.665|    81.01%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.526|   -1.526|-2916.653|-2916.653|    81.01%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.526|   -1.526|-2915.980|-2915.980|    81.05%|   0:00:06.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.525|   -1.525|-2914.927|-2914.927|    81.07%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.525|   -1.525|-2913.899|-2913.899|    81.07%|   0:00:13.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.525|   -1.525|-2913.120|-2913.120|    81.10%|   0:00:05.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.522|   -1.522|-2912.602|-2912.602|    81.14%|   0:00:03.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.522|   -1.522|-2912.166|-2912.166|    81.14%|   0:00:17.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.521|   -1.521|-2909.499|-2909.499|    81.24%|   0:00:09.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.521|   -1.521|-2908.803|-2908.803|    81.24%|   0:00:07.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.521|   -1.521|-2908.655|-2908.655|    81.24%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.519|   -1.519|-2908.137|-2908.137|    81.29%|   0:00:03.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.519|   -1.519|-2907.795|-2907.795|    81.30%|   0:00:04.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.519|   -1.519|-2907.598|-2907.598|    81.30%|   0:00:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.518|   -1.518|-2902.394|-2902.394|    81.38%|   0:00:06.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.518|   -1.518|-2901.627|-2901.627|    81.38%|   0:00:08.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.518|   -1.518|-2901.537|-2901.537|    81.38%|   0:00:02.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.515|   -1.515|-2899.998|-2899.998|    81.41%|   0:00:02.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.514|   -1.514|-2898.545|-2898.545|    81.42%|   0:00:35.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.514|   -1.514|-2896.912|-2896.912|    81.55%|   0:00:25.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.513|   -1.513|-2893.897|-2893.897|    81.65%|   0:00:10.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.513|   -1.513|-2893.189|-2893.189|    81.65%|   0:00:04.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.512|   -1.512|-2891.489|-2891.489|    81.67%|   0:00:01.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.509|   -1.509|-2890.721|-2890.721|    81.67%|   0:00:09.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.508|   -1.508|-2888.924|-2888.924|    81.68%|   0:00:56.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.507|   -1.507|-2887.806|-2887.806|    81.69%|   0:01:00.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.506|   -1.506|-2885.810|-2885.810|    81.69%|   0:00:38.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.505|   -1.505|-2884.933|-2884.933|    81.70%|   0:00:18.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.505|   -1.505|-2883.351|-2883.351|    81.70%|   0:00:44.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.505|   -1.505|-2882.334|-2882.334|    81.70%|   0:00:28.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.505|   -1.505|-2881.823|-2881.823|    81.71%|   0:00:05.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.503|   -1.503|-2879.689|-2879.689|    81.78%|   0:00:09.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.502|   -1.502|-2878.168|-2878.168|    81.78%|   0:00:02.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.500|   -1.500|-2877.459|-2877.459|    81.79%|   0:00:16.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.499|   -1.499|-2875.771|-2875.771|    81.79%|   0:00:17.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.498|   -1.498|-2875.182|-2875.182|    81.80%|   0:00:20.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.498|   -1.498|-2873.893|-2873.893|    81.81%|   0:00:30.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.497|   -1.497|-2873.498|-2873.498|    81.81%|   0:00:04.0| 2097.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.497|   -1.497|-2871.432|-2871.432|    81.82%|   0:00:48.0| 2089.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.497|   -1.497|-2870.807|-2870.807|    81.82%|   0:00:19.0| 2089.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.496|   -1.496|-2868.879|-2868.879|    81.93%|   0:00:14.0| 2089.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.495|   -1.495|-2868.302|-2868.302|    81.97%|   0:00:09.0| 2089.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.494|   -1.494|-2867.492|-2867.492|    81.97%|   0:00:21.0| 2089.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.494|   -1.494|-2867.488|-2867.488|    81.97%|   0:00:02.0| 2089.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.493|   -1.493|-2865.633|-2865.633|    82.03%|   0:00:04.0| 2089.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.493|   -1.493|-2864.666|-2864.666|    82.04%|   0:00:17.0| 2089.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.492|   -1.492|-2863.929|-2863.929|    82.14%|   0:00:06.0| 2089.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.491|   -1.491|-2863.046|-2863.046|    82.14%|   0:00:14.0| 2089.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.490|   -1.490|-2860.479|-2860.479|    82.25%|   0:00:34.0| 2089.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.490|   -1.490|-2859.436|-2859.436|    82.26%|   0:00:27.0| 2089.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.489|   -1.489|-2858.460|-2858.460|    82.31%|   0:00:05.0| 2089.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.489|   -1.489|-2856.928|-2856.928|    82.31%|   0:00:24.0| 2089.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.488|   -1.488|-2856.808|-2856.808|    82.31%|   0:00:00.0| 2089.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.488|   -1.488|-2856.277|-2856.277|    82.32%|   0:00:18.0| 2089.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.488|   -1.488|-2856.204|-2856.204|    82.32%|   0:00:03.0| 2089.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.487|   -1.487|-2855.164|-2855.164|    82.39%|   0:00:04.0| 2089.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.487|   -1.487|-2854.342|-2854.342|    82.39%|   0:00:20.0| 2108.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.487|   -1.487|-2854.307|-2854.307|    82.39%|   0:00:01.0| 2108.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.486|   -1.486|-2852.853|-2852.853|    82.46%|   0:00:06.0| 2108.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.485|   -1.485|-2851.674|-2851.674|    82.47%|   0:00:13.0| 2108.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.485|   -1.485|-2850.711|-2850.711|    82.47%|   0:00:13.0| 2108.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.484|   -1.484|-2848.961|-2848.961|    82.56%|   0:00:09.0| 2108.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.483|   -1.483|-2848.135|-2848.135|    82.56%|   0:00:11.0| 2108.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.483|   -1.483|-2846.135|-2846.135|    82.57%|   0:00:32.0| 2108.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.483|   -1.483|-2846.033|-2846.033|    82.57%|   0:00:01.0| 2108.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.482|   -1.482|-2845.553|-2845.553|    82.66%|   0:00:04.0| 2108.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.482|   -1.482|-2844.134|-2844.134|    82.66%|   0:00:37.0| 2108.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.481|   -1.481|-2843.275|-2843.275|    82.72%|   0:00:05.0| 2108.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.480|   -1.480|-2841.159|-2841.159|    82.72%|   0:00:23.0| 2108.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.480|   -1.480|-2841.138|-2841.138|    82.72%|   0:00:04.0| 2108.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.480|   -1.480|-2839.984|-2839.984|    82.81%|   0:00:06.0| 2108.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.479|   -1.479|-2839.476|-2839.476|    82.82%|   0:00:35.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.479|   -1.479|-2839.448|-2839.448|    82.83%|   0:00:18.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.480|   -1.480|-2839.369|-2839.369|    82.83%|   0:00:10.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.479|   -1.479|-2838.763|-2838.763|    82.84%|   0:00:01.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.479|   -1.479|-2837.225|-2837.225|    82.91%|   0:00:05.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.478|   -1.478|-2836.251|-2836.251|    82.98%|   0:00:09.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.477|   -1.477|-2835.137|-2835.137|    82.98%|   0:00:24.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.477|   -1.477|-2834.977|-2834.977|    82.98%|   0:00:13.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.477|   -1.477|-2835.815|-2835.815|    83.05%|   0:00:04.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.477|   -1.477|-2835.638|-2835.638|    83.07%|   0:00:04.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.477|   -1.477|-2834.738|-2834.738|    83.08%|   0:00:02.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.477|   -1.477|-2834.712|-2834.712|    83.08%|   0:00:01.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.477|   -1.477|-2834.691|-2834.691|    83.08%|   0:00:01.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.476|   -1.476|-2834.521|-2834.521|    83.11%|   0:00:05.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.476|   -1.476|-2834.096|-2834.096|    83.12%|   0:00:08.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.476|   -1.476|-2833.488|-2833.488|    83.17%|   0:00:05.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.476|   -1.476|-2833.387|-2833.387|    83.18%|   0:00:01.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.476|   -1.476|-2833.323|-2833.323|    83.20%|   0:00:01.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.476|   -1.476|-2833.316|-2833.316|    83.22%|   0:00:02.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.476|   -1.476|-2833.283|-2833.283|    83.22%|   0:00:00.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.476|   -1.476|-2833.283|-2833.283|    83.22%|   0:00:00.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:32:36 real=0:32:34 mem=2101.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.008|   -1.476|   0.000|-2833.283|    83.22%|   0:00:01.0| 2101.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_81_/E                             |
|   0.012|   -1.476|   0.000|-2833.283|    83.22%|   0:00:00.0| 2101.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_88_/E                             |
|   0.019|   -1.476|   0.000|-2833.283|    83.23%|   0:00:01.0| 2101.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_88_/E                             |
|   0.019|   -1.476|   0.000|-2833.283|    83.23%|   0:00:00.0| 2101.7M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_88_/E                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:02.0 mem=2101.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:32:37 real=0:32:36 mem=2101.7M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.019|    0.000|
|reg2reg   |-1.476|-2833.283|
|HEPG      |-1.476|-2833.283|
|All Paths |-1.476|-2833.283|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.476 TNS Slack -2833.283 Density 83.23
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:45:41.8/1:45:42.4 (1.0), mem = 2101.7M
(I,S,L,T): WC_VIEW: 164.183, 58.0772, 2.13647, 224.396
Reclaim Optimization WNS Slack -1.476  TNS Slack -2833.283 Density 83.23
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    83.23%|        -|  -1.476|-2833.283|   0:00:00.0| 2101.7M|
|    83.16%|       92|  -1.476|-2831.938|   0:00:06.0| 2101.7M|
|    82.76%|     1250|  -1.474|-2829.865|   0:00:18.0| 2101.7M|
|    82.76%|        5|  -1.474|-2829.865|   0:00:01.0| 2101.7M|
|    82.76%|        0|  -1.474|-2829.865|   0:00:00.0| 2101.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.474  TNS Slack -2829.865 Density 82.76
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 325 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:27.6) (real = 0:00:27.0) **
(I,S,L,T): WC_VIEW: 163.566, 57.5431, 2.11763, 223.227
*** AreaOpt [finish] : cpu/real = 0:00:27.9/0:00:27.8 (1.0), totSession cpu/real = 1:46:09.7/1:46:10.2 (1.0), mem = 2101.7M
End: Area Reclaim Optimization (cpu=0:00:28, real=0:00:27, mem=2044.73M, totSessionCpu=1:46:10).
*** Starting refinePlace (1:46:10 mem=2044.7M) ***
Total net bbox length = 9.682e+05 (4.349e+05 5.333e+05) (ext = 1.776e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 44283 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 24886 insts, mean move: 8.26 um, max move: 91.60 um
	Max move on inst (FE_OCPC6294_core_instance_array_out_44): (275.00, 306.00) --> (282.00, 221.40)
	Runtime: CPU: 0:00:26.4 REAL: 0:00:27.0 MEM: 2231.4MB
Move report: Detail placement moves 17520 insts, mean move: 0.65 um, max move: 9.80 um
	Max move on inst (DP_OP_1332J1_126_8403_U246): (375.20, 469.80) --> (381.40, 466.20)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2231.4MB
Summary Report:
Instances move: 26787 (out of 44283 movable)
Instances flipped: 81
Mean displacement: 7.76 um
Max displacement: 91.60 um (Instance: FE_RC_8972_0) (188, 347.4) -> (209.4, 277.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 9.923e+05 (4.532e+05 5.391e+05) (ext = 1.774e+04)
Runtime: CPU: 0:00:27.6 REAL: 0:00:28.0 MEM: 2231.4MB
*** Finished refinePlace (1:46:38 mem=2231.4M) ***
Finished re-routing un-routed nets (0:00:00.4 2231.4M)


Density : 0.8276
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:38.8 real=0:00:39.0 mem=2231.4M) ***
** GigaOpt Optimizer WNS Slack -1.595 TNS Slack -2974.998 Density 82.76
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.025|   -1.825|
|reg2reg   |-1.595|-2973.173|
|HEPG      |-1.595|-2973.173|
|All Paths |-1.595|-2974.998|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.595|   -1.595|-2973.173|-2974.998|    82.76%|   0:00:00.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.580|   -1.580|-2967.099|-2968.924|    82.76%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.567|   -1.567|-2964.924|-2966.749|    82.76%|   0:00:00.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -1.562|   -1.562|-2953.116|-2954.941|    82.76%|   0:00:04.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.559|   -1.559|-2947.808|-2949.633|    82.76%|   0:00:09.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.553|   -1.553|-2946.760|-2948.585|    82.76%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.550|   -1.550|-2940.384|-2942.209|    82.77%|   0:00:04.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.545|   -1.545|-2939.622|-2941.447|    82.77%|   0:00:03.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.538|   -1.538|-2937.338|-2939.163|    82.77%|   0:00:15.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.538|   -1.538|-2936.000|-2937.825|    82.78%|   0:00:21.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.538|   -1.538|-2935.550|-2937.376|    82.78%|   0:00:00.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.533|   -1.533|-2934.891|-2936.716|    82.78%|   0:00:00.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.528|   -1.528|-2931.127|-2932.952|    82.79%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.527|   -1.527|-2926.379|-2928.205|    82.79%|   0:00:05.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.527|   -1.527|-2925.067|-2926.892|    82.79%|   0:00:06.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.522|   -1.522|-2923.217|-2925.042|    82.83%|   0:00:02.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.522|   -1.522|-2916.778|-2918.604|    82.84%|   0:00:02.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.522|   -1.522|-2915.749|-2917.575|    82.84%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.516|   -1.516|-2915.626|-2917.451|    82.84%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.514|   -1.514|-2913.439|-2915.264|    82.84%|   0:00:02.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.514|   -1.514|-2908.653|-2910.479|    82.85%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.517|   -1.517|-2908.091|-2909.917|    82.85%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.514|   -1.514|-2907.110|-2908.935|    82.86%|   0:00:00.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.509|   -1.509|-2904.945|-2906.771|    82.90%|   0:00:05.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.507|   -1.507|-2901.029|-2902.854|    82.91%|   0:00:13.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.507|   -1.507|-2900.674|-2902.499|    82.92%|   0:00:05.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.503|   -1.503|-2899.528|-2901.353|    82.92%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.503|   -1.503|-2895.538|-2897.363|    82.93%|   0:00:10.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.500|   -1.500|-2893.321|-2895.146|    82.96%|   0:00:02.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.500|   -1.500|-2892.328|-2894.154|    82.96%|   0:00:06.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.500|   -1.500|-2891.487|-2893.312|    82.96%|   0:00:00.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.497|   -1.497|-2890.206|-2892.031|    82.98%|   0:00:02.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.497|   -1.497|-2888.894|-2890.719|    82.99%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.494|   -1.494|-2885.414|-2887.239|    83.03%|   0:00:02.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.494|   -1.494|-2882.774|-2884.599|    83.04%|   0:00:03.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.493|   -1.493|-2880.382|-2882.207|    83.10%|   0:00:04.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.493|   -1.493|-2879.953|-2881.779|    83.10%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.492|   -1.492|-2879.141|-2880.967|    83.11%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.492|   -1.492|-2879.138|-2880.963|    83.11%|   0:00:00.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.490|   -1.490|-2879.603|-2881.428|    83.13%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.490|   -1.490|-2879.342|-2881.167|    83.13%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.487|   -1.487|-2877.737|-2879.562|    83.15%|   0:00:02.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.487|   -1.487|-2876.531|-2878.357|    83.16%|   0:00:03.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.487|   -1.487|-2876.469|-2878.295|    83.16%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.485|   -1.485|-2874.448|-2876.273|    83.20%|   0:00:04.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.485|   -1.485|-2874.208|-2876.033|    83.21%|   0:00:00.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.485|   -1.485|-2873.220|-2875.045|    83.24%|   0:00:05.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.485|   -1.485|-2872.244|-2874.070|    83.24%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.482|   -1.482|-2871.884|-2873.709|    83.26%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.482|   -1.482|-2871.697|-2873.523|    83.26%|   0:00:02.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.482|   -1.482|-2871.653|-2873.478|    83.26%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.479|   -1.479|-2868.515|-2870.340|    83.31%|   0:00:11.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.479|   -1.479|-2867.315|-2869.140|    83.32%|   0:00:02.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.477|   -1.477|-2865.589|-2867.415|    83.35%|   0:00:02.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.477|   -1.477|-2865.426|-2867.251|    83.35%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.476|   -1.476|-2864.183|-2866.008|    83.37%|   0:00:05.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.476|   -1.476|-2863.902|-2865.727|    83.37%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.475|   -1.475|-2863.618|-2865.444|    83.39%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.475|   -1.475|-2863.369|-2865.195|    83.39%|   0:00:46.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.475|   -1.475|-2863.311|-2865.136|    83.39%|   0:00:02.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.472|   -1.472|-2860.637|-2862.462|    83.50%|   0:00:10.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.472|   -1.472|-2859.443|-2861.268|    83.50%|   0:00:32.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.472|   -1.472|-2859.246|-2861.071|    83.50%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.469|   -1.469|-2854.906|-2856.731|    83.62%|   0:00:08.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.469|   -1.469|-2853.635|-2855.460|    83.64%|   0:00:36.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.469|   -1.469|-2853.226|-2855.051|    83.64%|   0:00:04.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.466|   -1.466|-2848.996|-2850.821|    83.77%|   0:00:14.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.466|   -1.466|-2847.147|-2848.986|    83.78%|   0:00:41.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.466|   -1.466|-2846.916|-2848.755|    83.79%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.463|   -1.463|-2842.055|-2843.894|    83.94%|   0:00:10.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.463|   -1.463|-2841.291|-2843.130|    83.95%|   0:00:25.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.462|   -1.462|-2838.177|-2840.016|    84.06%|   0:00:09.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.462|   -1.462|-2838.020|-2839.859|    84.06%|   0:00:06.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.461|   -1.461|-2835.896|-2837.735|    84.13%|   0:00:04.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.461|   -1.461|-2834.869|-2836.708|    84.14%|   0:00:08.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.459|   -1.459|-2833.339|-2835.178|    84.21%|   0:00:05.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.459|   -1.459|-2832.747|-2834.586|    84.21%|   0:00:17.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.458|   -1.458|-2830.456|-2832.294|    84.29%|   0:00:05.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.457|   -1.457|-2830.025|-2831.863|    84.29%|   0:00:11.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.456|   -1.456|-2828.398|-2830.237|    84.30%|   0:00:34.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.455|   -1.455|-2825.751|-2827.597|    84.31%|   0:00:48.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.453|   -1.453|-2824.304|-2826.150|    84.31%|   0:01:09.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.452|   -1.452|-2823.776|-2825.622|    84.32%|   0:00:44.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.452|   -1.452|-2823.366|-2825.212|    84.32%|   0:00:46.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.451|   -1.451|-2821.373|-2823.219|    84.32%|   0:00:29.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.450|   -1.450|-2820.575|-2822.421|    84.33%|   0:00:19.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.450|   -1.450|-2818.636|-2820.482|    84.33%|   0:00:25.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.450|   -1.450|-2818.565|-2820.411|    84.33%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.447|   -1.447|-2812.319|-2814.165|    84.43%|   0:00:06.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -1.446|   -1.446|-2811.063|-2812.909|    84.43%|   0:00:14.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.446|   -1.446|-2810.681|-2812.527|    84.44%|   0:00:30.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.446|   -1.446|-2809.964|-2811.810|    84.44%|   0:00:20.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.446|   -1.446|-2809.414|-2811.260|    84.44%|   0:00:02.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.445|   -1.445|-2806.300|-2808.146|    84.55%|   0:00:11.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.444|   -1.444|-2804.974|-2806.820|    84.58%|   0:00:04.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.443|   -1.443|-2803.746|-2805.592|    84.59%|   0:00:08.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.442|   -1.442|-2803.169|-2805.015|    84.59%|   0:00:25.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.441|   -1.441|-2802.097|-2803.943|    84.59%|   0:00:02.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.441|   -1.441|-2801.837|-2803.683|    84.60%|   0:00:52.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.441|   -1.441|-2801.784|-2803.630|    84.60%|   0:00:01.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.440|   -1.440|-2798.570|-2800.416|    84.81%|   0:00:14.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.439|   -1.439|-2797.937|-2799.783|    84.81%|   0:00:08.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.438|   -1.438|-2797.521|-2799.366|    84.81%|   0:00:20.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.436|   -1.436|-2797.122|-2798.968|    84.82%|   0:00:39.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.436|   -1.436|-2796.794|-2798.640|    84.83%|   0:01:53.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.435|   -1.435|-2797.534|-2799.380|    84.99%|   0:00:45.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.434|   -1.434|-2798.034|-2799.880|    84.99%|   0:00:22.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.434|   -1.434|-2798.033|-2799.879|    85.00%|   0:00:10.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.433|   -1.433|-2796.447|-2798.293|    85.13%|   0:00:15.0| 2231.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.431|   -1.431|-2795.633|-2797.478|    85.13%|   0:00:29.0| 2227.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.431|   -1.431|-2794.990|-2796.836|    85.14%|   0:00:20.0| 2227.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.431|   -1.431|-2794.297|-2796.143|    85.14%|   0:00:21.0| 2227.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.429|   -1.429|-2793.072|-2794.917|    85.35%|   0:00:18.0| 2227.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.429|   -1.429|-2791.928|-2793.774|    85.35%|   0:00:23.0| 2212.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.429|   -1.429|-2791.686|-2793.531|    85.35%|   0:00:01.0| 2212.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.428|   -1.428|-2789.844|-2791.690|    85.43%|   0:00:05.0| 2212.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.426|   -1.426|-2788.648|-2790.493|    85.44%|   0:00:25.0| 2212.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.425|   -1.425|-2788.276|-2790.122|    85.44%|   0:00:30.0| 2212.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.425|   -1.425|-2786.600|-2788.446|    85.45%|   0:01:41.0| 2212.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.425|   -1.425|-2785.783|-2787.629|    85.46%|   0:00:30.0| 2212.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.425|   -1.425|-2785.511|-2787.357|    85.46%|   0:00:02.0| 2212.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.425|   -1.425|-2785.312|-2787.157|    85.46%|   0:00:00.0| 2212.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.423|   -1.423|-2782.665|-2784.511|    85.64%|   0:00:15.0| 2212.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.423|   -1.423|-2781.980|-2783.826|    85.79%|   0:00:33.0| 2212.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.423|   -1.423|-2781.342|-2783.188|    85.86%|   0:00:07.0| 2212.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.423|   -1.423|-2780.753|-2782.599|    85.90%|   0:00:03.0| 2212.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.423|   -1.423|-2780.729|-2782.575|    85.91%|   0:00:01.0| 2212.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.423|   -1.423|-2780.359|-2782.205|    85.93%|   0:00:01.0| 2212.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.423|   -1.423|-2780.330|-2782.176|    85.95%|   0:00:01.0| 2212.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.423|   -1.423|-2780.330|-2782.176|    85.95%|   0:00:00.0| 2212.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:27:00 real=0:26:58 mem=2212.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.026|   -1.423|  -1.846|-2782.176|    85.95%|   0:00:01.0| 2212.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_65_/E                           |
|  -0.002|   -1.423|  -0.024|-2780.354|    85.95%|   0:00:00.0| 2212.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_2_/E                            |
|   0.007|   -1.423|   0.000|-2780.330|    85.95%|   0:00:00.0| 2212.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_65_/E                           |
|   0.015|   -1.423|   0.000|-2780.330|    85.95%|   0:00:00.0| 2212.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_33_/E                             |
|   0.015|   -1.423|   0.000|-2780.330|    85.95%|   0:00:00.0| 2212.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_33_/E                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=2212.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:27:01 real=0:26:59 mem=2212.4M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.015|    0.000|
|reg2reg   |-1.423|-2780.330|
|HEPG      |-1.423|-2780.330|
|All Paths |-1.423|-2780.330|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.423 TNS Slack -2780.330 Density 85.95
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:13:50.8/2:13:49.6 (1.0), mem = 2212.4M
(I,S,L,T): WC_VIEW: 168.19, 63.6396, 2.22338, 234.053
Reclaim Optimization WNS Slack -1.423  TNS Slack -2780.330 Density 85.95
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    85.95%|        -|  -1.423|-2780.330|   0:00:00.0| 2212.4M|
|    85.83%|      232|  -1.422|-2775.011|   0:00:08.0| 2212.4M|
|    85.35%|     1405|  -1.422|-2770.769|   0:00:20.0| 2212.4M|
|    85.35%|        2|  -1.422|-2770.752|   0:00:01.0| 2212.4M|
|    85.35%|        0|  -1.422|-2770.752|   0:00:00.0| 2212.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.422  TNS Slack -2770.752 Density 85.35
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 427 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:31.6) (real = 0:00:31.0) **
(I,S,L,T): WC_VIEW: 167.333, 62.8964, 2.19998, 232.429
*** AreaOpt [finish] : cpu/real = 0:00:31.9/0:00:31.9 (1.0), totSession cpu/real = 2:14:22.7/2:14:21.4 (1.0), mem = 2212.4M
End: Area Reclaim Optimization (cpu=0:00:32, real=0:00:32, mem=2120.43M, totSessionCpu=2:14:23).
*** Starting refinePlace (2:14:23 mem=2120.4M) ***
Total net bbox length = 1.008e+06 (4.613e+05 5.466e+05) (ext = 1.774e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 47088 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 35923 insts, mean move: 5.58 um, max move: 82.00 um
	Max move on inst (FE_RC_12107_0): (364.60, 493.20) --> (345.60, 430.20)
	Runtime: CPU: 0:00:31.1 REAL: 0:00:31.0 MEM: 2323.2MB
Move report: Detail placement moves 24510 insts, mean move: 0.72 um, max move: 12.40 um
	Max move on inst (DP_OP_1332J1_126_8403_U246): (375.40, 466.20) --> (382.40, 471.60)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2323.2MB
Summary Report:
Instances move: 36143 (out of 47088 movable)
Instances flipped: 61
Mean displacement: 5.65 um
Max displacement: 82.80 um (Instance: FE_RC_12107_0) (364.6, 493.2) -> (344.8, 430.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.012e+06 (4.664e+05 5.452e+05) (ext = 1.774e+04)
Runtime: CPU: 0:00:32.3 REAL: 0:00:33.0 MEM: 2323.2MB
*** Finished refinePlace (2:14:56 mem=2323.2M) ***
Finished re-routing un-routed nets (0:00:00.3 2323.2M)


Density : 0.8535
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:42.1 real=0:00:42.0 mem=2323.2M) ***
** GigaOpt Optimizer WNS Slack -1.505 TNS Slack -2891.678 Density 85.35
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.006|    0.000|
|reg2reg   |-1.505|-2891.678|
|HEPG      |-1.505|-2891.678|
|All Paths |-1.505|-2891.678|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.505|   -1.505|-2891.678|-2891.678|    85.35%|   0:00:00.0| 2323.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.490|   -1.490|-2884.060|-2884.060|    85.35%|   0:00:01.0| 2323.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.480|   -1.480|-2879.055|-2879.055|    85.35%|   0:00:02.0| 2321.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.472|   -1.472|-2877.262|-2877.262|    85.36%|   0:00:01.0| 2321.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.463|   -1.463|-2867.321|-2867.321|    85.36%|   0:00:00.0| 2321.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -1.459|   -1.459|-2862.082|-2862.082|    85.37%|   0:00:21.0| 2321.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.457|   -1.457|-2858.836|-2858.836|    85.37%|   0:00:33.0| 2321.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.452|   -1.452|-2852.812|-2852.812|    85.37%|   0:00:26.0| 2321.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.449|   -1.449|-2849.167|-2849.167|    85.38%|   0:01:09.0| 2321.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.448|   -1.448|-2843.261|-2843.261|    85.38%|   0:00:41.0| 2321.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.447|   -1.447|-2841.890|-2841.890|    85.38%|   0:00:22.0| 2321.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.447|   -1.447|-2840.680|-2840.680|    85.38%|   0:00:07.0| 2315.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.440|   -1.440|-2838.949|-2838.949|    85.39%|   0:00:00.0| 2315.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.440|   -1.440|-2832.939|-2832.939|    85.40%|   0:00:15.0| 2315.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.439|   -1.439|-2832.285|-2832.285|    85.40%|   0:00:09.0| 2315.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.439|   -1.439|-2832.208|-2832.208|    85.40%|   0:00:01.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.440|   -1.440|-2829.979|-2829.979|    85.49%|   0:00:09.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.437|   -1.437|-2828.658|-2828.658|    85.50%|   0:00:01.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.437|   -1.437|-2827.646|-2827.646|    85.51%|   0:00:04.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.434|   -1.434|-2825.901|-2825.901|    85.56%|   0:00:02.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.434|   -1.434|-2824.709|-2824.709|    85.57%|   0:00:02.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.430|   -1.430|-2823.263|-2823.263|    85.60%|   0:00:02.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.431|   -1.431|-2822.115|-2822.115|    85.62%|   0:00:19.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.431|   -1.431|-2822.063|-2822.063|    85.62%|   0:00:00.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.429|   -1.429|-2818.967|-2818.967|    85.66%|   0:00:09.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.429|   -1.429|-2817.448|-2817.448|    85.67%|   0:00:06.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.429|   -1.429|-2817.375|-2817.375|    85.67%|   0:00:01.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.425|   -1.425|-2814.437|-2814.437|    85.73%|   0:00:02.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.424|   -1.424|-2813.182|-2813.182|    85.74%|   0:00:18.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.424|   -1.424|-2812.973|-2812.973|    85.75%|   0:00:07.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.423|   -1.423|-2808.802|-2808.802|    85.84%|   0:00:11.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.423|   -1.423|-2808.477|-2808.477|    85.84%|   0:00:04.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.420|   -1.420|-2806.807|-2806.807|    85.89%|   0:00:05.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.420|   -1.420|-2806.294|-2806.294|    85.90%|   0:00:04.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.420|   -1.420|-2806.223|-2806.223|    85.91%|   0:00:00.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.421|   -1.421|-2804.642|-2804.642|    85.98%|   0:00:07.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.419|   -1.419|-2803.495|-2803.495|    85.98%|   0:00:01.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.419|   -1.419|-2803.035|-2803.035|    85.99%|   0:00:01.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.418|   -1.418|-2802.372|-2802.372|    86.01%|   0:00:07.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.418|   -1.418|-2802.209|-2802.209|    86.02%|   0:00:02.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.417|   -1.417|-2802.075|-2802.075|    86.02%|   0:00:00.0| 2306.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.416|   -1.416|-2800.051|-2800.051|    86.06%|   0:00:13.0| 2304.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.416|   -1.416|-2799.613|-2799.613|    86.06%|   0:00:01.0| 2304.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.415|   -1.415|-2798.716|-2798.716|    86.08%|   0:00:02.0| 2302.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.415|   -1.415|-2798.667|-2798.667|    86.08%|   0:00:01.0| 2302.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.414|   -1.414|-2797.670|-2797.670|    86.10%|   0:00:16.0| 2302.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.414|   -1.414|-2796.392|-2796.392|    86.10%|   0:00:02.0| 2302.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.413|   -1.413|-2795.082|-2795.082|    86.13%|   0:00:14.0| 2300.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.413|   -1.413|-2794.839|-2794.839|    86.13%|   0:00:02.0| 2300.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.413|   -1.413|-2793.681|-2793.681|    86.16%|   0:00:12.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.412|   -1.412|-2793.377|-2793.377|    86.21%|   0:00:09.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.412|   -1.412|-2791.857|-2791.857|    86.21%|   0:00:47.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.411|   -1.411|-2790.158|-2790.158|    86.31%|   0:00:10.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.411|   -1.411|-2790.137|-2790.137|    86.32%|   0:00:30.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.410|   -1.410|-2788.542|-2788.542|    86.51%|   0:00:20.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.410|   -1.410|-2787.631|-2787.631|    86.52%|   0:00:23.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.408|   -1.408|-2786.397|-2786.397|    86.59%|   0:00:13.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.407|   -1.407|-2786.495|-2786.495|    86.72%|   0:00:50.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.407|   -1.407|-2786.042|-2786.042|    86.73%|   0:00:26.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.406|   -1.406|-2784.191|-2784.191|    86.90%|   0:00:26.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.406|   -1.406|-2783.740|-2783.740|    86.91%|   0:00:48.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.405|   -1.405|-2781.743|-2781.743|    87.05%|   0:00:17.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.405|   -1.405|-2780.885|-2780.885|    87.06%|   0:00:11.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.405|   -1.405|-2780.812|-2780.812|    87.06%|   0:00:00.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.404|   -1.404|-2777.987|-2777.987|    87.11%|   0:00:19.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.404|   -1.404|-2776.191|-2776.191|    87.12%|   0:00:19.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.403|   -1.403|-2775.197|-2775.197|    87.22%|   0:00:23.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.403|   -1.403|-2774.856|-2774.856|    87.23%|   0:00:12.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.402|   -1.402|-2773.833|-2773.833|    87.30%|   0:00:20.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.401|   -1.401|-2773.166|-2773.166|    87.43%|   0:00:30.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.400|   -1.400|-2772.092|-2772.092|    87.43%|   0:00:44.0| 2279.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.400|   -1.400|-2771.310|-2771.310|    87.44%|   0:00:30.0| 2243.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.400|   -1.400|-2770.379|-2770.379|    87.44%|   0:00:14.0| 2243.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.398|   -1.398|-2768.894|-2768.894|    87.54%|   0:00:12.0| 2243.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.398|   -1.398|-2767.192|-2767.192|    87.55%|   0:01:21.0| 2243.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.398|   -1.398|-2766.193|-2766.193|    87.68%|   0:00:20.0| 2243.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.398|   -1.398|-2765.974|-2765.974|    87.76%|   0:00:09.0| 2243.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.398|   -1.398|-2765.800|-2765.800|    87.78%|   0:00:01.0| 2243.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.400|   -1.400|-2765.705|-2765.705|    87.82%|   0:00:12.0| 2243.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.400|   -1.400|-2765.539|-2765.539|    87.87%|   0:00:06.0| 2243.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.400|   -1.400|-2765.539|-2765.539|    87.87%|   0:00:00.0| 2243.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:18:38 real=0:18:37 mem=2243.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.006|   -1.400|   0.000|-2765.539|    87.87%|   0:00:00.0| 2243.2M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_33_/E                             |
|   0.013|   -1.400|   0.000|-2765.539|    87.87%|   0:00:01.0| 2243.2M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_7_/E                            |
|   0.020|   -1.400|   0.000|-2765.539|    87.87%|   0:00:00.0| 2243.2M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_21_/E                             |
|   0.020|   -1.400|   0.000|-2765.539|    87.87%|   0:00:00.0| 2243.2M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_21_/E                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2243.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:18:39 real=0:18:38 mem=2243.2M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.020|    0.000|
|reg2reg   |-1.400|-2765.539|
|HEPG      |-1.400|-2765.539|
|All Paths |-1.400|-2765.539|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.400 TNS Slack -2765.539 Density 87.87
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:33:45.5/2:33:42.9 (1.0), mem = 2243.2M
(I,S,L,T): WC_VIEW: 170.398, 67.2021, 2.27728, 239.878
Reclaim Optimization WNS Slack -1.400  TNS Slack -2765.539 Density 87.87
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    87.87%|        -|  -1.400|-2765.539|   0:00:00.0| 2243.2M|
|    87.77%|      183|  -1.400|-2763.888|   0:00:08.0| 2243.2M|
|    87.25%|     1531|  -1.396|-2763.185|   0:00:23.0| 2243.2M|
|    87.25%|        3|  -1.396|-2763.185|   0:00:00.0| 2243.2M|
|    87.25%|        0|  -1.396|-2763.185|   0:00:01.0| 2243.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.396  TNS Slack -2763.185 Density 87.25
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 467 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:33.9) (real = 0:00:34.0) **
(I,S,L,T): WC_VIEW: 169.592, 66.5003, 2.25271, 238.345
*** AreaOpt [finish] : cpu/real = 0:00:34.2/0:00:34.2 (1.0), totSession cpu/real = 2:34:19.7/2:34:17.1 (1.0), mem = 2243.2M
End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:34, mem=2196.17M, totSessionCpu=2:34:20).
*** Starting refinePlace (2:34:20 mem=2196.2M) ***
Total net bbox length = 1.026e+06 (4.743e+05 5.520e+05) (ext = 1.774e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 49443 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 43564 insts, mean move: 6.47 um, max move: 97.00 um
	Max move on inst (FE_RC_15150_0): (335.40, 352.80) --> (330.20, 261.00)
	Runtime: CPU: 0:00:40.1 REAL: 0:00:40.0 MEM: 2404.9MB
Move report: Detail placement moves 30570 insts, mean move: 0.77 um, max move: 9.60 um
	Max move on inst (U17029): (440.40, 176.40) --> (444.60, 181.80)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2404.9MB
Summary Report:
Instances move: 43691 (out of 49443 movable)
Instances flipped: 32
Mean displacement: 6.56 um
Max displacement: 97.20 um (Instance: FE_RC_15149_0) (335.4, 352.8) -> (330, 261)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.031e+06 (4.770e+05 5.538e+05) (ext = 1.772e+04)
Runtime: CPU: 0:00:41.4 REAL: 0:00:41.0 MEM: 2404.9MB
*** Finished refinePlace (2:35:02 mem=2404.9M) ***
Finished re-routing un-routed nets (0:00:00.7 2404.9M)


Density : 0.8725
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:55.3 real=0:00:56.0 mem=2404.9M) ***
** GigaOpt Optimizer WNS Slack -1.497 TNS Slack -2913.705 Density 87.25
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.015|   -0.194|
|reg2reg   |-1.497|-2913.511|
|HEPG      |-1.497|-2913.511|
|All Paths |-1.497|-2913.705|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.497|   -1.497|-2913.511|-2913.705|    87.25%|   0:00:00.0| 2404.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.465|   -1.465|-2906.446|-2906.640|    87.25%|   0:00:01.0| 2404.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.450|   -1.450|-2903.392|-2903.585|    87.25%|   0:00:00.0| 2404.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.443|   -1.443|-2893.397|-2893.591|    87.25%|   0:00:03.0| 2404.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.441|   -1.441|-2893.216|-2893.410|    87.25%|   0:00:09.0| 2404.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.436|   -1.436|-2889.524|-2889.717|    87.25%|   0:00:05.0| 2404.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.431|   -1.431|-2881.408|-2881.602|    87.27%|   0:00:26.0| 2404.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.425|   -1.425|-2876.183|-2876.376|    87.28%|   0:00:10.0| 2404.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.420|   -1.420|-2869.416|-2869.609|    87.29%|   0:00:54.0| 2404.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.420|   -1.420|-2863.038|-2863.232|    87.32%|   0:01:52.0| 2404.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.417|   -1.417|-2861.861|-2862.054|    87.32%|   0:00:02.0| 2404.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.417|   -1.417|-2859.738|-2859.931|    87.32%|   0:01:51.0| 2404.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.417|   -1.417|-2859.061|-2859.254|    87.32%|   0:00:01.0| 2404.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.411|   -1.411|-2856.890|-2857.084|    87.41%|   0:00:04.0| 2404.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.411|   -1.411|-2853.687|-2853.881|    87.43%|   0:00:12.0| 2404.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.411|   -1.411|-2853.401|-2853.595|    87.43%|   0:00:01.0| 2404.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.407|   -1.407|-2850.412|-2850.606|    87.48%|   0:00:04.0| 2404.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.407|   -1.407|-2847.835|-2848.029|    87.50%|   0:00:17.0| 2391.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.407|   -1.407|-2847.751|-2847.944|    87.50%|   0:00:00.0| 2391.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.407|   -1.407|-2843.437|-2843.630|    87.60%|   0:00:11.0| 2391.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.403|   -1.403|-2841.437|-2841.631|    87.61%|   0:00:02.0| 2391.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.403|   -1.403|-2840.237|-2840.431|    87.63%|   0:00:29.0| 2391.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.403|   -1.403|-2840.189|-2840.383|    87.63%|   0:00:02.0| 2391.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.405|   -1.405|-2837.773|-2837.967|    87.75%|   0:00:16.0| 2391.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.401|   -1.401|-2837.044|-2837.238|    87.75%|   0:00:00.0| 2391.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.400|   -1.400|-2835.616|-2835.810|    87.76%|   0:00:06.0| 2391.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.400|   -1.400|-2835.091|-2835.284|    87.76%|   0:00:22.0| 2391.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.398|   -1.398|-2832.235|-2832.429|    87.86%|   0:00:27.0| 2391.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.398|   -1.398|-2831.855|-2832.049|    87.88%|   0:00:35.0| 2385.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.398|   -1.398|-2831.615|-2831.809|    87.88%|   0:00:00.0| 2385.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.396|   -1.396|-2829.553|-2829.747|    87.98%|   0:00:11.0| 2385.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.396|   -1.396|-2827.276|-2827.470|    87.99%|   0:00:18.0| 2385.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.396|   -1.396|-2826.952|-2827.145|    87.99%|   0:00:00.0| 2385.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.395|   -1.395|-2825.300|-2825.493|    88.04%|   0:00:09.0| 2385.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.395|   -1.395|-2824.515|-2824.708|    88.05%|   0:00:18.0| 2385.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.393|   -1.393|-2822.625|-2822.818|    88.14%|   0:00:14.0| 2385.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.393|   -1.393|-2821.837|-2822.031|    88.15%|   0:00:25.0| 2385.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.392|   -1.392|-2819.882|-2820.076|    88.32%|   0:00:27.0| 2385.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.392|   -1.392|-2819.600|-2819.793|    88.33%|   0:00:18.0| 2385.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.390|   -1.390|-2818.238|-2818.432|    88.41%|   0:00:18.0| 2385.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.390|   -1.390|-2817.944|-2818.137|    88.42%|   0:00:03.0| 2385.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.389|   -1.389|-2816.740|-2816.934|    88.47%|   0:00:13.0| 2377.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.389|   -1.389|-2816.641|-2816.835|    88.48%|   0:00:03.0| 2349.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.389|   -1.389|-2817.504|-2817.698|    88.52%|   0:00:13.0| 2349.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.388|   -1.388|-2817.170|-2817.363|    88.54%|   0:00:02.0| 2349.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.388|   -1.388|-2816.898|-2817.092|    88.55%|   0:00:10.0| 2242.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.388|   -1.388|-2816.428|-2816.621|    88.56%|   0:00:00.0| 2242.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.387|   -1.387|-2812.188|-2812.381|    88.67%|   0:00:27.0| 2244.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.386|   -1.386|-2811.215|-2811.409|    88.72%|   0:00:03.0| 2244.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.386|   -1.386|-2810.764|-2810.958|    88.72%|   0:00:06.0| 2245.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.385|   -1.385|-2811.941|-2812.135|    88.78%|   0:00:04.0| 2245.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.385|   -1.385|-2811.830|-2812.023|    88.79%|   0:00:05.0| 2245.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.384|   -1.384|-2811.289|-2811.482|    88.83%|   0:00:05.0| 2245.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.384|   -1.384|-2811.361|-2811.554|    88.89%|   0:00:06.0| 2245.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.384|   -1.384|-2811.253|-2811.446|    88.89%|   0:00:02.0| 2245.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.384|   -1.384|-2810.448|-2810.641|    88.92%|   0:00:03.0| 2245.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -1.387|   -1.387|-2811.721|-2811.915|    89.12%|   0:00:17.0| 2245.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:13:22 real=0:13:22 mem=2245.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.015|   -1.387|  -0.194|-2811.915|    89.12%|   0:00:00.0| 2245.9M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_126_/E                            |
|   0.001|   -1.387|   0.000|-2811.721|    89.12%|   0:00:00.0| 2245.9M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_35_/E                             |
|   0.006|   -1.387|   0.000|-2811.710|    89.12%|   0:00:00.0| 2246.9M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_65_/E                           |
|   0.012|   -1.387|   0.000|-2811.710|    89.12%|   0:00:01.0| 2248.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_6_/E                              |
|   0.019|   -1.387|   0.000|-2811.710|    89.13%|   0:00:00.0| 2248.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_74_/E                           |
|   0.019|   -1.387|   0.000|-2811.710|    89.13%|   0:00:00.0| 2248.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_74_/E                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2248.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:13:24 real=0:13:23 mem=2248.4M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.019|    0.000|
|reg2reg   |-1.387|-2811.710|
|HEPG      |-1.387|-2811.710|
|All Paths |-1.387|-2811.710|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.387 TNS Slack -2811.710 Density 89.13
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:48:40.3/2:48:36.7 (1.0), mem = 2248.4M
(I,S,L,T): WC_VIEW: 172.037, 69.2513, 2.32195, 243.61
Reclaim Optimization WNS Slack -1.387  TNS Slack -2811.710 Density 89.13
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    89.13%|        -|  -1.387|-2811.710|   0:00:00.0| 2248.4M|
|    88.98%|      248|  -1.387|-2807.832|   0:00:10.0| 2248.4M|
|    88.50%|     1447|  -1.383|-2804.889|   0:00:22.0| 2269.6M|
|    88.49%|        9|  -1.383|-2804.889|   0:00:01.0| 2269.6M|
|    88.49%|        0|  -1.383|-2804.889|   0:00:01.0| 2269.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.383  TNS Slack -2804.889 Density 88.49
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 518 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:35.8) (real = 0:00:36.0) **
(I,S,L,T): WC_VIEW: 171.275, 68.6307, 2.29542, 242.201
*** AreaOpt [finish] : cpu/real = 0:00:36.1/0:00:36.0 (1.0), totSession cpu/real = 2:49:16.4/2:49:12.7 (1.0), mem = 2269.6M
End: Area Reclaim Optimization (cpu=0:00:36, real=0:00:36, mem=2247.62M, totSessionCpu=2:49:16).
*** Starting refinePlace (2:49:17 mem=2247.6M) ***
Total net bbox length = 1.039e+06 (4.812e+05 5.582e+05) (ext = 1.772e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 50692 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 46954 insts, mean move: 4.89 um, max move: 127.60 um
	Max move on inst (FE_RC_17458_0): (298.20, 495.00) --> (237.20, 428.40)
	Runtime: CPU: 0:00:39.3 REAL: 0:00:39.0 MEM: 2463.0MB
Move report: Detail placement moves 33914 insts, mean move: 0.82 um, max move: 10.20 um
	Max move on inst (DP_OP_1333J1_127_8403_U88): (504.40, 460.80) --> (511.00, 457.20)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2463.0MB
Summary Report:
Instances move: 47024 (out of 50692 movable)
Instances flipped: 20
Mean displacement: 5.03 um
Max displacement: 128.20 um (Instance: FE_RC_17458_0) (298.2, 495) -> (236.6, 428.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.042e+06 (4.837e+05 5.579e+05) (ext = 1.767e+04)
Runtime: CPU: 0:00:40.7 REAL: 0:00:40.0 MEM: 2463.0MB
*** Finished refinePlace (2:49:58 mem=2463.0M) ***
Finished re-routing un-routed nets (0:00:00.7 2463.0M)


Density : 0.8849
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:52.9 real=0:00:53.0 mem=2463.0M) ***
** GigaOpt Optimizer WNS Slack -1.454 TNS Slack -2913.118 Density 88.49
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.008|   -0.008|
|reg2reg   |-1.454|-2913.110|
|HEPG      |-1.454|-2913.110|
|All Paths |-1.454|-2913.118|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.454|   -1.454|-2913.110|-2913.118|    88.49%|   0:00:01.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.438|   -1.438|-2910.552|-2910.560|    88.49%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.430|   -1.430|-2907.099|-2907.107|    88.49%|   0:00:09.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.426|   -1.426|-2897.848|-2897.857|    88.50%|   0:00:05.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.417|   -1.417|-2894.191|-2894.199|    88.50%|   0:00:12.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.415|   -1.415|-2887.642|-2887.650|    88.50%|   0:00:39.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.415|   -1.415|-2886.010|-2886.018|    88.50%|   0:00:09.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.411|   -1.411|-2884.485|-2884.493|    88.53%|   0:00:06.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.411|   -1.411|-2880.650|-2880.658|    88.54%|   0:00:20.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.411|   -1.411|-2879.372|-2879.380|    88.54%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.404|   -1.404|-2878.532|-2878.541|    88.56%|   0:00:04.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.404|   -1.404|-2872.604|-2872.613|    88.57%|   0:01:36.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.404|   -1.404|-2871.037|-2871.045|    88.57%|   0:00:19.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.400|   -1.400|-2869.063|-2869.071|    88.61%|   0:00:05.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.398|   -1.398|-2865.967|-2865.976|    88.62%|   0:01:01.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.398|   -1.398|-2861.801|-2861.810|    88.63%|   0:01:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.398|   -1.398|-2861.410|-2861.418|    88.63%|   0:00:01.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.398|   -1.398|-2861.354|-2861.362|    88.68%|   0:00:04.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.394|   -1.394|-2860.977|-2860.986|    88.69%|   0:00:01.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.394|   -1.394|-2859.218|-2859.226|    88.70%|   0:00:04.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.392|   -1.392|-2856.951|-2856.959|    88.73%|   0:00:03.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.392|   -1.392|-2856.303|-2856.312|    88.74%|   0:00:07.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.390|   -1.390|-2854.341|-2854.350|    88.77%|   0:00:06.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.390|   -1.390|-2853.680|-2853.689|    88.78%|   0:00:05.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.389|   -1.389|-2852.193|-2852.201|    88.81%|   0:00:07.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.389|   -1.389|-2851.411|-2851.420|    88.82%|   0:00:03.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.388|   -1.388|-2849.379|-2849.387|    88.86%|   0:00:05.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.388|   -1.388|-2848.644|-2848.652|    88.86%|   0:00:08.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.389|   -1.389|-2848.037|-2848.046|    88.89%|   0:00:05.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.389|   -1.389|-2848.039|-2848.047|    88.89%|   0:00:00.0| 2463.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.389|   -1.389|-2848.013|-2848.021|    88.95%|   0:00:07.0| 2461.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.389|   -1.389|-2847.998|-2848.007|    88.98%|   0:00:02.0| 2461.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.51498)
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.379|   -1.379|-2836.238|-2851.829|    89.02%|   0:06:37.0| 2461.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.379|   -1.379|-2835.574|-2851.166|    89.03%|   0:00:15.0| 2461.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.379|   -1.379|-2834.996|-2850.587|    89.02%|   0:00:26.0| 2461.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.377|   -1.377|-2832.865|-2848.457|    89.15%|   0:00:08.0| 2461.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.377|   -1.377|-2832.569|-2848.161|    89.15%|   0:00:15.0| 2461.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.376|   -1.376|-2830.660|-2846.251|    89.24%|   0:00:06.0| 2461.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.376|   -1.376|-2830.039|-2845.631|    89.24%|   0:00:45.0| 2461.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.375|   -1.375|-2828.541|-2844.133|    89.34%|   0:00:07.0| 2461.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.375|   -1.375|-2827.949|-2843.540|    89.34%|   0:00:19.0| 2461.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.375|   -1.375|-2827.382|-2842.973|    89.41%|   0:00:04.0| 2461.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.374|   -1.374|-2827.281|-2842.873|    89.42%|   0:00:02.0| 2461.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.374|   -1.374|-2826.446|-2842.038|    89.42%|   0:00:52.0| 2461.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.374|   -1.374|-2826.038|-2841.629|    89.42%|   0:00:03.0| 2461.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.373|   -1.373|-2825.223|-2840.815|    89.48%|   0:00:08.0| 2461.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.373|   -1.373|-2824.765|-2840.357|    89.48%|   0:00:40.0| 2459.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.375|   -1.375|-2824.549|-2840.140|    89.62%|   0:00:12.0| 2459.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.375|   -1.375|-2824.409|-2840.001|    89.67%|   0:00:09.0| 2459.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.375|   -1.375|-2824.325|-2839.916|    89.69%|   0:00:02.0| 2459.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
Dumping Information for Job 5504 **WARN: (IMPESI-3014):	The RC network is incomplete for net FE_OFN16297_core_instance_mac_array_instance_q_temp_619. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -1.367|   -1.367|-2814.091|-2847.623|    89.73%|   0:05:08.0| 2459.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.367|   -1.367|-2813.984|-2847.516|    89.74%|   0:00:07.0| 2459.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.367|   -1.367|-2813.769|-2847.301|    89.74%|   0:00:04.0| 2459.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.366|   -1.366|-2810.072|-2843.604|    90.08%|   0:00:28.0| 2459.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.365|   -1.365|-2807.052|-2840.583|    90.19%|   0:00:21.0| 2459.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.365|   -1.365|-2805.342|-2838.874|    90.20%|   0:00:40.0| 2459.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.365|   -1.365|-2805.091|-2838.623|    90.29%|   0:00:08.0| 2459.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.365|   -1.365|-2804.935|-2838.467|    90.32%|   0:00:05.0| 2459.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.365|   -1.365|-2804.658|-2838.190|    90.37%|   0:00:12.0| 2459.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.365|   -1.365|-2804.625|-2838.157|    90.37%|   0:00:00.0| 2459.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.359|   -1.359|-2795.636|-2840.177|    90.40%|   0:03:28.0| 2459.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.359|   -1.359|-2795.368|-2839.909|    90.40%|   0:00:35.0| 2459.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.358|   -1.358|-2792.002|-2836.542|    90.61%|   0:00:23.0| 2459.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.358|   -1.358|-2790.122|-2834.663|    90.62%|   0:01:27.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.358|   -1.358|-2790.037|-2834.577|    90.62%|   0:00:03.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.357|   -1.357|-2789.380|-2833.920|    90.74%|   0:00:11.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.357|   -1.357|-2788.699|-2833.240|    90.74%|   0:01:14.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.357|   -1.357|-2787.891|-2832.432|    90.80%|   0:00:06.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.357|   -1.357|-2787.173|-2831.713|    90.83%|   0:00:18.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.356|   -1.356|-2785.562|-2830.103|    90.87%|   0:00:12.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.356|   -1.356|-2783.971|-2828.511|    91.04%|   0:00:44.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.356|   -1.356|-2783.568|-2828.109|    91.11%|   0:00:11.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.356|   -1.356|-2783.479|-2828.019|    91.11%|   0:00:01.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.356|   -1.356|-2783.247|-2827.787|    91.13%|   0:00:02.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.356|   -1.356|-2783.209|-2827.750|    91.15%|   0:00:02.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.356|   -1.356|-2783.171|-2827.712|    91.15%|   0:00:00.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.349|   -1.349|-2774.616|-2833.179|    91.16%|   0:02:53.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.349|   -1.349|-2774.133|-2832.696|    91.16%|   0:00:45.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.349|   -1.349|-2774.100|-2832.662|    91.16%|   0:00:01.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.349|   -1.349|-2772.670|-2831.233|    91.29%|   0:00:17.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.349|   -1.349|-2771.601|-2830.163|    91.28%|   0:00:48.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.348|   -1.348|-2770.519|-2829.082|    91.33%|   0:00:03.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.347|   -1.347|-2769.729|-2828.292|    91.36%|   0:00:31.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.347|   -1.347|-2769.215|-2827.777|    91.35%|   0:01:05.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.347|   -1.347|-2768.224|-2826.786|    91.38%|   0:00:13.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.341|   -1.341|-2756.586|-2831.003|    91.48%|   0:02:33.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.341|   -1.341|-2756.357|-2830.774|    91.48%|   0:00:01.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.340|   -1.340|-2754.641|-2829.057|    91.60%|   0:00:19.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.340|   -1.340|-2753.856|-2828.272|    91.61%|   0:00:33.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.340|   -1.340|-2753.828|-2828.245|    91.61%|   0:00:11.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.339|   -1.339|-2753.305|-2827.722|    91.67%|   0:00:10.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.339|   -1.339|-2752.430|-2826.847|    91.70%|   0:00:24.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.339|   -1.339|-2751.661|-2826.078|    91.75%|   0:00:18.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.339|   -1.339|-2751.604|-2826.021|    91.77%|   0:00:04.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.339|   -1.339|-2751.575|-2825.992|    91.77%|   0:00:00.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.334|   -1.334|-2743.064|-2830.856|    91.79%|   0:01:57.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.334|   -1.334|-2742.786|-2830.579|    91.79%|   0:00:04.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.334|   -1.334|-2742.393|-2830.186|    91.91%|   0:00:14.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.334|   -1.334|-2741.236|-2829.028|    91.96%|   0:00:07.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.334|   -1.334|-2740.326|-2828.118|    91.98%|   0:00:23.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
Dumping Information for Job 1050 **WARN: (IMPESI-3014):	The RC network is incomplete for net core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q[37]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -1.329|   -1.329|-2732.015|-2832.348|    92.03%|   0:01:07.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.329|   -1.329|-2731.962|-2832.296|    92.03%|   0:00:05.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.329|   -1.329|-2731.275|-2831.608|    92.07%|   0:00:09.0| 2437.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.329|   -1.329|-2730.171|-2830.504|    92.08%|   0:00:14.0| 2435.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.329|   -1.329|-2730.161|-2830.494|    92.08%|   0:00:18.0| 2435.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.329|   -1.329|-2729.963|-2830.297|    92.11%|   0:00:04.0| 2435.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.329|   -1.329|-2729.823|-2830.156|    92.11%|   0:00:01.0| 2435.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_124_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.324|   -1.324|-2721.627|-2834.213|    92.13%|   0:01:43.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.323|   -1.323|-2719.879|-2832.465|    92.23%|   0:00:18.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.323|   -1.323|-2719.111|-2831.697|    92.23%|   0:00:34.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.323|   -1.323|-2718.801|-2831.387|    92.23%|   0:00:02.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.323|   -1.323|-2718.612|-2831.198|    92.24%|   0:00:03.0| 2432.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.323|   -1.323|-2717.913|-2830.499|    92.30%|   0:00:22.0| 2433.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.323|   -1.323|-2717.870|-2830.456|    92.33%|   0:00:03.0| 2433.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_94_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_94_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_94_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.318|   -1.318|-2706.618|-2830.627|    92.34%|   0:00:54.0| 2443.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.318|   -1.318|-2706.305|-2830.314|    92.34%|   0:00:11.0| 2443.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.318|   -1.318|-2704.070|-2828.079|    92.37%|   0:00:06.0| 2443.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.318|   -1.318|-2703.233|-2827.241|    92.38%|   0:00:11.0| 2443.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.318|   -1.318|-2703.156|-2827.165|    92.38%|   0:00:01.0| 2443.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.318|   -1.318|-2702.089|-2826.097|    92.44%|   0:00:07.0| 2443.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.318|   -1.318|-2701.698|-2825.707|    92.47%|   0:00:02.0| 2443.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.318|   -1.318|-2701.626|-2825.635|    92.47%|   0:00:00.0| 2443.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
Dumping Information for Job 2416 **WARN: (IMPESI-3014):	The RC network is incomplete for net core_instance_mac_array_instance_q_temp[621]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net core_instance_mac_array_instance_q_temp[621]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net core_instance_mac_array_instance_q_temp[621]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -1.312|   -1.312|-2692.034|-2825.471|    92.48%|   0:01:39.0| 2450.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.312|   -1.312|-2692.007|-2825.445|    92.48%|   0:00:04.0| 2450.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.311|   -1.311|-2689.856|-2823.293|    92.51%|   0:00:05.0| 2450.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.310|   -1.310|-2688.124|-2821.562|    92.52%|   0:00:15.0| 2450.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.309|   -1.309|-2685.949|-2819.386|    92.52%|   0:00:11.0| 2448.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.309|   -1.309|-2685.513|-2818.951|    92.52%|   0:00:30.0| 2451.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.309|   -1.309|-2683.460|-2816.898|    92.53%|   0:00:11.0| 2452.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.309|   -1.309|-2682.544|-2815.981|    92.54%|   0:00:06.0| 2452.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.309|   -1.309|-2682.137|-2815.575|    92.55%|   0:00:09.0| 2452.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.309|   -1.309|-2681.764|-2815.202|    92.56%|   0:00:05.0| 2452.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.309|   -1.309|-2681.749|-2815.186|    92.56%|   0:00:00.0| 2452.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.303|   -1.303|-2672.747|-2819.763|    92.57%|   0:00:39.0| 2463.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.303|   -1.303|-2672.424|-2819.440|    92.57%|   0:00:03.0| 2463.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.302|   -1.302|-2670.633|-2817.648|    92.60%|   0:00:05.0| 2463.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.302|   -1.302|-2669.342|-2816.357|    92.60%|   0:00:20.0| 2463.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.302|   -1.302|-2668.902|-2815.917|    92.61%|   0:00:04.0| 2463.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.302|   -1.302|-2667.606|-2814.622|    92.61%|   0:00:12.0| 2463.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.302|   -1.302|-2667.392|-2814.407|    92.62%|   0:00:00.0| 2463.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.302|   -1.302|-2667.243|-2814.259|    92.62%|   0:00:01.0| 2463.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.302|   -1.302|-2667.046|-2814.062|    92.63%|   0:00:06.0| 2463.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.302|   -1.302|-2666.993|-2814.009|    92.63%|   0:00:02.0| 2463.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.296|   -1.296|-2656.094|-2816.822|    92.64%|   0:01:25.0| 2465.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.296|   -1.296|-2656.000|-2816.728|    92.65%|   0:00:00.0| 2465.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.295|   -1.295|-2653.892|-2814.619|    92.69%|   0:00:07.0| 2465.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.295|   -1.295|-2653.071|-2813.799|    92.73%|   0:00:07.0| 2466.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.295|   -1.295|-2653.038|-2813.765|    92.73%|   0:00:01.0| 2466.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.289|   -1.289|-2643.089|-2817.009|    92.76%|   0:00:36.0| 2473.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.289|   -1.289|-2642.874|-2816.793|    92.76%|   0:00:06.0| 2470.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.289|   -1.289|-2641.558|-2815.478|    92.78%|   0:00:04.0| 2470.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.288|   -1.288|-2640.317|-2814.237|    92.80%|   0:00:14.0| 2470.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.288|   -1.288|-2639.587|-2813.506|    92.80%|   0:00:07.0| 2470.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.288|   -1.288|-2639.044|-2812.964|    92.80%|   0:00:02.0| 2470.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.288|   -1.288|-2638.774|-2812.693|    92.81%|   0:00:01.0| 2469.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.288|   -1.288|-2638.766|-2812.686|    92.81%|   0:00:01.0| 2469.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.288|   -1.288|-2638.404|-2812.324|    92.82%|   0:00:05.0| 2469.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.282|   -1.282|-2628.058|-2815.104|    92.83%|   0:00:49.0| 2473.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.282|   -1.282|-2626.699|-2813.749|    92.85%|   0:00:05.0| 2473.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.281|   -1.281|-2625.521|-2812.571|    92.86%|   0:00:07.0| 2473.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.281|   -1.281|-2624.650|-2811.700|    92.87%|   0:00:55.0| 2476.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.281|   -1.281|-2624.612|-2811.662|    92.87%|   0:00:05.0| 2474.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.280|   -1.280|-2622.794|-2809.844|    92.88%|   0:00:09.0| 2474.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.280|   -1.280|-2622.195|-2809.245|    92.90%|   0:00:05.0| 2477.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.280|   -1.280|-2621.322|-2808.372|    92.90%|   0:00:18.0| 2477.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.280|   -1.280|-2621.289|-2808.339|    92.90%|   0:00:03.0| 2477.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.280|   -1.280|-2621.024|-2808.074|    92.91%|   0:00:11.0| 2477.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.280|   -1.280|-2621.004|-2808.053|    92.92%|   0:00:03.0| 2477.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.280|   -1.280|-2620.850|-2807.900|    92.92%|   0:00:05.0| 2477.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_80_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_80_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_80_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.275|   -1.275|-2612.745|-2812.591|    92.92%|   0:01:26.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.275|   -1.275|-2612.739|-2812.584|    92.92%|   0:00:07.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.275|   -1.275|-2610.715|-2810.561|    92.95%|   0:00:10.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.275|   -1.275|-2610.707|-2810.552|    92.96%|   0:00:02.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.275|   -1.275|-2608.927|-2808.773|    92.97%|   0:00:05.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.275|   -1.275|-2608.868|-2808.714|    92.98%|   0:00:02.0| 2485.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.269|   -1.269|-2597.916|-2810.568|    92.98%|   0:00:36.0| 2491.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.269|   -1.269|-2597.474|-2810.126|    92.98%|   0:00:01.0| 2491.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.268|   -1.268|-2595.615|-2808.267|    93.02%|   0:00:04.0| 2491.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.267|   -1.267|-2594.746|-2807.398|    93.02%|   0:00:13.0| 2491.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.267|   -1.267|-2593.885|-2806.537|    93.02%|   0:00:41.0| 2491.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.267|   -1.267|-2592.400|-2805.052|    93.02%|   0:00:09.0| 2491.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.267|   -1.267|-2592.323|-2804.976|    93.03%|   0:00:00.0| 2491.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.267|   -1.267|-2592.192|-2804.844|    93.03%|   0:00:04.0| 2491.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.260|   -1.260|-2578.135|-2803.170|    93.04%|   0:01:39.0| 2503.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.260|   -1.260|-2577.923|-2802.959|    93.04%|   0:00:00.0| 2503.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.260|   -1.260|-2576.374|-2801.410|    93.07%|   0:00:10.0| 2503.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.260|   -1.260|-2575.855|-2800.890|    93.08%|   0:00:03.0| 2503.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.260|   -1.260|-2575.162|-2800.198|    93.10%|   0:00:06.0| 2503.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.260|   -1.260|-2575.025|-2800.060|    93.10%|   0:00:06.0| 2503.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.253|   -1.253|-2554.988|-2791.399|    93.11%|   0:00:47.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.253|   -1.253|-2554.826|-2791.237|    93.10%|   0:00:20.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.253|   -1.253|-2553.804|-2790.214|    93.12%|   0:00:05.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.253|   -1.253|-2552.893|-2789.303|    93.13%|   0:00:05.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.253|   -1.253|-2552.868|-2789.279|    93.13%|   0:00:04.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.253|   -1.253|-2552.833|-2789.243|    93.13%|   0:00:01.0| 2510.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.244|   -1.244|-2531.993|-2780.116|    93.14%|   0:00:46.0| 2515.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.244|   -1.244|-2531.801|-2779.924|    93.14%|   0:00:00.0| 2515.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.243|   -1.243|-2530.685|-2778.808|    93.15%|   0:00:01.0| 2515.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.242|   -1.242|-2527.589|-2775.712|    93.15%|   0:00:16.0| 2515.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.242|   -1.242|-2527.286|-2775.409|    93.16%|   0:00:24.0| 2515.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.242|   -1.242|-2527.187|-2775.310|    93.16%|   0:00:02.0| 2515.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.242|   -1.242|-2526.838|-2774.961|    93.16%|   0:00:04.0| 2515.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.242|   -1.242|-2525.997|-2774.119|    93.16%|   0:00:02.0| 2515.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.242|   -1.242|-2525.862|-2773.985|    93.17%|   0:00:00.0| 2515.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.230|   -1.230|-2484.974|-2745.121|    93.17%|   0:00:22.0| 2521.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.229|   -1.229|-2482.336|-2742.483|    93.17%|   0:00:02.0| 2521.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.229|   -1.229|-2480.526|-2740.673|    93.18%|   0:00:06.0| 2521.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.229|   -1.229|-2478.367|-2738.514|    93.18%|   0:00:01.0| 2521.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.229|   -1.229|-2478.209|-2738.356|    93.19%|   0:00:00.0| 2521.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.229|   -1.229|-2478.067|-2738.213|    93.19%|   0:00:01.0| 2521.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.229|   -1.229|-2478.063|-2738.210|    93.19%|   0:00:00.0| 2521.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.210|   -1.210|-2402.446|-2671.050|    93.19%|   0:00:01.0| 2522.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.202|   -1.202|-2401.063|-2669.667|    93.19%|   0:00:01.0| 2522.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.199|   -1.199|-2398.443|-2667.047|    93.19%|   0:00:00.0| 2522.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.199|   -1.199|-2397.467|-2666.071|    93.19%|   0:00:01.0| 2522.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.198|   -1.198|-2392.738|-2661.342|    93.19%|   0:00:01.0| 2522.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.196|   -1.196|-2389.836|-2658.440|    93.19%|   0:00:00.0| 2522.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.192|   -1.192|-2389.151|-2657.755|    93.19%|   0:00:00.0| 2520.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.192|   -1.192|-2388.539|-2657.143|    93.19%|   0:00:03.0| 2520.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.191|   -1.191|-2386.932|-2655.536|    93.19%|   0:00:01.0| 2520.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.191|   -1.191|-2386.305|-2654.909|    93.18%|   0:00:00.0| 2520.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.191|   -1.191|-2385.861|-2654.465|    93.18%|   0:00:01.0| 2520.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.190|   -1.190|-2385.036|-2653.640|    93.19%|   0:00:01.0| 2520.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.190|   -1.190|-2384.406|-2653.010|    93.19%|   0:00:00.0| 2520.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.190|   -1.190|-2383.677|-2652.281|    93.19%|   0:00:02.0| 2520.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_95_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_94_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_95_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_94_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_95_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_94_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.190|   -1.190|-2377.347|-2646.642|    93.19%|   0:00:01.0| 2522.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.190|   -1.190|-2377.347|-2646.642|    93.19%|   0:00:00.0| 2522.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=1:14:54 real=1:14:49 mem=2522.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.197|   -1.190|-305.572|-2646.642|    93.19%|   0:00:01.0| 2522.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_67_/E                           |
|  -0.190|   -1.190|-298.718|-2639.789|    93.19%|   0:00:00.0| 2522.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_16_/E                             |
|  -0.181|   -1.190|-279.639|-2620.710|    93.19%|   0:00:00.0| 2522.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_74_/E                           |
|  -0.176|   -1.190|-272.777|-2613.848|    93.19%|   0:00:00.0| 2522.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_22_/E                             |
|  -0.171|   -1.190|-260.006|-2601.077|    93.19%|   0:00:00.0| 2522.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_36_/E                             |
|  -0.164|   -1.190|-250.799|-2591.870|    93.19%|   0:00:01.0| 2522.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_3_/E                            |
|  -0.166|   -1.190|-248.682|-2589.753|    93.19%|   0:00:00.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_3_/E                            |
|  -0.157|   -1.190|-236.727|-2577.798|    93.20%|   0:00:00.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_3_/E                            |
|  -0.150|   -1.190|-226.847|-2567.919|    93.20%|   0:00:00.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_118_/D                            |
|  -0.142|   -1.190|-198.576|-2539.647|    93.21%|   0:00:01.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_67_/E                           |
|  -0.137|   -1.190|-187.066|-2528.137|    93.21%|   0:00:00.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_52_/E                             |
|  -0.131|   -1.190|-182.680|-2523.751|    93.21%|   0:00:00.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_88_/E                           |
|  -0.127|   -1.190|-170.106|-2511.177|    93.22%|   0:00:01.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_88_/E                           |
|  -0.128|   -1.190|-161.391|-2502.462|    93.22%|   0:00:00.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_88_/E                           |
|  -0.116|   -1.190|-145.165|-2486.236|    93.22%|   0:00:00.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_123_/D                            |
|  -0.110|   -1.190| -76.095|-2417.166|    93.22%|   0:00:00.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_82_/D                             |
|  -0.101|   -1.190| -72.752|-2413.823|    93.22%|   0:00:01.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_62_/E                           |
|  -0.089|   -1.190| -69.358|-2410.429|    93.22%|   0:00:00.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_122_/D                          |
|  -0.078|   -1.190| -69.013|-2410.084|    93.22%|   0:00:00.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_102_/D                            |
|  -0.070|   -1.190| -66.277|-2407.348|    93.22%|   0:00:00.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_72_/E                           |
|  -0.062|   -1.190|  -0.774|-2347.445|    93.22%|   0:00:00.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_28_/D                           |
|  -0.052|   -1.190|  -0.372|-2347.043|    93.22%|   0:00:00.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_81_/D                           |
|  -0.027|   -1.190|  -0.269|-2346.940|    93.22%|   0:00:00.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_28_/D                           |
|  -0.015|   -1.190|  -0.177|-2346.848|    93.23%|   0:00:00.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_107_/D                            |
|  -0.009|   -1.190|  -0.038|-2346.709|    93.23%|   0:00:00.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_108_/D                            |
|   0.001|   -1.190|   0.000|-2346.671|    93.23%|   0:00:01.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_105_/D                          |
|   0.007|   -1.190|   0.000|-2346.671|    93.23%|   0:00:00.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_80_/D                             |
|   0.014|   -1.190|   0.000|-2346.671|    93.23%|   0:00:00.0| 2541.5M|   WC_VIEW|  default| core_instance_kmem_instance_Q_reg_21_/D            |
|   0.020|   -1.190|   0.000|-2346.671|    93.24%|   0:00:01.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_83_/E                             |
|   0.020|   -1.190|   0.000|-2346.671|    93.24%|   0:00:00.0| 2541.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_83_/E                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.5 real=0:00:07.0 mem=2541.5M) ***

*** Finished Optimize Step Cumulative (cpu=1:15:01 real=1:14:56 mem=2541.5M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.020|    0.000|
|reg2reg   |-1.190|-2346.671|
|HEPG      |-1.190|-2346.671|
|All Paths |-1.190|-2346.671|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.190 TNS Slack -2346.671 Density 93.24
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:05:12.0/4:05:02.7 (1.0), mem = 2541.5M
(I,S,L,T): WC_VIEW: 176.874, 75.1253, 2.47839, 254.478
Reclaim Optimization WNS Slack -1.190  TNS Slack -2346.671 Density 93.24
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    93.24%|        -|  -1.190|-2346.671|   0:00:00.0| 2541.5M|
|    93.10%|      206|  -1.190|-2342.356|   0:00:10.0| 2541.5M|
|    91.90%|     3024|  -1.187|-2333.079|   0:00:33.0| 2541.5M|
|    91.89%|       22|  -1.187|-2333.079|   0:00:01.0| 2541.5M|
|    91.89%|        0|  -1.187|-2333.079|   0:00:00.0| 2541.5M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.187  TNS Slack -2333.079 Density 91.89
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1139 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:46.6) (real = 0:00:47.0) **
(I,S,L,T): WC_VIEW: 175.454, 74.0884, 2.42248, 251.965
*** AreaOpt [finish] : cpu/real = 0:00:46.9/0:00:46.8 (1.0), totSession cpu/real = 4:05:59.0/4:05:49.6 (1.0), mem = 2541.5M
End: Area Reclaim Optimization (cpu=0:00:47, real=0:00:47, mem=2517.54M, totSessionCpu=4:05:59).
*** Starting refinePlace (4:06:00 mem=2517.5M) ***
Total net bbox length = 1.067e+06 (4.967e+05 5.702e+05) (ext = 1.752e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 54088 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 54006 insts, mean move: 9.43 um, max move: 125.80 um
	Max move on inst (FE_RC_20056_0): (229.60, 525.60) --> (188.40, 441.00)
	Runtime: CPU: 0:00:57.2 REAL: 0:00:57.0 MEM: 2738.5MB
Move report: Detail placement moves 42732 insts, mean move: 1.10 um, max move: 9.60 um
	Max move on inst (core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_48_): (242.20, 257.40) --> (238.00, 252.00)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2738.5MB
Summary Report:
Instances move: 53954 (out of 54088 movable)
Instances flipped: 6
Mean displacement: 9.58 um
Max displacement: 126.00 um (Instance: FE_RC_20056_0) (229.6, 525.6) -> (188.2, 441)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.073e+06 (5.001e+05 5.726e+05) (ext = 1.779e+04)
Runtime: CPU: 0:00:58.6 REAL: 0:00:58.0 MEM: 2738.5MB
*** Finished refinePlace (4:06:58 mem=2738.5M) ***
Finished re-routing un-routed nets (0:00:01.5 2738.5M)


Density : 0.9189
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:01:18 real=0:01:18 mem=2738.5M) ***
** GigaOpt Optimizer WNS Slack -1.237 TNS Slack -2433.728 Density 91.89
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 6
OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.021|   -0.158|
|reg2reg   |-1.237|-2433.617|
|HEPG      |-1.237|-2433.617|
|All Paths |-1.237|-2433.728|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.237|   -1.237|-2433.617|-2433.728|    91.89%|   0:00:00.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.229|   -1.229|-2428.399|-2428.510|    91.89%|   0:00:01.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.222|   -1.222|-2423.592|-2423.703|    91.90%|   0:00:02.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.223|   -1.223|-2421.958|-2422.069|    91.90%|   0:00:02.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.218|   -1.218|-2421.892|-2422.003|    91.89%|   0:00:05.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.217|   -1.217|-2421.423|-2421.534|    91.90%|   0:00:01.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.217|   -1.217|-2421.230|-2421.341|    91.90%|   0:00:01.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.209|   -1.209|-2420.015|-2420.126|    91.90%|   0:00:02.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.204|   -1.204|-2411.123|-2411.234|    91.91%|   0:00:18.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.199|   -1.199|-2405.317|-2405.428|    91.91%|   0:00:21.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.198|   -1.198|-2398.448|-2398.559|    91.92%|   0:01:02.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.198|   -1.198|-2397.182|-2397.293|    91.93%|   0:00:32.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.194|   -1.194|-2395.310|-2395.421|    91.93%|   0:00:03.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.194|   -1.194|-2392.246|-2392.356|    91.93%|   0:01:04.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.194|   -1.194|-2392.014|-2392.125|    91.93%|   0:00:08.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.190|   -1.190|-2391.174|-2391.285|    92.01%|   0:00:06.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.187|   -1.187|-2386.953|-2387.064|    92.02%|   0:00:04.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.187|   -1.187|-2384.329|-2384.440|    92.02%|   0:00:13.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.185|   -1.185|-2381.846|-2381.957|    92.05%|   0:00:04.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.185|   -1.185|-2380.446|-2380.557|    92.05%|   0:00:07.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.183|   -1.183|-2378.601|-2378.712|    92.07%|   0:00:03.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.181|   -1.181|-2377.043|-2377.154|    92.07%|   0:00:08.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.181|   -1.181|-2376.930|-2377.041|    92.08%|   0:00:06.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.181|   -1.181|-2376.824|-2376.935|    92.08%|   0:00:01.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.180|   -1.180|-2373.471|-2373.582|    92.12%|   0:00:16.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.180|   -1.180|-2373.453|-2373.564|    92.12%|   0:00:04.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.179|   -1.179|-2371.607|-2371.718|    92.16%|   0:00:03.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.179|   -1.179|-2370.569|-2370.680|    92.16%|   0:00:04.0| 2738.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.178|   -1.178|-2369.967|-2370.078|    92.17%|   0:00:09.0| 2700.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.178|   -1.178|-2369.512|-2369.623|    92.18%|   0:00:08.0| 2700.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.177|   -1.177|-2368.817|-2368.927|    92.23%|   0:00:13.0| 2700.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.177|   -1.177|-2368.709|-2368.820|    92.23%|   0:00:07.0| 2700.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.176|   -1.176|-2367.247|-2367.358|    92.25%|   0:00:19.0| 2700.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.176|   -1.176|-2367.141|-2367.252|    92.26%|   0:00:01.0| 2700.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.175|   -1.175|-2366.778|-2366.888|    92.27%|   0:00:03.0| 2700.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.174|   -1.174|-2366.449|-2366.560|    92.29%|   0:00:13.0| 2700.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.173|   -1.173|-2365.254|-2365.365|    92.32%|   0:00:11.0| 2700.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.173|   -1.173|-2364.566|-2364.677|    92.33%|   0:00:17.0| 2700.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.173|   -1.173|-2364.487|-2364.598|    92.33%|   0:00:00.0| 2700.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.173|   -1.173|-2363.580|-2363.691|    92.39%|   0:00:51.0| 2700.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.175|   -1.175|-2363.292|-2363.403|    92.46%|   0:00:09.0| 2700.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.173|   -1.173|-2363.139|-2363.250|    92.48%|   0:00:03.0| 2700.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.173|   -1.173|-2363.123|-2363.233|    92.48%|   0:00:00.0| 2700.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_46_/Q                           |
|  -1.173|   -1.173|-2363.094|-2363.205|    92.48%|   0:00:00.0| 2700.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_46_/Q                           |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_126_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_126_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_126_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.173|   -1.173|-2363.010|-2363.121|    92.48%|   0:00:04.0| 2700.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.173|   -1.173|-2362.920|-2363.031|    92.49%|   0:00:00.0| 2700.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.173|   -1.173|-2362.922|-2363.033|    92.50%|   0:00:02.0| 2700.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:52 real=0:07:52 mem=2700.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.021|   -1.173|  -0.158|-2363.033|    92.50%|   0:00:00.0| 2700.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_70_/D                             |
|   0.004|   -1.173|   0.000|-2357.679|    92.51%|   0:00:00.0| 2700.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_59_/E                           |
|   0.011|   -1.173|   0.000|-2356.978|    92.51%|   0:00:01.0| 2700.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_125_/E                          |
|   0.014|   -1.173|   0.000|-2356.832|    92.52%|   0:00:01.0| 2700.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_72_/D        |
|   0.019|   -1.173|   0.000|-2356.830|    92.52%|   0:00:00.0| 2700.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_126_/E                            |
|   0.019|   -1.173|   0.000|-2356.830|    92.52%|   0:00:00.0| 2700.5M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_126_/E                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:02.0 mem=2700.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:55 real=0:07:54 mem=2700.5M) ***
OptDebug: End of Optimizer WNS Pass 6:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.019|    0.000|
|reg2reg   |-1.173|-2356.830|
|HEPG      |-1.173|-2356.830|
|All Paths |-1.173|-2356.830|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.173 TNS Slack -2356.830 Density 92.52
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:15:14.1/4:15:04.0 (1.0), mem = 2700.5M
(I,S,L,T): WC_VIEW: 176.23, 75.488, 2.44238, 254.16
Reclaim Optimization WNS Slack -1.173  TNS Slack -2356.830 Density 92.52
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    92.52%|        -|  -1.173|-2356.830|   0:00:00.0| 2700.5M|
|    92.40%|      229|  -1.173|-2356.311|   0:00:10.0| 2700.5M|
|    91.76%|     1966|  -1.173|-2353.908|   0:00:27.0| 2700.5M|
|    91.75%|       14|  -1.173|-2353.955|   0:00:01.0| 2700.5M|
|    91.75%|        0|  -1.173|-2353.955|   0:00:01.0| 2700.5M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.173  TNS Slack -2353.955 Density 91.75
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1144 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:40.4) (real = 0:00:41.0) **
(I,S,L,T): WC_VIEW: 175.405, 74.8245, 2.40936, 252.639
*** AreaOpt [finish] : cpu/real = 0:00:40.8/0:00:40.7 (1.0), totSession cpu/real = 4:15:54.8/4:15:44.7 (1.0), mem = 2700.5M
End: Area Reclaim Optimization (cpu=0:00:41, real=0:00:41, mem=2555.50M, totSessionCpu=4:15:55).
*** Starting refinePlace (4:15:56 mem=2555.5M) ***
Total net bbox length = 1.076e+06 (5.016e+05 5.745e+05) (ext = 1.779e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 54324 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 52328 insts, mean move: 2.74 um, max move: 73.80 um
	Max move on inst (FE_RC_22717_0): (212.60, 342.00) --> (207.20, 273.60)
	Runtime: CPU: 0:00:36.1 REAL: 0:00:36.0 MEM: 2776.0MB
Move report: Detail placement moves 42489 insts, mean move: 1.02 um, max move: 10.40 um
	Max move on inst (core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_reg_10_): (418.80, 477.00) --> (413.80, 482.40)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2776.0MB
Summary Report:
Instances move: 52529 (out of 54324 movable)
Instances flipped: 17
Mean displacement: 2.96 um
Max displacement: 73.00 um (Instance: FE_RC_22717_0) (212.6, 342) -> (209.8, 271.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.073e+06 (5.000e+05 5.727e+05) (ext = 1.787e+04)
Runtime: CPU: 0:00:37.5 REAL: 0:00:37.0 MEM: 2776.0MB
*** Finished refinePlace (4:16:33 mem=2776.0M) ***
Finished re-routing un-routed nets (0:00:00.3 2776.0M)


Density : 0.9175
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:44.0 real=0:00:44.0 mem=2776.0M) ***
** GigaOpt Optimizer WNS Slack -1.270 TNS Slack -2401.343 Density 91.75
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 7
OptDebug: Start of Optimizer WNS Pass 7:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.001|    0.000|
|reg2reg   |-1.270|-2401.343|
|HEPG      |-1.270|-2401.343|
|All Paths |-1.270|-2401.343|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.270|   -1.270|-2401.343|-2401.343|    91.75%|   0:00:01.0| 2776.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -1.209|   -1.209|-2377.268|-2377.268|    91.75%|   0:00:00.0| 2776.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.196|   -1.196|-2375.346|-2375.346|    91.75%|   0:00:03.0| 2776.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.188|   -1.188|-2374.844|-2374.844|    91.76%|   0:00:12.0| 2776.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.186|   -1.186|-2372.591|-2372.591|    91.76%|   0:00:46.0| 2776.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.181|   -1.181|-2371.466|-2371.466|    91.76%|   0:00:25.0| 2769.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.182|   -1.182|-2369.640|-2369.640|    91.77%|   0:00:54.0| 2769.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.184|   -1.184|-2369.163|-2369.163|    91.77%|   0:00:21.0| 2769.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.181|   -1.181|-2368.244|-2368.244|    91.77%|   0:00:00.0| 2769.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.173|   -1.173|-2366.113|-2366.113|    91.81%|   0:00:04.0| 2769.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.169|   -1.169|-2363.465|-2363.465|    91.81%|   0:03:01.0| 2769.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.169|   -1.169|-2359.096|-2359.096|    91.82%|   0:03:09.0| 2769.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.169|   -1.169|-2358.677|-2358.677|    91.82%|   0:00:34.0| 2769.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.165|   -1.165|-2355.222|-2355.222|    92.04%|   0:00:09.0| 2769.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.164|   -1.164|-2351.312|-2351.312|    92.06%|   0:03:07.0| 2769.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.164|   -1.164|-2350.938|-2350.938|    92.06%|   0:00:22.0| 2769.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.166|   -1.166|-2346.977|-2346.977|    92.13%|   0:00:23.0| 2769.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.161|   -1.161|-2346.636|-2346.636|    92.16%|   0:00:04.0| 2769.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.161|   -1.161|-2345.722|-2345.722|    92.16%|   0:00:02.0| 2769.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.161|   -1.161|-2345.626|-2345.626|    92.16%|   0:00:00.0| 2769.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.160|   -1.160|-2344.843|-2344.843|    92.20%|   0:00:10.0| 2769.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.160|   -1.160|-2343.700|-2343.700|    92.21%|   0:00:04.0| 2754.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.159|   -1.159|-2342.129|-2342.129|    92.25%|   0:00:05.0| 2754.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.159|   -1.159|-2341.089|-2341.089|    92.27%|   0:00:06.0| 2754.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.158|   -1.158|-2340.802|-2340.802|    92.33%|   0:00:07.0| 2754.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.158|   -1.158|-2340.746|-2340.746|    92.33%|   0:00:04.0| 2754.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.158|   -1.158|-2340.667|-2340.667|    92.34%|   0:00:01.0| 2754.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.158|   -1.158|-2340.651|-2340.651|    92.34%|   0:00:00.0| 2754.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.157|   -1.157|-2338.936|-2338.936|    92.36%|   0:00:03.0| 2754.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.157|   -1.157|-2338.768|-2338.768|    92.36%|   0:00:11.0| 2754.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.157|   -1.157|-2338.448|-2338.448|    92.40%|   0:00:01.0| 2754.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.157|   -1.157|-2338.347|-2338.347|    92.40%|   0:00:01.0| 2754.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.157|   -1.157|-2338.106|-2338.106|    92.42%|   0:00:08.0| 2754.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.157|   -1.157|-2338.044|-2338.044|    92.43%|   0:00:01.0| 2754.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.158|   -1.158|-2338.041|-2338.041|    92.54%|   0:00:12.0| 2754.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.158|   -1.158|-2338.041|-2338.041|    92.56%|   0:00:03.0| 2754.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:14:55 real=0:14:54 mem=2754.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.001|   -1.158|   0.000|-2338.041|    92.56%|   0:00:00.0| 2754.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_110_/D       |
|   0.008|   -1.158|   0.000|-2338.041|    92.57%|   0:00:02.0| 2754.0M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_93_/E                           |
|   0.011|   -1.158|   0.000|-2338.036|    92.57%|   0:00:01.0| 2754.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_72_/D        |
|   0.018|   -1.158|   0.000|-2338.034|    92.58%|   0:00:01.0| 2754.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_94_/D        |
|   0.018|   -1.158|   0.000|-2338.035|    92.58%|   0:00:00.0| 2754.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_94_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:04.0 mem=2754.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:14:59 real=0:14:58 mem=2754.0M) ***
OptDebug: End of Optimizer WNS Pass 7:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.018|    0.000|
|reg2reg   |-1.158|-2338.035|
|HEPG      |-1.158|-2338.035|
|All Paths |-1.158|-2338.035|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.158 TNS Slack -2338.035 Density 92.58
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:31:39.0/4:31:27.6 (1.0), mem = 2754.0M
(I,S,L,T): WC_VIEW: 176.427, 76.2789, 2.43565, 255.142
Reclaim Optimization WNS Slack -1.158  TNS Slack -2338.035 Density 92.58
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    92.58%|        -|  -1.158|-2338.035|   0:00:00.0| 2754.0M|
|    92.49%|      175|  -1.158|-2335.812|   0:00:10.0| 2754.0M|
|    92.10%|     1404|  -1.156|-2333.546|   0:00:24.0| 2754.0M|
|    92.10%|        2|  -1.156|-2333.546|   0:00:01.0| 2754.0M|
|    92.10%|        0|  -1.156|-2333.546|   0:00:00.0| 2754.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.157  TNS Slack -2333.546 Density 92.10
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1146 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:37.5) (real = 0:00:37.0) **
(I,S,L,T): WC_VIEW: 175.811, 75.7471, 2.41602, 253.974
*** AreaOpt [finish] : cpu/real = 0:00:37.9/0:00:37.8 (1.0), totSession cpu/real = 4:32:16.9/4:32:05.4 (1.0), mem = 2754.0M
End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:38, mem=2614.02M, totSessionCpu=4:32:17).
*** Starting refinePlace (4:32:18 mem=2614.0M) ***
Total net bbox length = 1.077e+06 (5.019e+05 5.747e+05) (ext = 1.787e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 54798 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 52644 insts, mean move: 2.66 um, max move: 93.00 um
	Max move on inst (FE_RC_23324_0): (199.00, 324.00) --> (194.20, 235.80)
	Runtime: CPU: 0:00:38.6 REAL: 0:00:39.0 MEM: 2836.0MB
Move report: Detail placement moves 43640 insts, mean move: 1.08 um, max move: 11.80 um
	Max move on inst (core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_96_): (229.40, 315.00) --> (223.00, 320.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2836.0MB
Summary Report:
Instances move: 52948 (out of 54798 movable)
Instances flipped: 21
Mean displacement: 2.89 um
Max displacement: 95.00 um (Instance: FE_RC_23324_0) (199, 324) -> (192.2, 235.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.077e+06 (5.011e+05 5.754e+05) (ext = 1.789e+04)
Runtime: CPU: 0:00:40.0 REAL: 0:00:40.0 MEM: 2836.0MB
*** Finished refinePlace (4:32:58 mem=2836.0M) ***
Finished re-routing un-routed nets (0:00:00.2 2836.0M)


Density : 0.9210
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:45.9 real=0:00:45.0 mem=2836.0M) ***
** GigaOpt Optimizer WNS Slack -1.192 TNS Slack -2366.850 Density 92.10
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 8
OptDebug: Start of Optimizer WNS Pass 8:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.004|   -0.004|
|reg2reg   |-1.192|-2366.846|
|HEPG      |-1.192|-2366.846|
|All Paths |-1.192|-2366.850|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.192|   -1.192|-2366.846|-2366.850|    92.10%|   0:00:00.0| 2836.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.188|   -1.188|-2360.122|-2360.125|    92.10%|   0:00:02.0| 2836.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.185|   -1.185|-2357.219|-2357.222|    92.10%|   0:00:14.0| 2836.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.180|   -1.180|-2356.336|-2356.339|    92.10%|   0:00:04.0| 2834.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.180|   -1.180|-2354.722|-2354.726|    92.10%|   0:00:01.0| 2834.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.171|   -1.171|-2353.804|-2353.808|    92.10%|   0:00:01.0| 2834.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.166|   -1.166|-2350.159|-2350.163|    92.11%|   0:00:50.0| 2834.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.164|   -1.164|-2346.296|-2346.300|    92.12%|   0:00:34.0| 2834.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.161|   -1.161|-2344.220|-2344.224|    92.12%|   0:01:30.0| 2834.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.161|   -1.161|-2342.599|-2342.603|    92.12%|   0:01:02.0| 2834.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.156|   -1.156|-2341.684|-2341.688|    92.17%|   0:00:06.0| 2834.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.156|   -1.156|-2339.499|-2339.503|    92.17%|   0:04:10.0| 2834.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.156|   -1.156|-2339.392|-2339.396|    92.17%|   0:00:10.0| 2834.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.154|   -1.154|-2335.450|-2335.454|    92.29%|   0:00:11.0| 2834.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.150|   -1.150|-2334.694|-2334.697|    92.30%|   0:01:09.0| 2834.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.150|   -1.150|-2333.004|-2333.008|    92.31%|   0:00:10.0| 2834.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.150|   -1.150|-2332.894|-2332.897|    92.31%|   0:00:01.0| 2834.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.148|   -1.148|-2330.168|-2330.172|    92.41%|   0:00:11.0| 2834.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -1.148|   -1.148|-2329.415|-2329.418|    92.42%|   0:00:20.0| 2834.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -1.148|   -1.148|-2329.402|-2329.406|    92.42%|   0:00:02.0| 2834.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -1.146|   -1.146|-2325.637|-2325.641|    92.52%|   0:00:35.0| 2834.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.146|   -1.146|-2325.067|-2325.071|    92.52%|   0:00:17.0| 2832.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.145|   -1.145|-2323.374|-2323.378|    92.62%|   0:00:20.0| 2832.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.145|   -1.145|-2323.121|-2323.125|    92.63%|   0:00:13.0| 2832.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.144|   -1.144|-2322.069|-2322.073|    92.71%|   0:00:20.0| 2832.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.144|   -1.144|-2321.869|-2321.873|    92.72%|   0:00:09.0| 2832.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.143|   -1.143|-2322.248|-2322.252|    92.80%|   0:00:44.0| 2832.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.143|   -1.143|-2321.669|-2321.673|    92.82%|   0:00:06.0| 2832.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.143|   -1.143|-2320.894|-2320.898|    92.83%|   0:00:09.0| 2832.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.143|   -1.143|-2320.785|-2320.789|    92.83%|   0:00:01.0| 2832.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.143|   -1.143|-2320.755|-2320.759|    92.84%|   0:00:00.0| 2832.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.143|   -1.143|-2319.684|-2319.688|    92.96%|   0:00:15.0| 2829.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.143|   -1.143|-2319.532|-2319.536|    93.02%|   0:00:06.0| 2829.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_92_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_111_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.143|   -1.143|-2319.348|-2319.352|    93.06%|   0:00:03.0| 2829.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.143|   -1.143|-2319.374|-2319.378|    93.06%|   0:00:01.0| 2829.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:14:08 real=0:14:07 mem=2829.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.004|   -1.143|  -0.004|-2319.378|    93.06%|   0:00:00.0| 2829.0M|   WC_VIEW|  default| core_instance_kmem_instance_Q_reg_27_/D            |
|   0.005|   -1.143|   0.000|-2319.374|    93.06%|   0:00:00.0| 2829.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_150_/D       |
|   0.005|   -1.143|   0.000|-2319.374|    93.07%|   0:00:01.0| 2829.0M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_88_/E                           |
|   0.011|   -1.143|   0.000|-2319.374|    93.07%|   0:00:00.0| 2829.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory9_reg_108_/E |
|   0.015|   -1.143|   0.000|-2319.371|    93.08%|   0:00:01.0| 2829.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory6_reg_103_/E |
|   0.015|   -1.143|   0.000|-2319.371|    93.08%|   0:00:00.0| 2829.0M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory6_reg_103_/E |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=2829.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:14:10 real=0:14:09 mem=2829.0M) ***
OptDebug: End of Optimizer WNS Pass 8:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.015|    0.000|
|reg2reg   |-1.143|-2319.371|
|HEPG      |-1.143|-2319.371|
|All Paths |-1.143|-2319.371|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.143 TNS Slack -2319.371 Density 93.08
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:47:14.6/4:47:01.9 (1.0), mem = 2829.0M
(I,S,L,T): WC_VIEW: 177.019, 77.2996, 2.44858, 256.768
Reclaim Optimization WNS Slack -1.143  TNS Slack -2319.371 Density 93.08
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    93.08%|        -|  -1.143|-2319.371|   0:00:00.0| 2829.0M|
|    93.00%|      149|  -1.143|-2317.868|   0:00:09.0| 2829.0M|
|    92.66%|     1256|  -1.144|-2318.331|   0:00:22.0| 2829.0M|
|    92.66%|        3|  -1.144|-2318.331|   0:00:01.0| 2829.0M|
|    92.66%|        0|  -1.144|-2318.331|   0:00:01.0| 2829.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.144  TNS Slack -2318.331 Density 92.66
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1153 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:35.5) (real = 0:00:36.0) **
(I,S,L,T): WC_VIEW: 176.432, 76.8075, 2.43121, 255.671
*** AreaOpt [finish] : cpu/real = 0:00:35.9/0:00:35.8 (1.0), totSession cpu/real = 4:47:50.5/4:47:37.7 (1.0), mem = 2829.0M
End: Area Reclaim Optimization (cpu=0:00:36, real=0:00:36, mem=2669.04M, totSessionCpu=4:47:51).
*** Starting refinePlace (4:47:51 mem=2669.0M) ***
Total net bbox length = 1.081e+06 (5.038e+05 5.776e+05) (ext = 1.789e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55328 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 53191 insts, mean move: 2.82 um, max move: 105.60 um
	Max move on inst (FE_RC_24506_0): (526.80, 399.60) --> (495.00, 473.40)
	Runtime: CPU: 0:00:40.0 REAL: 0:00:40.0 MEM: 2890.6MB
Move report: Detail placement moves 44856 insts, mean move: 1.22 um, max move: 11.00 um
	Max move on inst (FE_OCPC7242_DP_OP_1328J1_122_8403_n327): (131.40, 239.40) --> (125.80, 234.00)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2890.6MB
Summary Report:
Instances move: 53471 (out of 55328 movable)
Instances flipped: 19
Mean displacement: 3.10 um
Max displacement: 103.80 um (Instance: FE_RC_24506_0) (526.8, 399.6) -> (496.8, 473.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.084e+06 (5.056e+05 5.782e+05) (ext = 1.801e+04)
Runtime: CPU: 0:00:41.4 REAL: 0:00:41.0 MEM: 2890.6MB
*** Finished refinePlace (4:48:33 mem=2890.6M) ***
Finished re-routing un-routed nets (0:00:00.2 2890.6M)


Density : 0.9266
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:47.0 real=0:00:47.0 mem=2890.6M) ***
** GigaOpt Optimizer WNS Slack -1.188 TNS Slack -2358.370 Density 92.66
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 9
OptDebug: Start of Optimizer WNS Pass 9:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.002|    0.000|
|reg2reg   |-1.188|-2358.370|
|HEPG      |-1.188|-2358.370|
|All Paths |-1.188|-2358.370|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.188|   -1.188|-2358.370|-2358.370|    92.66%|   0:00:01.0| 2890.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -1.179|   -1.179|-2351.756|-2351.756|    92.66%|   0:00:01.0| 2890.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -1.163|   -1.163|-2344.672|-2344.672|    92.66%|   0:00:00.0| 2890.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.159|   -1.159|-2342.171|-2342.171|    92.66%|   0:00:14.0| 2890.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.156|   -1.156|-2340.723|-2340.723|    92.66%|   0:00:13.0| 2890.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.152|   -1.152|-2338.536|-2338.536|    92.66%|   0:00:13.0| 2890.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.154|   -1.154|-2334.846|-2334.846|    92.67%|   0:01:52.0| 2890.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.147|   -1.147|-2334.322|-2334.322|    92.67%|   0:00:09.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.147|   -1.147|-2332.207|-2332.207|    92.68%|   0:02:57.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.144|   -1.144|-2331.508|-2331.508|    92.69%|   0:00:10.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.154|   -1.154|-2331.294|-2331.294|    92.69%|   0:04:22.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.144|   -1.144|-2329.285|-2329.285|    92.69%|   0:00:02.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.144|   -1.144|-2328.946|-2328.946|    92.69%|   0:00:08.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.144|   -1.144|-2325.353|-2325.353|    92.85%|   0:00:10.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.140|   -1.140|-2324.125|-2324.125|    92.86%|   0:00:07.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.140|   -1.140|-2324.007|-2324.007|    92.86%|   0:01:54.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.138|   -1.138|-2322.340|-2322.340|    92.98%|   0:00:21.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.137|   -1.137|-2320.065|-2320.065|    92.99%|   0:03:05.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.136|   -1.136|-2319.873|-2319.873|    92.99%|   0:01:38.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.136|   -1.136|-2319.667|-2319.667|    92.99%|   0:00:01.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.136|   -1.136|-2317.395|-2317.395|    93.04%|   0:00:09.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.135|   -1.135|-2316.877|-2316.877|    93.05%|   0:00:02.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.133|   -1.133|-2314.887|-2314.887|    93.09%|   0:00:06.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.133|   -1.133|-2314.861|-2314.861|    93.10%|   0:00:03.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.133|   -1.133|-2313.562|-2313.562|    93.23%|   0:00:10.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.133|   -1.133|-2313.489|-2313.489|    93.27%|   0:00:04.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.133|   -1.133|-2313.482|-2313.482|    93.29%|   0:00:01.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.134|   -1.134|-2313.417|-2313.417|    93.38%|   0:00:18.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.134|   -1.134|-2313.410|-2313.410|    93.38%|   0:00:01.0| 2888.6M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_78_/Q                           |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.134|   -1.134|-2313.474|-2313.474|    93.40%|   0:00:02.0| 2888.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:18:35 real=0:18:34 mem=2888.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -1.134|   0.000|-2313.474|    93.40%|   0:00:01.0| 2888.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_9_/D         |
|   0.009|   -1.134|   0.000|-2313.474|    93.41%|   0:00:00.0| 2888.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory10_reg_100_/ |
|        |         |        |         |          |            |        |          |         | E                                                  |
|   0.010|   -1.134|   0.000|-2313.474|    93.42%|   0:00:01.0| 2888.6M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_88_/E                           |
|   0.018|   -1.134|   0.000|-2313.474|    93.42%|   0:00:01.0| 2888.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_137_/D       |
|   0.018|   -1.134|   0.000|-2313.474|    93.42%|   0:00:00.0| 2888.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_137_/D       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:03.0 mem=2888.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:18:38 real=0:18:37 mem=2888.6M) ***
OptDebug: End of Optimizer WNS Pass 9:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.018|    0.000|
|reg2reg   |-1.134|-2313.474|
|HEPG      |-1.134|-2313.474|
|All Paths |-1.134|-2313.474|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.134 TNS Slack -2313.474 Density 93.42
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:07:16.8/5:07:02.4 (1.0), mem = 2888.6M
(I,S,L,T): WC_VIEW: 177.382, 78.1442, 2.45538, 257.981
Reclaim Optimization WNS Slack -1.134  TNS Slack -2313.474 Density 93.42
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    93.42%|        -|  -1.134|-2313.474|   0:00:00.0| 2888.6M|
|    93.35%|      131|  -1.134|-2312.473|   0:00:09.0| 2888.6M|
|    93.01%|     1200|  -1.134|-2309.859|   0:00:22.0| 2888.6M|
|    93.01%|        2|  -1.134|-2309.859|   0:00:01.0| 2888.6M|
|    93.01%|        0|  -1.134|-2309.859|   0:00:00.0| 2888.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.134  TNS Slack -2309.859 Density 93.01
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1150 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:34.9) (real = 0:00:35.0) **
(I,S,L,T): WC_VIEW: 176.847, 77.6814, 2.43845, 256.967
*** AreaOpt [finish] : cpu/real = 0:00:35.3/0:00:35.2 (1.0), totSession cpu/real = 5:07:52.1/5:07:37.6 (1.0), mem = 2888.6M
End: Area Reclaim Optimization (cpu=0:00:35, real=0:00:35, mem=2733.60M, totSessionCpu=5:07:52).
*** Starting refinePlace (5:07:53 mem=2733.6M) ***
Total net bbox length = 1.089e+06 (5.085e+05 5.806e+05) (ext = 1.801e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55952 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 53931 insts, mean move: 2.89 um, max move: 106.40 um
	Max move on inst (FE_RC_25115_0): (187.60, 318.60) --> (223.80, 248.40)
	Runtime: CPU: 0:00:40.3 REAL: 0:00:40.0 MEM: 2958.8MB
Move report: Detail placement moves 47240 insts, mean move: 1.58 um, max move: 10.40 um
	Max move on inst (DP_OP_1328J1_122_8403_U146): (105.00, 259.20) --> (100.00, 253.80)
	Runtime: CPU: 0:00:07.9 REAL: 0:00:08.0 MEM: 2958.8MB
Summary Report:
Instances move: 54477 (out of 55952 movable)
Instances flipped: 966
Mean displacement: 3.35 um
Max displacement: 110.40 um (Instance: FE_RC_25109_0) (187.6, 318.6) -> (229.6, 250.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.034e+06 (4.535e+05 5.802e+05) (ext = 1.775e+04)
Runtime: CPU: 0:00:48.5 REAL: 0:00:48.0 MEM: 2958.8MB
*** Finished refinePlace (5:08:41 mem=2958.8M) ***
Finished re-routing un-routed nets (0:00:00.3 2958.8M)


Density : 0.9301
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:57.4 real=0:00:57.0 mem=2958.8M) ***
** GigaOpt Optimizer WNS Slack -1.172 TNS Slack -2343.109 Density 93.01
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.172|   -1.172|-2343.109|-2343.109|    93.01%|   0:00:00.0| 2958.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.161|   -1.161|-2341.249|-2341.249|    93.01%|   0:00:01.0| 2958.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.155|   -1.155|-2335.794|-2335.794|    93.00%|   0:00:07.0| 2954.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.153|   -1.153|-2332.454|-2332.454|    93.00%|   0:00:05.0| 2933.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.151|   -1.151|-2330.100|-2330.100|    93.01%|   0:00:03.0| 2933.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.151|   -1.151|-2329.940|-2329.940|    93.01%|   0:00:03.0| 2888.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.148|   -1.148|-2328.590|-2328.590|    93.02%|   0:00:01.0| 2888.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.148|   -1.148|-2326.047|-2326.047|    93.01%|   0:00:03.0| 2888.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.148|   -1.148|-2326.096|-2326.096|    93.02%|   0:00:01.0| 2888.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:23.8 real=0:00:24.0 mem=2888.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -1.148|   0.000|-2326.096|    93.02%|   0:00:00.0| 2888.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory4_reg_90_/E  |
|   0.012|   -1.148|   0.000|-2325.155|    93.02%|   0:00:02.0| 2888.8M|   WC_VIEW|  default| core_instance_kmem_instance_memory2_reg_22_/E      |
|   0.019|   -1.148|   0.000|-2325.155|    93.03%|   0:00:02.0| 2888.8M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_92_/E                             |
|   0.019|   -1.148|   0.000|-2325.155|    93.03%|   0:00:00.0| 2888.8M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_92_/E                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.9 real=0:00:04.0 mem=2888.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:27.9 real=0:00:28.0 mem=2888.8M) ***
*** Starting refinePlace (5:09:20 mem=2888.8M) ***
Total net bbox length = 1.034e+06 (4.538e+05 5.804e+05) (ext = 1.775e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55966 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2888.8MB
Summary Report:
Instances move: 0 (out of 55966 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.034e+06 (4.538e+05 5.804e+05) (ext = 1.775e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 2888.8MB
*** Finished refinePlace (5:09:21 mem=2888.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2888.8M)


Density : 0.9303
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=2888.8M) ***
** GigaOpt Optimizer WNS Slack -1.148 TNS Slack -2325.154 Density 93.03
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.019|    0.000|
|reg2reg   |-1.148|-2325.154|
|HEPG      |-1.148|-2325.154|
|All Paths |-1.148|-2325.154|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1150 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=4:17:39 real=4:17:21 mem=2888.8M) ***

(I,S,L,T): WC_VIEW: 176.859, 77.3563, 2.43965, 256.655
*** SetupOpt [finish] : cpu/real = 4:17:50.1/4:17:31.6 (1.0), totSession cpu/real = 5:09:23.9/5:09:09.4 (1.0), mem = 2853.7M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -1.148
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:09:24.9/5:09:10.3 (1.0), mem = 2701.7M
(I,S,L,T): WC_VIEW: 176.859, 77.3563, 2.43965, 256.655
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.148 TNS Slack -2325.154 Density 93.03
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.019|    0.000|
|reg2reg   |-1.148|-2325.154|
|HEPG      |-1.148|-2325.154|
|All Paths |-1.148|-2325.154|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.148|   -1.148|-2325.154|-2325.154|    93.03%|   0:00:00.0| 2740.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.145|   -1.145|-2320.558|-2320.558|    93.04%|   0:01:49.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.145|   -1.145|-2319.971|-2319.971|    93.04%|   0:01:29.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.145|   -1.145|-2319.222|-2319.222|    93.06%|   0:00:08.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.145|   -1.145|-2318.969|-2318.969|    93.06%|   0:00:05.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.145|   -1.145|-2318.959|-2318.959|    93.06%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.145|   -1.145|-2316.616|-2316.616|    93.06%|   0:01:29.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.145|   -1.145|-2314.285|-2314.285|    93.09%|   0:00:04.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.145|   -1.145|-2313.615|-2313.615|    93.09%|   0:00:34.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.145|   -1.145|-2312.958|-2312.958|    93.09%|   0:01:45.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.145|   -1.145|-2312.840|-2312.840|    93.10%|   0:00:37.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.145|   -1.145|-2311.088|-2311.088|    93.10%|   0:00:06.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
|  -1.145|   -1.145|-2310.209|-2310.209|    93.10%|   0:00:05.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.145|   -1.145|-2309.448|-2309.448|    93.10%|   0:00:38.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.145|   -1.145|-2308.427|-2308.427|    93.10%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -1.145|   -1.145|-2307.502|-2307.502|    93.10%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -1.145|   -1.145|-2306.894|-2306.894|    93.10%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -1.145|   -1.145|-2305.939|-2305.939|    93.10%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.145|   -1.145|-2305.526|-2305.526|    93.10%|   0:00:05.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -1.145|   -1.145|-2304.152|-2304.152|    93.10%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -1.145|   -1.145|-2303.568|-2303.568|    93.10%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -1.145|   -1.145|-2302.533|-2302.533|    93.10%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -1.145|   -1.145|-2302.295|-2302.295|    93.11%|   0:00:07.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -1.145|   -1.145|-2302.266|-2302.266|    93.11%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -1.145|   -1.145|-2301.855|-2301.855|    93.11%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.145|   -1.145|-2300.769|-2300.769|    93.11%|   0:00:04.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -1.145|   -1.145|-2300.716|-2300.716|    93.11%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -1.145|   -1.145|-2298.608|-2298.608|    93.11%|   0:00:04.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
|  -1.145|   -1.145|-2298.503|-2298.503|    93.11%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -1.145|   -1.145|-2298.018|-2298.018|    93.11%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
|  -1.145|   -1.145|-2297.992|-2297.992|    93.11%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
|  -1.145|   -1.145|-2296.583|-2296.583|    93.12%|   0:00:05.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_12_/D                                      |
|  -1.145|   -1.145|-2296.248|-2296.248|    93.12%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -1.145|   -1.145|-2294.845|-2294.845|    93.12%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -1.145|   -1.145|-2293.754|-2293.754|    93.12%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.145|   -1.145|-2293.457|-2293.457|    93.12%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -1.145|   -1.145|-2292.927|-2292.927|    93.12%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.145|   -1.145|-2292.670|-2292.670|    93.12%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.145|   -1.145|-2292.558|-2292.558|    93.12%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -1.145|   -1.145|-2292.311|-2292.311|    93.12%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.145|   -1.145|-2292.105|-2292.105|    93.12%|   0:00:03.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -1.145|   -1.145|-2291.974|-2291.974|    93.12%|   0:00:08.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -1.145|   -1.145|-2291.577|-2291.577|    93.13%|   0:00:09.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.145|   -1.145|-2290.699|-2290.699|    93.13%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -1.145|   -1.145|-2289.619|-2289.619|    93.13%|   0:00:05.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -1.145|   -1.145|-2289.413|-2289.413|    93.13%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_11_/D                                       |
|  -1.145|   -1.145|-2288.174|-2288.174|    93.13%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.145|   -1.145|-2287.762|-2287.762|    93.13%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.145|   -1.145|-2287.600|-2287.600|    93.14%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.145|   -1.145|-2287.306|-2287.306|    93.13%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.145|   -1.145|-2285.611|-2285.611|    93.14%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -1.145|   -1.145|-2284.730|-2284.730|    93.14%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -1.145|   -1.145|-2284.588|-2284.588|    93.14%|   0:00:04.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -1.145|   -1.145|-2284.422|-2284.422|    93.14%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -1.145|   -1.145|-2283.884|-2283.884|    93.14%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.145|   -1.145|-2283.750|-2283.750|    93.14%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.145|   -1.145|-2283.595|-2283.595|    93.14%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -1.145|   -1.145|-2282.498|-2282.498|    93.14%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -1.145|   -1.145|-2282.196|-2282.196|    93.14%|   0:00:03.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -1.145|   -1.145|-2281.909|-2281.909|    93.14%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -1.145|   -1.145|-2281.893|-2281.893|    93.14%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -1.147|   -1.147|-2280.674|-2280.674|    93.14%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -1.147|   -1.147|-2280.149|-2280.149|    93.14%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -1.147|   -1.147|-2280.140|-2280.140|    93.14%|   0:00:13.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -1.146|   -1.146|-2277.941|-2277.941|    93.14%|   0:00:10.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -1.146|   -1.146|-2277.630|-2277.630|    93.14%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -1.146|   -1.146|-2276.771|-2276.771|    93.14%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.146|   -1.146|-2275.966|-2275.966|    93.14%|   0:00:13.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.146|   -1.146|-2275.780|-2275.780|    93.14%|   0:00:19.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -1.146|   -1.146|-2275.720|-2275.720|    93.14%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -1.146|   -1.146|-2274.422|-2274.422|    93.14%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -1.146|   -1.146|-2274.044|-2274.044|    93.14%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -1.146|   -1.146|-2273.984|-2273.984|    93.14%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -1.146|   -1.146|-2273.866|-2273.866|    93.14%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -1.146|   -1.146|-2273.728|-2273.728|    93.14%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -1.146|   -1.146|-2272.648|-2272.648|    93.15%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -1.146|   -1.146|-2271.955|-2271.955|    93.15%|   0:00:06.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -1.146|   -1.146|-2270.077|-2270.077|    93.15%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -1.146|   -1.146|-2269.325|-2269.325|    93.15%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -1.147|   -1.147|-2268.790|-2268.790|    93.15%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -1.147|   -1.147|-2268.335|-2268.335|    93.15%|   0:00:14.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -1.147|   -1.147|-2268.043|-2268.043|    93.15%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -1.147|   -1.147|-2267.888|-2267.888|    93.15%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.147|   -1.147|-2267.717|-2267.717|    93.15%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -1.147|   -1.147|-2267.465|-2267.465|    93.15%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -1.147|   -1.147|-2266.753|-2266.753|    93.15%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -1.147|   -1.147|-2266.745|-2266.745|    93.15%|   0:00:05.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -1.147|   -1.147|-2266.321|-2266.321|    93.15%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -1.147|   -1.147|-2266.094|-2266.094|    93.15%|   0:00:06.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -1.147|   -1.147|-2266.062|-2266.062|    93.15%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -1.147|   -1.147|-2265.998|-2265.998|    93.15%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -1.147|   -1.147|-2265.948|-2265.948|    93.15%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -1.147|   -1.147|-2265.652|-2265.652|    93.15%|   0:00:09.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.147|   -1.147|-2264.866|-2264.866|    93.15%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -1.147|   -1.147|-2264.594|-2264.594|    93.15%|   0:00:03.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -1.147|   -1.147|-2264.218|-2264.218|    93.16%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -1.147|   -1.147|-2263.979|-2263.979|    93.16%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.147|   -1.147|-2263.470|-2263.470|    93.16%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -1.147|   -1.147|-2263.422|-2263.422|    93.16%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -1.147|   -1.147|-2262.518|-2262.518|    93.16%|   0:00:04.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.147|   -1.147|-2262.125|-2262.125|    93.16%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -1.147|   -1.147|-2261.652|-2261.652|    93.16%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -1.147|   -1.147|-2261.250|-2261.250|    93.16%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -1.147|   -1.147|-2260.089|-2260.089|    93.16%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.147|   -1.147|-2259.950|-2259.950|    93.16%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.147|   -1.147|-2259.743|-2259.743|    93.16%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -1.147|   -1.147|-2259.674|-2259.674|    93.16%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -1.147|   -1.147|-2259.266|-2259.266|    93.16%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -1.147|   -1.147|-2258.913|-2258.913|    93.16%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -1.147|   -1.147|-2258.634|-2258.634|    93.16%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.147|   -1.147|-2258.420|-2258.420|    93.16%|   0:00:03.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.147|   -1.147|-2258.356|-2258.356|    93.16%|   0:00:11.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.147|   -1.147|-2258.078|-2258.078|    93.16%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.147|   -1.147|-2256.758|-2256.758|    93.17%|   0:00:03.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.147|   -1.147|-2256.370|-2256.370|    93.17%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -1.147|   -1.147|-2256.098|-2256.098|    93.17%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.147|   -1.147|-2256.077|-2256.077|    93.17%|   0:00:06.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.147|   -1.147|-2255.984|-2255.984|    93.17%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.147|   -1.147|-2255.779|-2255.779|    93.17%|   0:00:03.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.147|   -1.147|-2255.226|-2255.226|    93.17%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.147|   -1.147|-2254.916|-2254.916|    93.17%|   0:00:03.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.147|   -1.147|-2253.821|-2253.821|    93.17%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.147|   -1.147|-2252.919|-2252.919|    93.17%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -1.147|   -1.147|-2252.766|-2252.766|    93.17%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -1.147|   -1.147|-2252.609|-2252.609|    93.17%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -1.147|   -1.147|-2252.302|-2252.302|    93.17%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -1.147|   -1.147|-2251.504|-2251.504|    93.17%|   0:00:04.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -1.147|   -1.147|-2251.268|-2251.268|    93.17%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -1.147|   -1.147|-2251.253|-2251.253|    93.17%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -1.147|   -1.147|-2251.089|-2251.089|    93.17%|   0:00:05.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -1.147|   -1.147|-2250.983|-2250.983|    93.17%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -1.147|   -1.147|-2250.790|-2250.790|    93.17%|   0:00:06.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -1.147|   -1.147|-2250.667|-2250.667|    93.17%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.147|   -1.147|-2250.302|-2250.302|    93.17%|   0:00:06.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -1.147|   -1.147|-2250.225|-2250.225|    93.17%|   0:00:03.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -1.147|   -1.147|-2249.705|-2249.705|    93.17%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.147|   -1.147|-2249.548|-2249.548|    93.17%|   0:00:03.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.147|   -1.147|-2249.381|-2249.381|    93.17%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -1.147|   -1.147|-2248.818|-2248.818|    93.17%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -1.147|   -1.147|-2248.708|-2248.708|    93.17%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -1.147|   -1.147|-2248.403|-2248.403|    93.17%|   0:00:04.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.147|   -1.147|-2248.224|-2248.224|    93.17%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.147|   -1.147|-2247.724|-2247.724|    93.17%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.147|   -1.147|-2247.625|-2247.625|    93.17%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.147|   -1.147|-2247.500|-2247.500|    93.17%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.147|   -1.147|-2247.208|-2247.208|    93.17%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.147|   -1.147|-2246.875|-2246.875|    93.17%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.147|   -1.147|-2246.798|-2246.798|    93.17%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.147|   -1.147|-2246.792|-2246.792|    93.17%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.147|   -1.147|-2246.578|-2246.578|    93.18%|   0:00:05.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.147|   -1.147|-2246.559|-2246.559|    93.18%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.147|   -1.147|-2246.431|-2246.431|    93.18%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.147|   -1.147|-2246.386|-2246.386|    93.18%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.147|   -1.147|-2245.431|-2245.431|    93.18%|   0:00:07.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -1.147|   -1.147|-2245.300|-2245.300|    93.18%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -1.147|   -1.147|-2244.943|-2244.943|    93.18%|   0:00:03.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.147|   -1.147|-2243.362|-2243.362|    93.18%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.147|   -1.147|-2239.837|-2239.837|    93.18%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.147|   -1.147|-2239.304|-2239.304|    93.18%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.147|   -1.147|-2230.456|-2230.456|    93.18%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.147|   -1.147|-2230.067|-2230.067|    93.18%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.147|   -1.147|-2226.453|-2226.453|    93.18%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.147|   -1.147|-2226.261|-2226.261|    93.18%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.147|   -1.147|-2226.001|-2226.001|    93.18%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.147|   -1.147|-2225.534|-2225.534|    93.18%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.147|   -1.147|-2222.114|-2222.114|    93.18%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.147|   -1.147|-2222.069|-2222.069|    93.18%|   0:00:02.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.147|   -1.147|-2221.694|-2221.694|    93.18%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.147|   -1.147|-2221.552|-2221.552|    93.18%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.147|   -1.147|-2221.547|-2221.547|    93.18%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.147|   -1.147|-2221.513|-2221.513|    93.18%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.147|   -1.147|-2221.512|-2221.512|    93.19%|   0:00:05.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.147|   -1.147|-2217.129|-2217.129|    93.19%|   0:00:06.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.147|   -1.147|-2216.995|-2216.995|    93.19%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.147|   -1.147|-2213.330|-2213.330|    93.19%|   0:00:03.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -1.147|   -1.147|-2208.082|-2208.082|    93.19%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.147|   -1.147|-2204.706|-2204.706|    93.19%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.147|   -1.147|-2193.392|-2193.392|    93.19%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.147|   -1.147|-2188.364|-2188.364|    93.19%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.147|   -1.147|-2185.942|-2185.942|    93.19%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -1.147|   -1.147|-2177.779|-2177.779|    93.19%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -1.147|   -1.147|-2176.801|-2176.801|    93.19%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -1.147|   -1.147|-2170.315|-2170.315|    93.19%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.147|   -1.147|-2166.302|-2166.302|    93.19%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -1.147|   -1.147|-2165.016|-2165.016|    93.20%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.147|   -1.147|-2158.098|-2158.098|    93.20%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.147|   -1.147|-2151.091|-2151.091|    93.20%|   0:00:07.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -1.147|   -1.147|-2150.156|-2150.156|    93.20%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -1.147|   -1.147|-2148.443|-2148.443|    93.20%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -1.147|   -1.147|-2133.696|-2133.696|    93.21%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory9_reg_76_/D  |
|  -1.147|   -1.147|-2118.151|-2118.151|    93.21%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory9_reg_76_/D  |
|  -1.147|   -1.147|-2113.579|-2113.579|    93.22%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
|  -1.147|   -1.147|-2110.174|-2110.174|    93.22%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
|  -1.147|   -1.147|-2109.563|-2109.563|    93.22%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.147|   -1.147|-2106.551|-2106.551|    93.22%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.147|   -1.147|-2100.252|-2100.252|    93.23%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.147|   -1.147|-2098.792|-2098.792|    93.23%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.147|   -1.147|-2085.867|-2085.867|    93.23%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.147|   -1.147|-2077.332|-2077.332|    93.25%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory3_reg_22_/D  |
|  -1.147|   -1.147|-2075.488|-2075.488|    93.25%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.147|   -1.147|-2073.816|-2073.816|    93.25%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.147|   -1.147|-2073.659|-2073.659|    93.26%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.147|   -1.147|-2073.473|-2073.473|    93.26%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.147|   -1.147|-2073.376|-2073.376|    93.26%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.147|   -1.147|-2073.372|-2073.372|    93.26%|   0:00:00.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.147|   -1.147|-2073.372|-2073.372|    93.29%|   0:00:01.0| 2782.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:14:44 real=0:14:42 mem=2782.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:14:44 real=0:14:43 mem=2782.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.018|    0.000|
|reg2reg   |-1.147|-2073.372|
|HEPG      |-1.147|-2073.372|
|All Paths |-1.147|-2073.372|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -1.147 TNS Slack -2073.372 Density 93.29
*** Starting refinePlace (5:24:21 mem=2782.0M) ***
Total net bbox length = 1.035e+06 (4.543e+05 5.808e+05) (ext = 1.775e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56034 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 54149 insts, mean move: 2.86 um, max move: 102.60 um
	Max move on inst (U8861): (130.00, 3.60) --> (205.60, 30.60)
	Runtime: CPU: 0:00:40.1 REAL: 0:00:40.0 MEM: 2988.0MB
Move report: Detail placement moves 47552 insts, mean move: 1.58 um, max move: 11.20 um
	Max move on inst (DP_OP_1329J1_123_8403_U136): (205.60, 239.40) --> (211.40, 234.00)
	Runtime: CPU: 0:00:08.1 REAL: 0:00:08.0 MEM: 2988.0MB
Summary Report:
Instances move: 54453 (out of 56034 movable)
Instances flipped: 298
Mean displacement: 3.21 um
Max displacement: 103.00 um (Instance: U8861) (130, 3.6) -> (206, 30.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 1.034e+06 (4.539e+05 5.804e+05) (ext = 1.785e+04)
Runtime: CPU: 0:00:48.3 REAL: 0:00:49.0 MEM: 2988.0MB
*** Finished refinePlace (5:25:09 mem=2988.0M) ***
Finished re-routing un-routed nets (0:00:00.3 2988.0M)


Density : 0.9329
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:55.1 real=0:00:55.0 mem=2988.0M) ***
** GigaOpt Optimizer WNS Slack -1.183 TNS Slack -2099.229 Density 93.29
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.183|   -1.183|-2099.229|-2099.229|    93.29%|   0:00:00.0| 2988.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.175|   -1.175|-2098.856|-2098.856|    93.29%|   0:00:02.0| 2988.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.171|   -1.171|-2098.336|-2098.336|    93.29%|   0:00:05.0| 2988.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.169|   -1.169|-2098.021|-2098.021|    93.29%|   0:00:01.0| 2988.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.169|   -1.169|-2097.873|-2097.873|    93.30%|   0:00:01.0| 2988.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.169|   -1.169|-2097.872|-2097.872|    93.30%|   0:00:00.0| 2988.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.4 real=0:00:09.0 mem=2988.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.5 real=0:00:09.0 mem=2988.0M) ***
** GigaOpt Optimizer WNS Slack -1.169 TNS Slack -2097.872 Density 93.30
*** Starting refinePlace (5:25:26 mem=2988.0M) ***
Total net bbox length = 1.034e+06 (4.539e+05 5.805e+05) (ext = 1.785e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56039 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2988.0MB
Summary Report:
Instances move: 0 (out of 56039 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.034e+06 (4.539e+05 5.805e+05) (ext = 1.785e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2988.0MB
*** Finished refinePlace (5:25:27 mem=2988.0M) ***
Finished re-routing un-routed nets (0:00:00.0 2988.0M)


Density : 0.9330
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=2988.0M) ***
** GigaOpt Optimizer WNS Slack -1.169 TNS Slack -2097.872 Density 93.30
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.015|    0.000|
|reg2reg   |-1.169|-2097.872|
|HEPG      |-1.169|-2097.872|
|All Paths |-1.169|-2097.872|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1304 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:15:54 real=0:15:53 mem=2988.0M) ***

(I,S,L,T): WC_VIEW: 177.155, 77.1357, 2.45117, 256.742
*** SetupOpt [finish] : cpu/real = 0:16:04.9/0:16:03.7 (1.0), totSession cpu/real = 5:25:29.8/5:25:14.0 (1.0), mem = 2952.9M
End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:25:31.3/5:25:15.5 (1.0), mem = 2729.0M
(I,S,L,T): WC_VIEW: 177.155, 77.1357, 2.45117, 256.742
Reclaim Optimization WNS Slack -1.169  TNS Slack -2097.872 Density 93.30
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    93.30%|        -|  -1.169|-2097.872|   0:00:00.0| 2729.0M|
|    93.30%|      108|  -1.168|-2096.728|   0:00:04.0| 2767.2M|
|    93.20%|      179|  -1.166|-2094.388|   0:00:10.0| 2767.2M|
|    92.73%|     1523|  -1.161|-2098.826|   0:00:23.0| 2769.4M|
|    92.72%|       16|  -1.161|-2098.700|   0:00:02.0| 2771.7M|
|    92.72%|        0|  -1.161|-2098.700|   0:00:00.0| 2771.7M|
|    92.72%|        2|  -1.161|-2098.687|   0:00:02.0| 2771.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.161  TNS Slack -2098.687 Density 92.72
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1190 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:43.3) (real = 0:00:43.0) **
*** Starting refinePlace (5:26:15 mem=2787.7M) ***
Total net bbox length = 1.035e+06 (4.545e+05 5.803e+05) (ext = 1.785e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55854 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2787.7MB
Summary Report:
Instances move: 0 (out of 55854 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.035e+06 (4.545e+05 5.803e+05) (ext = 1.785e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2787.7MB
*** Finished refinePlace (5:26:17 mem=2787.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2787.7M)


Density : 0.9272
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=2787.7M) ***
(I,S,L,T): WC_VIEW: 176.386, 76.5508, 2.42789, 255.365
*** AreaOpt [finish] : cpu/real = 0:00:47.0/0:00:46.9 (1.0), totSession cpu/real = 5:26:18.3/5:26:02.4 (1.0), mem = 2787.7M
End: Area Reclaim Optimization (cpu=0:00:47, real=0:00:47, mem=2709.60M, totSessionCpu=5:26:18).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:26:19.9/5:26:04.0 (1.0), mem = 2709.6M
(I,S,L,T): WC_VIEW: 176.386, 76.5508, 2.42789, 255.365
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|     5|    -0.03|     1|     1|    -0.00|     0|     0|     0|     0|    -1.16| -2101.66|       0|       0|       0|  92.72|          |         |
|     1|     2|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.16| -2101.66|       0|       0|       1|  92.72| 0:00:00.0|  2785.9M|
|     1|     2|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.16| -2101.66|       0|       0|       0|  92.72| 0:00:00.0|  2785.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1190 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=2785.9M) ***

*** Starting refinePlace (5:26:28 mem=2801.9M) ***
Total net bbox length = 1.035e+06 (4.545e+05 5.803e+05) (ext = 1.785e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55854 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2801.9MB
Summary Report:
Instances move: 0 (out of 55854 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.035e+06 (4.545e+05 5.803e+05) (ext = 1.785e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2801.9MB
*** Finished refinePlace (5:26:29 mem=2801.9M) ***
Finished re-routing un-routed nets (0:00:00.0 2801.9M)


Density : 0.9272
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:04.0 mem=2801.9M) ***
(I,S,L,T): WC_VIEW: 176.386, 76.5508, 2.4279, 255.365
*** DrvOpt [finish] : cpu/real = 0:00:10.8/0:00:10.8 (1.0), totSession cpu/real = 5:26:30.7/5:26:14.8 (1.0), mem = 2766.8M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 5:17:28, real = 5:17:05, mem = 2292.7M, totSessionCpu=5:26:33 **
**optDesign ... cpu = 5:17:28, real = 5:17:05, mem = 2291.8M, totSessionCpu=5:26:33 **
** Profile ** Start :  cpu=0:00:00.0, mem=2705.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=2705.8M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2715.8M
** Profile ** DRVs :  cpu=0:00:01.6, mem=2715.8M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.161  | -1.161  |  0.003  |
|           TNS (ns):| -2101.7 | -2101.7 |  0.000  |
|    Violating Paths:|  2448   |  2448   |    0    |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.720%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2715.8M
Info: 1 clock net  excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2294.36MB/3860.78MB/2517.99MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2295.12MB/3860.78MB/2517.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2295.12MB/3860.78MB/2517.99MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-07 06:27:44 (2022-Mar-07 14:27:44 GMT)
2022-Mar-07 06:27:44 (2022-Mar-07 14:27:44 GMT): 10%
2022-Mar-07 06:27:44 (2022-Mar-07 14:27:44 GMT): 20%
2022-Mar-07 06:27:44 (2022-Mar-07 14:27:44 GMT): 30%
2022-Mar-07 06:27:44 (2022-Mar-07 14:27:44 GMT): 40%
2022-Mar-07 06:27:44 (2022-Mar-07 14:27:44 GMT): 50%
2022-Mar-07 06:27:44 (2022-Mar-07 14:27:44 GMT): 60%
2022-Mar-07 06:27:44 (2022-Mar-07 14:27:44 GMT): 70%
2022-Mar-07 06:27:44 (2022-Mar-07 14:27:44 GMT): 80%
2022-Mar-07 06:27:44 (2022-Mar-07 14:27:44 GMT): 90%

Finished Levelizing
2022-Mar-07 06:27:44 (2022-Mar-07 14:27:44 GMT)

Starting Activity Propagation
2022-Mar-07 06:27:44 (2022-Mar-07 14:27:44 GMT)
2022-Mar-07 06:27:45 (2022-Mar-07 14:27:45 GMT): 10%
2022-Mar-07 06:27:46 (2022-Mar-07 14:27:46 GMT): 20%

Finished Activity Propagation
2022-Mar-07 06:27:47 (2022-Mar-07 14:27:47 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2297.73MB/3860.78MB/2517.99MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-07 06:27:47 (2022-Mar-07 14:27:47 GMT)
 ... Calculating switching power
2022-Mar-07 06:27:47 (2022-Mar-07 14:27:47 GMT): 10%
2022-Mar-07 06:27:48 (2022-Mar-07 14:27:48 GMT): 20%
2022-Mar-07 06:27:48 (2022-Mar-07 14:27:48 GMT): 30%
2022-Mar-07 06:27:48 (2022-Mar-07 14:27:48 GMT): 40%
2022-Mar-07 06:27:48 (2022-Mar-07 14:27:48 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-07 06:27:49 (2022-Mar-07 14:27:49 GMT): 60%
2022-Mar-07 06:27:49 (2022-Mar-07 14:27:49 GMT): 70%
2022-Mar-07 06:27:50 (2022-Mar-07 14:27:50 GMT): 80%
2022-Mar-07 06:27:55 (2022-Mar-07 14:27:55 GMT): 90%

Finished Calculating power
2022-Mar-07 06:27:56 (2022-Mar-07 14:27:56 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2297.73MB/3860.78MB/2517.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2297.73MB/3860.78MB/2517.99MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total/peak)=2297.73MB/3860.78MB/2517.99MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2297.73MB/3860.78MB/2517.99MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-07 06:27:56 (2022-Mar-07 14:27:56 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      176.13317424 	   68.8274%
Total Switching Power:      77.28240518 	   30.1996%
Total Leakage Power:         2.49000243 	    0.9730%
Total Power:               255.90558070
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         108.6       4.825      0.7991       114.2       44.64
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      67.52       72.46       1.691       141.7       55.36
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              176.1       77.28        2.49       255.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      176.1       77.28        2.49       255.9         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: FE_OFC4403_core_instance_array_out_114 (BUFFD16):           0.1122
*              Highest Leakage Power: DP_OP_1328J1_122_8403_U176 (CMPE42D2):        0.0002646
*                Total Cap:      4.29598e-10 F
*                Total instances in design: 55854
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2314.22MB/3867.78MB/2517.99MB)


Phase 1 finished in (cpu = 0:00:12.2) (real = 0:00:12.0) **
Finished Timing Update in (cpu = 0:00:17.3) (real = 0:00:18.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (5:28:04 mem=2811.3M) ***
Total net bbox length = 1.035e+06 (4.546e+05 5.803e+05) (ext = 1.785e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55854 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 151 insts, mean move: 2.93 um, max move: 14.20 um
	Max move on inst (FE_RC_21308_0): (471.00, 489.60) --> (472.60, 477.00)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2811.3MB
Summary Report:
Instances move: 151 (out of 55854 movable)
Instances flipped: 0
Mean displacement: 2.93 um
Max displacement: 14.20 um (Instance: FE_RC_21308_0) (471, 489.6) -> (472.6, 477)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.035e+06 (4.548e+05 5.805e+05) (ext = 1.785e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2811.3MB
*** Finished refinePlace (5:28:05 mem=2811.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2811.3M)


Density : 0.9271
Max route overflow : 0.0000

Checking setup slack degradation ...
Checking setup slack degradation ...
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:28:07.1/5:27:51.1 (1.0), mem = 2811.3M
(I,S,L,T): WC_VIEW: 177.405, 77.3115, 2.42543, 257.142
Reclaim Optimization WNS Slack -1.163  TNS Slack -2095.166 Density 92.71
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    92.71%|        -|  -1.163|-2095.166|   0:00:00.0| 2811.3M|
|    92.71%|        0|  -1.163|-2095.167|   0:00:00.0| 2811.3M|
|    92.71%|      318|  -1.163|-2095.661|   0:00:19.0| 2849.5M|
|    92.63%|      189|  -1.163|-2095.035|   0:00:27.0| 2847.5M|
|    92.63%|        3|  -1.163|-2095.035|   0:00:01.0| 2847.5M|
|    92.63%|        0|  -1.163|-2095.035|   0:00:17.0| 2847.5M|
|    92.63%|        0|  -1.163|-2095.035|   0:00:18.0| 2857.5M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.163  TNS Slack -2095.035 Density 92.63
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1190 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:01:26) (real = 0:01:26) **
(I,S,L,T): WC_VIEW: 177.362, 77.1638, 2.42365, 256.95
*** PowerOpt [finish] : cpu/real = 0:01:26.2/0:01:26.0 (1.0), totSession cpu/real = 5:29:33.3/5:29:17.1 (1.0), mem = 2857.5M
*** Starting refinePlace (5:29:34 mem=2857.5M) ***
Total net bbox length = 1.035e+06 (4.550e+05 5.803e+05) (ext = 1.786e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55629 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 212 insts, mean move: 2.35 um, max move: 16.60 um
	Max move on inst (FE_OFC2543_core_instance_mac_array_instance_q_temp_782): (421.00, 495.00) --> (420.60, 478.80)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2857.5MB
Summary Report:
Instances move: 212 (out of 55629 movable)
Instances flipped: 2
Mean displacement: 2.35 um
Max displacement: 16.60 um (Instance: FE_OFC2543_core_instance_mac_array_instance_q_temp_782) (421, 495) -> (420.6, 478.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 1.036e+06 (4.553e+05 5.804e+05) (ext = 1.786e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2857.5MB
*** Finished refinePlace (5:29:35 mem=2857.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2857.5M)


Density : 0.9263
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:04.0 mem=2857.5M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:29:40.4/5:29:24.2 (1.0), mem = 2857.5M
(I,S,L,T): WC_VIEW: 177.362, 77.1667, 2.42365, 256.953
Info: 1 clock net  excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.163|   -1.163|-2095.129|-2095.129|    92.63%|   0:00:00.0| 2867.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=2886.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:03.0 mem=2886.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1190 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 177.362, 77.1667, 2.42365, 256.953
*** SetupOpt [finish] : cpu/real = 0:00:11.8/0:00:11.7 (1.0), totSession cpu/real = 5:29:52.1/5:29:35.9 (1.0), mem = 2876.5M
Executing incremental physical updates
*** Starting refinePlace (5:29:53 mem=2876.5M) ***
Total net bbox length = 1.036e+06 (4.553e+05 5.804e+05) (ext = 1.786e+04)
**WARN: (EMS-27):	Message (IMPSP-5140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPSP-315) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2876.5MB
Summary Report:
Instances move: 0 (out of 55629 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.036e+06 (4.553e+05 5.804e+05) (ext = 1.786e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2876.5MB
*** Finished refinePlace (5:29:54 mem=2876.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2876.5M)


Density : 0.9263
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=2876.5M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2357.97MB/4021.47MB/2517.99MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2357.97MB/4021.47MB/2517.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2357.97MB/4021.47MB/2517.99MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-07 06:31:03 (2022-Mar-07 14:31:03 GMT)
2022-Mar-07 06:31:03 (2022-Mar-07 14:31:03 GMT): 10%
2022-Mar-07 06:31:03 (2022-Mar-07 14:31:03 GMT): 20%
2022-Mar-07 06:31:03 (2022-Mar-07 14:31:03 GMT): 30%
2022-Mar-07 06:31:03 (2022-Mar-07 14:31:03 GMT): 40%
2022-Mar-07 06:31:03 (2022-Mar-07 14:31:03 GMT): 50%
2022-Mar-07 06:31:03 (2022-Mar-07 14:31:03 GMT): 60%
2022-Mar-07 06:31:03 (2022-Mar-07 14:31:03 GMT): 70%
2022-Mar-07 06:31:03 (2022-Mar-07 14:31:03 GMT): 80%
2022-Mar-07 06:31:03 (2022-Mar-07 14:31:03 GMT): 90%

Finished Levelizing
2022-Mar-07 06:31:03 (2022-Mar-07 14:31:03 GMT)

Starting Activity Propagation
2022-Mar-07 06:31:03 (2022-Mar-07 14:31:03 GMT)
2022-Mar-07 06:31:04 (2022-Mar-07 14:31:04 GMT): 10%
2022-Mar-07 06:31:05 (2022-Mar-07 14:31:05 GMT): 20%

Finished Activity Propagation
2022-Mar-07 06:31:06 (2022-Mar-07 14:31:06 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2358.10MB/4021.47MB/2517.99MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-07 06:31:06 (2022-Mar-07 14:31:06 GMT)
 ... Calculating switching power
2022-Mar-07 06:31:06 (2022-Mar-07 14:31:06 GMT): 10%
2022-Mar-07 06:31:06 (2022-Mar-07 14:31:06 GMT): 20%
2022-Mar-07 06:31:07 (2022-Mar-07 14:31:07 GMT): 30%
2022-Mar-07 06:31:07 (2022-Mar-07 14:31:07 GMT): 40%
2022-Mar-07 06:31:07 (2022-Mar-07 14:31:07 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-07 06:31:08 (2022-Mar-07 14:31:08 GMT): 60%
2022-Mar-07 06:31:08 (2022-Mar-07 14:31:08 GMT): 70%
2022-Mar-07 06:31:09 (2022-Mar-07 14:31:09 GMT): 80%
2022-Mar-07 06:31:14 (2022-Mar-07 14:31:14 GMT): 90%

Finished Calculating power
2022-Mar-07 06:31:15 (2022-Mar-07 14:31:15 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2358.10MB/4021.47MB/2517.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2358.10MB/4021.47MB/2517.99MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total/peak)=2358.10MB/4021.47MB/2517.99MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2358.10MB/4021.47MB/2517.99MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-07 06:31:15 (2022-Mar-07 14:31:15 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      176.13809337 	   68.8548%
Total Switching Power:      77.18748649 	   30.1737%
Total Leakage Power:         2.48518149 	    0.9715%
Total Power:               255.81076014
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         108.6       4.838      0.7991       114.3       44.67
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      67.51       72.35       1.686       141.5       55.33
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              176.1       77.19       2.485       255.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      176.1       77.19       2.485       255.8         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: FE_OFC4403_core_instance_array_out_114 (BUFFD16):           0.1122
*              Highest Leakage Power: DP_OP_1328J1_122_8403_U176 (CMPE42D2):        0.0002646
*                Total Cap:      4.28929e-10 F
*                Total instances in design: 55629
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2360.46MB/4021.47MB/2517.99MB)

** Power Reclaim End WNS Slack -1.163  TNS Slack -2095.129 
End: Power Optimization (cpu=0:03:19, real=0:03:19, mem=2707.19M, totSessionCpu=5:30:12).
**optDesign ... cpu = 5:21:06, real = 5:20:43, mem = 2293.5M, totSessionCpu=5:30:12 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=55629 and nets=59592 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2681.672M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:2048   (Analysis view: WC_VIEW)
 Advancing count:2048, Max:-200.0(ps) Min:-200.0(ps) Total:-409600.0(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2725.59 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2725.59 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=59580  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 59580 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1190 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.19% V. EstWL: 8.009820e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 58390 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.195844e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        13( 0.01%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)        73( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]      M8  (8)       164( 0.18%)         0( 0.00%)   ( 0.18%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              253( 0.04%)         2( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.38 sec, Real: 1.37 sec, Curr Mem: 2738.78 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2728.78)
Total number of fetched objects 59580
End delay calculation. (MEM=2797.53 CPU=0:00:10.4 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2797.53 CPU=0:00:13.4 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:17.1 real=0:00:17.0 totSessionCpu=5:30:34 mem=2797.5M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2376.83MB/3942.47MB/2517.99MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2376.83MB/3942.47MB/2517.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2376.83MB/3942.47MB/2517.99MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-07 06:31:42 (2022-Mar-07 14:31:42 GMT)
2022-Mar-07 06:31:42 (2022-Mar-07 14:31:42 GMT): 10%
2022-Mar-07 06:31:42 (2022-Mar-07 14:31:42 GMT): 20%
2022-Mar-07 06:31:42 (2022-Mar-07 14:31:42 GMT): 30%
2022-Mar-07 06:31:42 (2022-Mar-07 14:31:42 GMT): 40%
2022-Mar-07 06:31:42 (2022-Mar-07 14:31:42 GMT): 50%
2022-Mar-07 06:31:42 (2022-Mar-07 14:31:42 GMT): 60%
2022-Mar-07 06:31:42 (2022-Mar-07 14:31:42 GMT): 70%
2022-Mar-07 06:31:42 (2022-Mar-07 14:31:42 GMT): 80%
2022-Mar-07 06:31:42 (2022-Mar-07 14:31:42 GMT): 90%

Finished Levelizing
2022-Mar-07 06:31:42 (2022-Mar-07 14:31:42 GMT)

Starting Activity Propagation
2022-Mar-07 06:31:42 (2022-Mar-07 14:31:42 GMT)
2022-Mar-07 06:31:43 (2022-Mar-07 14:31:43 GMT): 10%
2022-Mar-07 06:31:43 (2022-Mar-07 14:31:43 GMT): 20%

Finished Activity Propagation
2022-Mar-07 06:31:45 (2022-Mar-07 14:31:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2379.16MB/3942.47MB/2517.99MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-07 06:31:45 (2022-Mar-07 14:31:45 GMT)
 ... Calculating switching power
2022-Mar-07 06:31:45 (2022-Mar-07 14:31:45 GMT): 10%
2022-Mar-07 06:31:45 (2022-Mar-07 14:31:45 GMT): 20%
2022-Mar-07 06:31:45 (2022-Mar-07 14:31:45 GMT): 30%
2022-Mar-07 06:31:46 (2022-Mar-07 14:31:46 GMT): 40%
2022-Mar-07 06:31:46 (2022-Mar-07 14:31:46 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-07 06:31:46 (2022-Mar-07 14:31:46 GMT): 60%
2022-Mar-07 06:31:47 (2022-Mar-07 14:31:47 GMT): 70%
2022-Mar-07 06:31:48 (2022-Mar-07 14:31:48 GMT): 80%
2022-Mar-07 06:31:53 (2022-Mar-07 14:31:53 GMT): 90%

Finished Calculating power
2022-Mar-07 06:31:54 (2022-Mar-07 14:31:54 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2379.16MB/3942.47MB/2517.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2379.16MB/3942.47MB/2517.99MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total/peak)=2379.16MB/3942.47MB/2517.99MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2379.16MB/3942.47MB/2517.99MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-07 06:31:54 (2022-Mar-07 14:31:54 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      176.13822435 	   68.8549%
Total Switching Power:      77.18748649 	   30.1737%
Total Leakage Power:         2.48518149 	    0.9715%
Total Power:               255.81089110
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         108.6       4.838      0.7991       114.3       44.67
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      67.51       72.35       1.686       141.5       55.33
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              176.1       77.19       2.485       255.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      176.1       77.19       2.485       255.8         100
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2382.65MB/3942.47MB/2517.99MB)


Output file is ./timingReports/fullchip_preCTS.power.
**optDesign ... cpu = 5:21:44, real = 5:21:21, mem = 2290.5M, totSessionCpu=5:30:50 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 5:21:44, real = 5:21:21, mem = 2285.4M, totSessionCpu=5:30:50 **
** Profile ** Start :  cpu=0:00:00.0, mem=2696.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=2696.5M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2706.5M
** Profile ** Total reports :  cpu=0:00:00.5, mem=2698.5M
** Profile ** DRVs :  cpu=0:00:03.2, mem=2696.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.162  | -1.162  | -0.074  |
|           TNS (ns):| -2095.2 | -2090.6 | -4.594  |
|    Violating Paths:|  2651   |  2432   |   219   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.626%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2696.5M
**optDesign ... cpu = 5:21:49, real = 5:21:27, mem = 2275.0M, totSessionCpu=5:30:55 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.21176' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 5:30:14, real = 5:29:52, mem = 2631.3M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPESI-3014          5  The RC network is incomplete for net %s....
WARNING   IMPSP-5140          21  Global net connect rules have not been c...
WARNING   IMPSP-315           21  Found %d instances insts with no PG Term...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 52 warning(s), 0 error(s)

<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/07 06:32:02, mem=2194.2M)
% Begin Save ccopt configuration ... (date=03/07 06:32:02, mem=2194.2M)
% End Save ccopt configuration ... (date=03/07 06:32:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2194.4M, current mem=2194.4M)
% Begin Save netlist data ... (date=03/07 06:32:02, mem=2194.4M)
Writing Binary DB to placement.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/07 06:32:03, total cpu=0:00:00.2, real=0:00:01.0, peak res=2194.4M, current mem=2194.4M)
Saving congestion map file placement.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/07 06:32:03, mem=2195.4M)
Saving AAE Data ...
% End Save AAE data ... (date=03/07 06:32:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2195.4M, current mem=2195.4M)
Saving scheduling_file.cts.21176 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/07 06:32:04, mem=2195.7M)
% End Save clock tree data ... (date=03/07 06:32:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2195.7M, current mem=2195.7M)
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/07 06:32:04, mem=2195.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/07 06:32:05, total cpu=0:00:00.2, real=0:00:01.0, peak res=2195.8M, current mem=2195.8M)
Saving Drc markers ...
... 300 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=03/07 06:32:05, mem=2195.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/07 06:32:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=2195.8M, current mem=2195.8M)
% Begin Save routing data ... (date=03/07 06:32:05, mem=2195.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=2631.3M) ***
% End Save routing data ... (date=03/07 06:32:06, total cpu=0:00:00.6, real=0:00:01.0, peak res=2196.1M, current mem=2196.1M)
Saving property file placement.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2634.3M) ***
Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/07 06:32:06, mem=2196.1M)
% End Save power constraints data ... (date=03/07 06:32:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=2196.1M, current mem=2196.1M)
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp
#% End save design ... (date=03/07 06:32:08, total cpu=0:00:04.2, real=0:00:06.0, peak res=2197.0M, current mem=2197.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./desdir/constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ./desdir/constraints/fullchip.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/07 06:32:13, mem=2155.7M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 11824 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/CON was created. It contains 11824 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2633.0M, init mem=2636.2M)
*info: Placed = 55629         
*info: Unplaced = 0           
Placement Density:92.63%(268300/289659)
Placement Density (including fixed std cells):92.63%(268300/289659)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=2633.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 289659.240um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       11824
  Delay constrained sinks:     11824
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 11824 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.1 real=0:00:02.2)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:02.7 real=0:00:02.7)
CCOpt::Phase::Initialization done. (took cpu=0:00:02.7 real=0:00:02.7)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.



Starting Activity Propagation
2022-Mar-07 06:32:26 (2022-Mar-07 14:32:26 GMT)
2022-Mar-07 06:32:27 (2022-Mar-07 14:32:27 GMT): 10%
2022-Mar-07 06:32:27 (2022-Mar-07 14:32:27 GMT): 20%

Finished Activity Propagation
2022-Mar-07 06:32:29 (2022-Mar-07 14:32:29 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 2048 advancing pin insertion delay (17.321% of 11824 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 11824 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2709.04 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2709.04 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=59580  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 59580 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1190 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.19% V. EstWL: 8.009820e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 58390 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.195844e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        13( 0.01%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)        73( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]      M8  (8)       164( 0.18%)         0( 0.00%)   ( 0.18%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              253( 0.04%)         2( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 209918
[NR-eGR]     M2  (2V) length: 3.594471e+05um, number of vias: 299084
[NR-eGR]     M3  (3H) length: 4.174727e+05um, number of vias: 26540
[NR-eGR]     M4  (4V) length: 2.346628e+05um, number of vias: 10184
[NR-eGR]     M5  (5H) length: 1.021881e+05um, number of vias: 6153
[NR-eGR]     M6  (6V) length: 3.940950e+04um, number of vias: 5215
[NR-eGR]     M7  (7H) length: 2.520920e+04um, number of vias: 6170
[NR-eGR]     M8  (8V) length: 5.709132e+04um, number of vias: 0
[NR-eGR] Total length: 1.235481e+06um, number of vias: 563264
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.771230e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.70 sec, Real: 2.70 sec, Curr Mem: 2678.23 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.9 real=0:00:02.9)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.4 real=0:00:00.4)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 289659.240um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       11824
  Delay constrained sinks:     11824
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 11824 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.0)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.7 real=0:00:07.7)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.8 real=0:00:00.8)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=140, i=0, icg=0, nicg=0, l=0, total=140
      cell areas       : b=1404.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1404.720um^2
      hp wire lengths  : top=0.000um, trunk=3788.800um, leaf=10669.400um, total=14458.200um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 137 CKBD12: 3 
    Bottom-up phase done. (took cpu=0:00:06.3 real=0:00:06.3)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (5:31:37 mem=2732.0M) ***
Total net bbox length = 1.050e+06 (4.619e+05 5.878e+05) (ext = 1.837e+04)
Move report: Detail placement moves 6978 insts, mean move: 0.91 um, max move: 8.00 um
	Max move on inst (core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_): (31.20, 241.20) --> (26.80, 237.60)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2732.0MB
Summary Report:
Instances move: 6978 (out of 55769 movable)
Instances flipped: 0
Mean displacement: 0.91 um
Max displacement: 8.00 um (Instance: core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_) (31.2, 241.2) -> (26.8, 237.6)
	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
Total net bbox length = 1.052e+06 (4.634e+05 5.890e+05) (ext = 1.835e+04)
Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2732.0MB
*** Finished refinePlace (5:31:39 mem=2732.0M) ***
    Moved 2582, flipped 597 and cell swapped 0 of 11964 clock instance(s) during refinement.
    The largest move was 8 microns for core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_49_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.3 real=0:00:03.3)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,0.54)              1
    [0.54,0.88)             1
    [0.88,1.22)             0
    [1.22,1.56)             0
    [1.56,1.9)              0
    [1.9,2.24)              0
    [2.24,2.58)             1
    [2.58,2.92)             0
    [2.92,3.26)             3
    [3.26,3.6)             12
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
         3.6         (332.800,70.200)     (332.800,66.600)     CTS_ccl_a_buf_00275 (a lib_cell CKBD16) at (332.800,66.600), in power domain auto-default
         3.6         (331.200,41.400)     (331.200,37.800)     CTS_ccl_a_buf_00241 (a lib_cell CKBD16) at (331.200,37.800), in power domain auto-default
         3.6         (118.200,88.200)     (118.200,84.600)     CTS_ccl_a_buf_00144 (a lib_cell CKBD16) at (118.200,84.600), in power domain auto-default
         3.6         (113.200,88.200)     (113.200,91.800)     CTS_ccl_a_buf_00426 (a lib_cell CKBD16) at (113.200,91.800), in power domain auto-default
         3.6         (55.800,433.800)     (55.800,430.200)     CTS_ccl_a_buf_00422 (a lib_cell CKBD16) at (55.800,430.200), in power domain auto-default
         3.6         (108.600,88.200)     (108.600,84.600)     CTS_ccl_buf_00439 (a lib_cell CKBD16) at (108.600,84.600), in power domain auto-default
         3.6         (55.800,412.200)     (55.800,408.600)     CTS_ccl_buf_00438 (a lib_cell CKBD16) at (55.800,408.600), in power domain auto-default
         3.6         (155.200,361.800)    (155.200,365.400)    CTS_ccl_a_buf_00370 (a lib_cell CKBD16) at (155.200,365.400), in power domain auto-default
         3.6         (239.000,361.800)    (239.000,365.400)    CTS_ccl_a_buf_00460 (a lib_cell CKBD16) at (239.000,365.400), in power domain auto-default
         3.6         (153.400,361.800)    (153.400,358.200)    CTS_ccl_buf_00462 (a lib_cell CKBD16) at (153.400,358.200), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:04.5 real=0:00:04.5)
    Clock DAG stats after 'Clustering':
      cell counts      : b=140, i=0, icg=0, nicg=0, l=0, total=140
      cell areas       : b=1404.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1404.720um^2
      cell capacitance : b=0.767pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.767pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.891pF, leaf=6.856pF, total=7.748pF
      wire lengths     : top=0.000um, trunk=5700.295um, leaf=38893.619um, total=44593.914um
      hp wire lengths  : top=0.000um, trunk=3806.800um, leaf=10779.200um, total=14586.000um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=16 avg=0.069ns sd=0.020ns min=0.021ns max=0.091ns {6 <= 0.063ns, 5 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.091ns sd=0.004ns min=0.085ns max=0.106ns {0 <= 0.063ns, 0 <= 0.084ns, 105 <= 0.094ns, 18 <= 0.100ns, 1 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 137 CKBD12: 3 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.430, max=0.494, avg=0.468, sd=0.017], skew [0.064 vs 0.057*], 94.7% {0.437, 0.494} (wid=0.064 ws=0.038) (gid=0.440 gs=0.037)
    Skew group summary after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.430, max=0.494, avg=0.468, sd=0.017], skew [0.064 vs 0.057*], 94.7% {0.437, 0.494} (wid=0.064 ws=0.038) (gid=0.440 gs=0.037)
    Legalizer API calls during this step: 2260 succeeded with high effort: 2260 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:11.4 real=0:00:11.4)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       141 (unrouted=141, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 59591 (unrouted=12, trialRouted=59579, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 141 nets for routing of which 141 have one or more fixed wires.
(ccopt eGR): Start to route 141 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2728.80 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2728.80 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=59720  numIgnoredNets=59579
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 141 clock nets ( 141 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 141 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 141 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.263120e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 87 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 87 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.869160e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 86 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 86 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.443520e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 45 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 45 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.207188e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 210198
[NR-eGR]     M2  (2V) length: 3.498471e+05um, number of vias: 291701
[NR-eGR]     M3  (3H) length: 4.198324e+05um, number of vias: 32101
[NR-eGR]     M4  (4V) length: 2.477048e+05um, number of vias: 10295
[NR-eGR]     M5  (5H) length: 1.032302e+05um, number of vias: 6153
[NR-eGR]     M6  (6V) length: 3.940950e+04um, number of vias: 5215
[NR-eGR]     M7  (7H) length: 2.520920e+04um, number of vias: 6170
[NR-eGR]     M8  (8V) length: 5.709132e+04um, number of vias: 0
[NR-eGR] Total length: 1.242324e+06um, number of vias: 561833
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.455610e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12104
[NR-eGR]     M2  (2V) length: 1.121220e+04um, number of vias: 14500
[NR-eGR]     M3  (3H) length: 1.922950e+04um, number of vias: 5704
[NR-eGR]     M4  (4V) length: 1.307230e+04um, number of vias: 111
[NR-eGR]     M5  (5H) length: 1.042100e+03um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.455610e+04um, number of vias: 32419
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.455610e+04um, number of vias: 32419
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.24 sec, Real: 1.24 sec, Curr Mem: 2670.80 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_21176_ieng6-641.ucsd.edu_cdrewes_ZlYwHq/.rgfOIZF61
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.4 real=0:00:01.4)
    Routing using eGR only done.
Net route status summary:
  Clock:       141 (unrouted=0, trialRouted=0, noStatus=0, routed=141, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 59591 (unrouted=12, trialRouted=59579, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2702.68 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2702.68 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 141  Num Prerouted Wires = 31795
[NR-eGR] Read numTotalNets=59720  numIgnoredNets=141
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 59579 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1190 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.18% V. EstWL: 8.012880e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 58389 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.164595e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        11( 0.01%)         1( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        63( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M8  (8)       159( 0.18%)         0( 0.00%)         0( 0.00%)   ( 0.18%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              236( 0.04%)         1( 0.00%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.27 seconds, mem = 2715.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 210198
[NR-eGR]     M2  (2V) length: 3.392818e+05um, number of vias: 289765
[NR-eGR]     M3  (3H) length: 4.031384e+05um, number of vias: 34878
[NR-eGR]     M4  (4V) length: 2.528554e+05um, number of vias: 11918
[NR-eGR]     M5  (5H) length: 1.210904e+05um, number of vias: 6398
[NR-eGR]     M6  (6V) length: 4.625928e+04um, number of vias: 5219
[NR-eGR]     M7  (7H) length: 2.549960e+04um, number of vias: 6200
[NR-eGR]     M8  (8V) length: 5.696932e+04um, number of vias: 0
[NR-eGR] Total length: 1.245094e+06um, number of vias: 564576
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.39 seconds, mem = 2682.9M
End of congRepair (cpu=0:00:02.7, real=0:00:02.0)
    Congestion Repair done. (took cpu=0:00:02.8 real=0:00:02.8)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:05.1 real=0:00:05.1)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=55769 and nets=59732 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2686.082M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:00.9)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=140, i=0, icg=0, nicg=0, l=0, total=140
    cell areas       : b=1404.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1404.720um^2
    cell capacitance : b=0.767pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.767pF
    sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.907pF, leaf=6.970pF, total=7.877pF
    wire lengths     : top=0.000um, trunk=5700.295um, leaf=38893.619um, total=44593.914um
    hp wire lengths  : top=0.000um, trunk=3806.800um, leaf=10779.200um, total=14586.000um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Capacitance          : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF sum=0.001pF
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=16 avg=0.069ns sd=0.021ns min=0.021ns max=0.092ns {6 <= 0.063ns, 5 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.003ns min=0.084ns max=0.106ns {0 <= 0.063ns, 0 <= 0.084ns, 103 <= 0.094ns, 19 <= 0.100ns, 2 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 137 CKBD12: 3 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.433, max=0.495, avg=0.470, sd=0.016], skew [0.062 vs 0.057*], 95.4% {0.435, 0.493} (wid=0.065 ws=0.038) (gid=0.441 gs=0.036)
  Skew group summary after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.433, max=0.495, avg=0.470, sd=0.016], skew [0.062 vs 0.057*], 95.4% {0.435, 0.493} (wid=0.065 ws=0.038) (gid=0.441 gs=0.036)
  CongRepair After Initial Clustering done. (took cpu=0:00:07.2 real=0:00:07.2)
  Stage::Clustering done. (took cpu=0:00:18.8 real=0:00:18.7)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=140, i=0, icg=0, nicg=0, l=0, total=140
      cell areas       : b=1406.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1406.880um^2
      cell capacitance : b=0.768pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.768pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.908pF, leaf=6.970pF, total=7.878pF
      wire lengths     : top=0.000um, trunk=5702.295um, leaf=38894.019um, total=44596.314um
      hp wire lengths  : top=0.000um, trunk=3812.800um, leaf=10779.900um, total=14592.700um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=16 avg=0.069ns sd=0.021ns min=0.021ns max=0.092ns {6 <= 0.063ns, 5 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.091ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 104 <= 0.094ns, 19 <= 0.100ns, 2 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 138 CKBD12: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.433, max=0.495], skew [0.062 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.433, max=0.495], skew [0.062 vs 0.057*]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.3 real=0:00:00.3)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=140, i=0, icg=0, nicg=0, l=0, total=140
      cell areas       : b=1406.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1406.880um^2
      cell capacitance : b=0.768pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.768pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.908pF, leaf=6.970pF, total=7.878pF
      wire lengths     : top=0.000um, trunk=5702.295um, leaf=38894.019um, total=44596.314um
      hp wire lengths  : top=0.000um, trunk=3812.800um, leaf=10779.900um, total=14592.700um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=16 avg=0.069ns sd=0.021ns min=0.021ns max=0.092ns {6 <= 0.063ns, 5 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.091ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 104 <= 0.094ns, 19 <= 0.100ns, 2 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 138 CKBD12: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.433, max=0.495, avg=0.470, sd=0.016], skew [0.062 vs 0.057*], 95.8% {0.436, 0.493} (wid=0.065 ws=0.038) (gid=0.441 gs=0.036)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.433, max=0.495, avg=0.470, sd=0.016], skew [0.062 vs 0.057*], 95.8% {0.436, 0.493} (wid=0.065 ws=0.038) (gid=0.441 gs=0.036)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::DRV Fixing done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=140, i=0, icg=0, nicg=0, l=0, total=140
      cell areas       : b=1406.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1406.880um^2
      cell capacitance : b=0.768pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.768pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.908pF, leaf=6.970pF, total=7.878pF
      wire lengths     : top=0.000um, trunk=5702.295um, leaf=38894.019um, total=44596.314um
      hp wire lengths  : top=0.000um, trunk=3812.800um, leaf=10779.900um, total=14592.700um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=16 avg=0.069ns sd=0.021ns min=0.021ns max=0.092ns {6 <= 0.063ns, 5 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.091ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 104 <= 0.094ns, 19 <= 0.100ns, 2 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 138 CKBD12: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.433, max=0.495], skew [0.062 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.433, max=0.495], skew [0.062 vs 0.057*]
    Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=140, i=0, icg=0, nicg=0, l=0, total=140
      cell areas       : b=1406.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1406.880um^2
      cell capacitance : b=0.768pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.768pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.908pF, leaf=6.970pF, total=7.878pF
      wire lengths     : top=0.000um, trunk=5702.295um, leaf=38894.019um, total=44596.314um
      hp wire lengths  : top=0.000um, trunk=3812.800um, leaf=10779.900um, total=14592.700um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=16 avg=0.069ns sd=0.021ns min=0.021ns max=0.092ns {6 <= 0.063ns, 5 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.091ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 104 <= 0.094ns, 19 <= 0.100ns, 2 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 138 CKBD12: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.433, max=0.495], skew [0.062 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.433, max=0.495], skew [0.062 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=140, i=0, icg=0, nicg=0, l=0, total=140
      cell areas       : b=1406.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1406.880um^2
      cell capacitance : b=0.768pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.768pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.908pF, leaf=6.970pF, total=7.878pF
      wire lengths     : top=0.000um, trunk=5702.295um, leaf=38894.019um, total=44596.314um
      hp wire lengths  : top=0.000um, trunk=3812.800um, leaf=10779.900um, total=14592.700um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=16 avg=0.069ns sd=0.021ns min=0.021ns max=0.092ns {6 <= 0.063ns, 5 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.091ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 104 <= 0.094ns, 19 <= 0.100ns, 2 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 138 CKBD12: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.433, max=0.495], skew [0.062 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.433, max=0.495], skew [0.062 vs 0.057*]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
      cell areas       : b=1396.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1396.800um^2
      cell capacitance : b=0.762pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.762pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.876pF, leaf=6.971pF, total=7.848pF
      wire lengths     : top=0.000um, trunk=5509.695um, leaf=38902.218um, total=44411.913um
      hp wire lengths  : top=0.000um, trunk=3574.200um, leaf=10783.400um, total=14357.600um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=15 avg=0.072ns sd=0.021ns min=0.023ns max=0.093ns {5 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.091ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 104 <= 0.094ns, 19 <= 0.100ns, 2 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 137 CKBD12: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.385, max=0.481], skew [0.096 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.385, max=0.481], skew [0.096 vs 0.057*]
    Legalizer API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.9 real=0:00:00.9)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
      cell areas       : b=1396.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1396.800um^2
      cell capacitance : b=0.762pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.762pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.862pF, leaf=6.972pF, total=7.834pF
      wire lengths     : top=0.000um, trunk=5419.497um, leaf=38907.921um, total=44327.418um
      hp wire lengths  : top=0.000um, trunk=3594.000um, leaf=10803.900um, total=14397.900um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=15 avg=0.071ns sd=0.022ns min=0.023ns max=0.092ns {5 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 103 <= 0.094ns, 19 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 137 CKBD12: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.381, max=0.471, avg=0.427, sd=0.022], skew [0.091 vs 0.057*], 77.5% {0.387, 0.444} (wid=0.064 ws=0.040) (gid=0.437 gs=0.081)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.381, max=0.471, avg=0.427, sd=0.022], skew [0.091 vs 0.057*], 77.5% {0.387, 0.444} (wid=0.064 ws=0.040) (gid=0.437 gs=0.081)
    Legalizer API calls during this step: 347 succeeded with high effort: 347 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:03.7 real=0:00:03.7)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:05.5 real=0:00:05.5)
  CCOpt::Phase::Construction done. (took cpu=0:00:25.0 real=0:00:24.9)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
      cell areas       : b=1396.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1396.800um^2
      cell capacitance : b=0.762pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.762pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.858pF, leaf=6.972pF, total=7.830pF
      wire lengths     : top=0.000um, trunk=5383.897um, leaf=38907.921um, total=44291.818um
      hp wire lengths  : top=0.000um, trunk=3622.200um, leaf=10803.900um, total=14426.100um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=15 avg=0.071ns sd=0.021ns min=0.023ns max=0.092ns {5 <= 0.063ns, 4 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 103 <= 0.094ns, 19 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 137 CKBD12: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.381, max=0.471], skew [0.091 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.381, max=0.471], skew [0.091 vs 0.057*]
    Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
      cell areas       : b=1380.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.240um^2
      cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.858pF, leaf=6.972pF, total=7.830pF
      wire lengths     : top=0.000um, trunk=5383.697um, leaf=38907.921um, total=44291.618um
      hp wire lengths  : top=0.000um, trunk=3622.200um, leaf=10803.900um, total=14426.100um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=15 avg=0.078ns sd=0.018ns min=0.031ns max=0.101ns {2 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 103 <= 0.094ns, 19 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 132 CKBD12: 6 CKBD2: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.436, max=0.483], skew [0.047 vs 0.057]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.436, max=0.483], skew [0.047 vs 0.057]
    Legalizer API calls during this step: 288 succeeded with high effort: 288 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:02.1 real=0:00:02.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
      cell areas       : b=1380.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.240um^2
      cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.858pF, leaf=6.972pF, total=7.830pF
      wire lengths     : top=0.000um, trunk=5383.697um, leaf=38907.921um, total=44291.618um
      hp wire lengths  : top=0.000um, trunk=3622.200um, leaf=10803.900um, total=14426.100um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=15 avg=0.078ns sd=0.018ns min=0.031ns max=0.101ns {2 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 103 <= 0.094ns, 19 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 132 CKBD12: 6 CKBD2: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.436, max=0.483, avg=0.455, sd=0.012], skew [0.047 vs 0.057], 100% {0.436, 0.483} (wid=0.063 ws=0.041) (gid=0.448 gs=0.045)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.436, max=0.483, avg=0.455, sd=0.012], skew [0.047 vs 0.057], 100% {0.436, 0.483} (wid=0.063 ws=0.041) (gid=0.448 gs=0.045)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Reducing Power done. (took cpu=0:00:02.8 real=0:00:02.8)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.4 real=0:00:01.4)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 141 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
          cell areas       : b=1380.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.240um^2
          cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
          sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.858pF, leaf=6.972pF, total=7.830pF
          wire lengths     : top=0.000um, trunk=5383.697um, leaf=38907.921um, total=44291.618um
          hp wire lengths  : top=0.000um, trunk=3622.200um, leaf=10803.900um, total=14426.100um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=15 avg=0.078ns sd=0.018ns min=0.031ns max=0.101ns {2 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 103 <= 0.094ns, 19 <= 0.100ns, 3 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 132 CKBD12: 6 CKBD2: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
          cell areas       : b=1380.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.240um^2
          cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
          sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.858pF, leaf=6.972pF, total=7.830pF
          wire lengths     : top=0.000um, trunk=5383.697um, leaf=38907.921um, total=44291.618um
          hp wire lengths  : top=0.000um, trunk=3622.200um, leaf=10803.900um, total=14426.100um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=15 avg=0.078ns sd=0.018ns min=0.031ns max=0.101ns {2 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 103 <= 0.094ns, 19 <= 0.100ns, 3 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 132 CKBD12: 6 CKBD2: 1 
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:01.4 real=0:00:01.4)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
          cell areas       : b=1380.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.240um^2
          cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
          sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.858pF, leaf=6.972pF, total=7.830pF
          wire lengths     : top=0.000um, trunk=5383.697um, leaf=38907.921um, total=44291.618um
          hp wire lengths  : top=0.000um, trunk=3622.200um, leaf=10803.900um, total=14426.100um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=15 avg=0.078ns sd=0.018ns min=0.031ns max=0.101ns {2 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 103 <= 0.094ns, 19 <= 0.100ns, 3 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 132 CKBD12: 6 CKBD2: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
      cell areas       : b=1380.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.240um^2
      cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.858pF, leaf=6.972pF, total=7.830pF
      wire lengths     : top=0.000um, trunk=5383.697um, leaf=38907.921um, total=44291.618um
      hp wire lengths  : top=0.000um, trunk=3622.200um, leaf=10803.900um, total=14426.100um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=15 avg=0.078ns sd=0.018ns min=0.031ns max=0.101ns {2 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 103 <= 0.094ns, 19 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 132 CKBD12: 6 CKBD2: 1 
    Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:03.8 real=0:00:03.8)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
    cell areas       : b=1380.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.240um^2
    cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
    sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.858pF, leaf=6.972pF, total=7.830pF
    wire lengths     : top=0.000um, trunk=5383.697um, leaf=38907.921um, total=44291.618um
    hp wire lengths  : top=0.000um, trunk=3622.200um, leaf=10803.900um, total=14426.100um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=15 avg=0.078ns sd=0.018ns min=0.031ns max=0.101ns {2 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 103 <= 0.094ns, 19 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 132 CKBD12: 6 CKBD2: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.436, max=0.483], skew [0.047 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.436, max=0.483], skew [0.047 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
      cell areas       : b=1380.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.240um^2
      cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.858pF, leaf=6.972pF, total=7.830pF
      wire lengths     : top=0.000um, trunk=5383.697um, leaf=38907.921um, total=44291.618um
      hp wire lengths  : top=0.000um, trunk=3622.200um, leaf=10803.900um, total=14426.100um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=15 avg=0.078ns sd=0.018ns min=0.031ns max=0.101ns {2 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 103 <= 0.094ns, 19 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 132 CKBD12: 6 CKBD2: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.436, max=0.483], skew [0.047 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.436, max=0.483], skew [0.047 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.4 real=0:00:00.4)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
          cell areas       : b=1380.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.240um^2
          cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
          sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.858pF, leaf=6.972pF, total=7.830pF
          wire lengths     : top=0.000um, trunk=5383.697um, leaf=38907.921um, total=44291.618um
          hp wire lengths  : top=0.000um, trunk=3622.200um, leaf=10803.900um, total=14426.100um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=15 avg=0.078ns sd=0.018ns min=0.031ns max=0.101ns {2 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 103 <= 0.094ns, 19 <= 0.100ns, 3 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 132 CKBD12: 6 CKBD2: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
      cell areas       : b=1380.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.240um^2
      cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.858pF, leaf=6.972pF, total=7.830pF
      wire lengths     : top=0.000um, trunk=5383.697um, leaf=38907.921um, total=44291.618um
      hp wire lengths  : top=0.000um, trunk=3622.200um, leaf=10803.900um, total=14426.100um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=15 avg=0.078ns sd=0.018ns min=0.031ns max=0.101ns {2 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 103 <= 0.094ns, 19 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 132 CKBD12: 6 CKBD2: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.436, max=0.483], skew [0.047 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.436, max=0.483], skew [0.047 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:01.1 real=0:00:01.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
      cell areas       : b=1380.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.240um^2
      cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.858pF, leaf=6.972pF, total=7.830pF
      wire lengths     : top=0.000um, trunk=5383.697um, leaf=38907.921um, total=44291.618um
      hp wire lengths  : top=0.000um, trunk=3622.200um, leaf=10803.900um, total=14426.100um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=15 avg=0.078ns sd=0.018ns min=0.031ns max=0.101ns {2 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 103 <= 0.094ns, 19 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 132 CKBD12: 6 CKBD2: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.436, max=0.483], skew [0.047 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.436, max=0.483], skew [0.047 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
      cell areas       : b=1380.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.240um^2
      cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.858pF, leaf=6.972pF, total=7.830pF
      wire lengths     : top=0.000um, trunk=5383.697um, leaf=38907.921um, total=44291.618um
      hp wire lengths  : top=0.000um, trunk=3622.200um, leaf=10803.900um, total=14426.100um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=15 avg=0.078ns sd=0.018ns min=0.031ns max=0.101ns {2 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 103 <= 0.094ns, 19 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 132 CKBD12: 6 CKBD2: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.436, max=0.483, avg=0.455, sd=0.012], skew [0.047 vs 0.057], 100% {0.436, 0.483} (wid=0.063 ws=0.041) (gid=0.448 gs=0.045)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.436, max=0.483, avg=0.455, sd=0.012], skew [0.047 vs 0.057], 100% {0.436, 0.483} (wid=0.063 ws=0.041) (gid=0.448 gs=0.045)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Balancing done. (took cpu=0:00:06.2 real=0:00:06.2)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
    Tried: 141 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
      cell areas       : b=1380.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.240um^2
      cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.858pF, leaf=6.972pF, total=7.830pF
      wire lengths     : top=0.000um, trunk=5383.697um, leaf=38907.921um, total=44291.618um
      hp wire lengths  : top=0.000um, trunk=3622.200um, leaf=10803.900um, total=14426.100um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=15 avg=0.078ns sd=0.018ns min=0.031ns max=0.101ns {2 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 103 <= 0.094ns, 19 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 132 CKBD12: 6 CKBD2: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.438, max=0.483], skew [0.045 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.438, max=0.483], skew [0.045 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.8 real=0:00:00.8)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
      cell areas       : b=1380.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.240um^2
      cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.858pF, leaf=6.972pF, total=7.830pF
      wire lengths     : top=0.000um, trunk=5383.697um, leaf=38907.921um, total=44291.618um
      hp wire lengths  : top=0.000um, trunk=3622.200um, leaf=10803.900um, total=14426.100um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=15 avg=0.078ns sd=0.018ns min=0.031ns max=0.101ns {2 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 103 <= 0.094ns, 19 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 132 CKBD12: 6 CKBD2: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.438, max=0.483, avg=0.456, sd=0.011], skew [0.045 vs 0.057], 100% {0.438, 0.483} (wid=0.063 ws=0.041) (gid=0.448 gs=0.044)
    Skew group summary after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.438, max=0.483, avg=0.456, sd=0.011], skew [0.045 vs 0.057], 100% {0.438, 0.483} (wid=0.063 ws=0.041) (gid=0.448 gs=0.044)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=12.205pF fall=11.974pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=12.204pF fall=11.973pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
      cell areas       : b=1378.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1378.080um^2
      cell capacitance : b=0.752pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.752pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.858pF, leaf=6.972pF, total=7.830pF
      wire lengths     : top=0.000um, trunk=5383.697um, leaf=38907.921um, total=44291.618um
      hp wire lengths  : top=0.000um, trunk=3622.200um, leaf=10803.900um, total=14426.100um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=15 avg=0.078ns sd=0.017ns min=0.031ns max=0.101ns {1 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 104 <= 0.094ns, 18 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 131 CKBD12: 7 CKBD2: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.438, max=0.483, avg=0.456, sd=0.012], skew [0.045 vs 0.057], 100% {0.438, 0.483} (wid=0.063 ws=0.041) (gid=0.450 gs=0.046)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.438, max=0.483, avg=0.456, sd=0.012], skew [0.045 vs 0.057], 100% {0.438, 0.483} (wid=0.063 ws=0.041) (gid=0.450 gs=0.046)
    Legalizer API calls during this step: 284 succeeded with high effort: 284 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:02.6 real=0:00:02.6)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
      cell areas       : b=1378.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1378.080um^2
      cell capacitance : b=0.752pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.752pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.858pF, leaf=6.972pF, total=7.830pF
      wire lengths     : top=0.000um, trunk=5383.697um, leaf=38907.921um, total=44291.618um
      hp wire lengths  : top=0.000um, trunk=3622.200um, leaf=10803.900um, total=14426.100um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=15 avg=0.078ns sd=0.017ns min=0.031ns max=0.101ns {1 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.003ns min=0.084ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 104 <= 0.094ns, 18 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 131 CKBD12: 7 CKBD2: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.438, max=0.483, avg=0.456, sd=0.012], skew [0.045 vs 0.057], 100% {0.438, 0.483} (wid=0.063 ws=0.041) (gid=0.450 gs=0.046)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.438, max=0.483, avg=0.456, sd=0.012], skew [0.045 vs 0.057], 100% {0.438, 0.483} (wid=0.063 ws=0.041) (gid=0.450 gs=0.046)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.4 real=0:00:00.4)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires A0...
        Legalizer API calls during this step: 72 succeeded with high effort: 72 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=140, filtered=140, permitted=139, cannotCompute=0, computed=139, moveTooSmall=6, resolved=131, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=19, ignoredLeafDriver=0, worse=86, accepted=26
        Max accepted move=43.800um, total accepted move=563.600um, average move=21.677um
        Move for wirelength. considered=140, filtered=140, permitted=139, cannotCompute=0, computed=139, moveTooSmall=15, resolved=119, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=35, ignoredLeafDriver=0, worse=62, accepted=18
        Max accepted move=86.400um, total accepted move=328.200um, average move=18.233um
        Move for wirelength. considered=140, filtered=140, permitted=139, cannotCompute=0, computed=139, moveTooSmall=43, resolved=83, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=28, ignoredLeafDriver=0, worse=38, accepted=13
        Max accepted move=54.000um, total accepted move=224.200um, average move=17.246um
        Legalizer API calls during this step: 325 succeeded with high effort: 325 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:04.6 real=0:00:04.6)
      Global shorten wires A1...
        Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - core...
        Move for wirelength. considered=140, filtered=140, permitted=139, cannotCompute=0, computed=139, moveTooSmall=23, resolved=12, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=4, accepted=1
        Max accepted move=14.600um, total accepted move=14.600um, average move=14.600um
        Move for wirelength. considered=140, filtered=140, permitted=139, cannotCompute=0, computed=139, moveTooSmall=20, resolved=6, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=5, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.0 real=0:00:01.0)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 640 succeeded with high effort: 640 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:01.6 real=0:00:01.6)
      Move For Wirelength - branch...
        Move for wirelength. considered=140, filtered=140, permitted=139, cannotCompute=0, computed=139, moveTooSmall=0, resolved=17, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=13, accepted=4
        Max accepted move=2.000um, total accepted move=3.800um, average move=0.950um
        Move for wirelength. considered=140, filtered=140, permitted=139, cannotCompute=0, computed=139, moveTooSmall=0, resolved=14, predictFail=13, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
        cell areas       : b=1378.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1378.080um^2
        cell capacitance : b=0.752pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.752pF
        sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.740pF, leaf=6.995pF, total=7.735pF
        wire lengths     : top=0.000um, trunk=4640.297um, leaf=39046.319um, total=43686.615um
        hp wire lengths  : top=0.000um, trunk=3326.200um, leaf=11079.700um, total=14405.900um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=15 avg=0.074ns sd=0.016ns min=0.031ns max=0.094ns {3 <= 0.063ns, 8 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
        Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 99 <= 0.094ns, 18 <= 0.100ns, 8 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 131 CKBD12: 7 CKBD2: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.426, max=0.480, avg=0.443, sd=0.013], skew [0.054 vs 0.057], 100% {0.426, 0.480} (wid=0.059 ws=0.040) (gid=0.437 gs=0.045)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.426, max=0.480, avg=0.443, sd=0.013], skew [0.054 vs 0.057], 100% {0.426, 0.480} (wid=0.059 ws=0.040) (gid=0.437 gs=0.045)
      Legalizer API calls during this step: 1141 succeeded with high effort: 1141 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:08.5 real=0:00:08.5)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 141 , Succeeded = 22 , Wirelength increased = 117 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.4 real=0:00:00.4)
    Optimizing orientation done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
      cell areas       : b=1378.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1378.080um^2
      cell capacitance : b=0.752pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.752pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.730pF, leaf=6.993pF, total=7.723pF
      wire lengths     : top=0.000um, trunk=4581.199um, leaf=39035.318um, total=43616.516um
      hp wire lengths  : top=0.000um, trunk=3326.200um, leaf=11079.700um, total=14405.900um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=15 avg=0.074ns sd=0.016ns min=0.031ns max=0.093ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 99 <= 0.094ns, 18 <= 0.100ns, 8 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 131 CKBD12: 7 CKBD2: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.425, max=0.480, avg=0.442, sd=0.013], skew [0.054 vs 0.057], 100% {0.425, 0.480} (wid=0.060 ws=0.040) (gid=0.437 gs=0.046)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.425, max=0.480, avg=0.442, sd=0.013], skew [0.054 vs 0.057], 100% {0.425, 0.480} (wid=0.060 ws=0.040) (gid=0.437 gs=0.046)
    Legalizer API calls during this step: 1141 succeeded with high effort: 1141 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:09.9 real=0:00:09.9)
  Total capacitance is (rise=19.927pF fall=19.696pF), of which (rise=7.723pF fall=7.723pF) is wire, and (rise=12.204pF fall=11.973pF) is gate.
  Stage::Polishing done. (took cpu=0:00:14.1 real=0:00:14.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (5:32:19 mem=2724.2M) ***
Total net bbox length = 1.052e+06 (4.634e+05 5.887e+05) (ext = 1.829e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2724.2MB
Summary Report:
Instances move: 0 (out of 55768 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.052e+06 (4.634e+05 5.887e+05) (ext = 1.829e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2724.2MB
*** Finished refinePlace (5:32:19 mem=2724.2M) ***
  Moved 0, flipped 0 and cell swapped 0 of 11963 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Updating netlist done. (took cpu=0:00:01.1 real=0:00:01.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:24.2 real=0:00:24.2)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       140 (unrouted=140, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 59591 (unrouted=12, trialRouted=59579, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 140 nets for routing of which 140 have one or more fixed wires.
(ccopt eGR): Start to route 140 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2724.24 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2724.24 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=59719  numIgnoredNets=59579
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 140 clock nets ( 140 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 140 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 140 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.170420e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 82 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 82 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.614820e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 80 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 80 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.995500e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 37 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 37 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.116684e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 210196
[NR-eGR]     M2  (2V) length: 3.393400e+05um, number of vias: 289805
[NR-eGR]     M3  (3H) length: 4.029065e+05um, number of vias: 34827
[NR-eGR]     M4  (4V) length: 2.522804e+05um, number of vias: 11903
[NR-eGR]     M5  (5H) length: 1.208481e+05um, number of vias: 6398
[NR-eGR]     M6  (6V) length: 4.625928e+04um, number of vias: 5219
[NR-eGR]     M7  (7H) length: 2.549960e+04um, number of vias: 6200
[NR-eGR]     M8  (8V) length: 5.696932e+04um, number of vias: 0
[NR-eGR] Total length: 1.244103e+06um, number of vias: 564548
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.356510e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12102
[NR-eGR]     M2  (2V) length: 1.127040e+04um, number of vias: 14540
[NR-eGR]     M3  (3H) length: 1.899760e+04um, number of vias: 5653
[NR-eGR]     M4  (4V) length: 1.249730e+04um, number of vias: 96
[NR-eGR]     M5  (5H) length: 7.998000e+02um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.356510e+04um, number of vias: 32391
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.356510e+04um, number of vias: 32391
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.27 sec, Real: 1.28 sec, Curr Mem: 2671.24 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_21176_ieng6-641.ucsd.edu_cdrewes_ZlYwHq/.rgf9XQfk1
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.5 real=0:00:01.5)
Set FIXED routing status on 140 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       140 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=140, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 59591 (unrouted=12, trialRouted=59579, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.8 real=0:00:01.8)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=55768 and nets=59731 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2671.238M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:00.9)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
        Reset bufferability constraints done. (took cpu=0:00:00.4 real=0:00:00.4)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
          cell areas       : b=1378.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1378.080um^2
          cell capacitance : b=0.752pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.752pF
          sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.721pF, leaf=7.073pF, total=7.794pF
          wire lengths     : top=0.000um, trunk=4605.300um, leaf=38959.800um, total=43565.100um
          hp wire lengths  : top=0.000um, trunk=3326.200um, leaf=11079.700um, total=14405.900um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=15 avg=0.073ns sd=0.016ns min=0.029ns max=0.092ns {3 <= 0.063ns, 8 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 99 <= 0.094ns, 18 <= 0.100ns, 8 <= 0.105ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 131 CKBD12: 7 CKBD2: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.425, max=0.479, avg=0.442, sd=0.013], skew [0.054 vs 0.057], 100% {0.425, 0.479} (wid=0.057 ws=0.036) (gid=0.438 gs=0.046)
        Skew group summary eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.425, max=0.479, avg=0.442, sd=0.013], skew [0.054 vs 0.057], 100% {0.425, 0.479} (wid=0.057 ws=0.036) (gid=0.438 gs=0.046)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
          cell areas       : b=1378.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1378.080um^2
          cell capacitance : b=0.752pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.752pF
          sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.721pF, leaf=7.073pF, total=7.794pF
          wire lengths     : top=0.000um, trunk=4605.300um, leaf=38959.800um, total=43565.100um
          hp wire lengths  : top=0.000um, trunk=3326.200um, leaf=11079.700um, total=14405.900um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=15 avg=0.073ns sd=0.016ns min=0.029ns max=0.092ns {3 <= 0.063ns, 8 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 99 <= 0.094ns, 18 <= 0.100ns, 8 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 131 CKBD12: 7 CKBD2: 1 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.425, max=0.479, avg=0.442, sd=0.013], skew [0.054 vs 0.057], 100% {0.425, 0.479} (wid=0.057 ws=0.036) (gid=0.438 gs=0.046)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.425, max=0.479, avg=0.442, sd=0.013], skew [0.054 vs 0.057], 100% {0.425, 0.479} (wid=0.057 ws=0.036) (gid=0.438 gs=0.046)
        Moving buffers done. (took cpu=0:00:00.5 real=0:00:00.5)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 737 long paths. The largest offset applied was 0.012ns.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------
          Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                        Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------
          clk/CON       11824      737        6.233%      0.012ns       0.479ns         0.467ns
          ----------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000         9
            0.000        0.005       460
            0.005        0.010       181
            0.010      and above      87
          -------------------------------
          
          Mean=0.005ns Median=0.003ns Std.Dev=0.004ns
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 6, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 127, numSkippedDueToCloseToSkewTarget = 7
        CCOpt-eGRPC Downsizing: considered: 6, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 6, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
          cell areas       : b=1378.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1378.080um^2
          cell capacitance : b=0.752pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.752pF
          sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.721pF, leaf=7.073pF, total=7.794pF
          wire lengths     : top=0.000um, trunk=4605.300um, leaf=38959.800um, total=43565.100um
          hp wire lengths  : top=0.000um, trunk=3326.200um, leaf=11079.700um, total=14405.900um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=15 avg=0.073ns sd=0.016ns min=0.029ns max=0.092ns {3 <= 0.063ns, 8 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 99 <= 0.094ns, 18 <= 0.100ns, 8 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 131 CKBD12: 7 CKBD2: 1 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.425, max=0.479, avg=0.442, sd=0.013], skew [0.054 vs 0.057], 100% {0.425, 0.479} (wid=0.057 ws=0.036) (gid=0.438 gs=0.046)
        Skew group summary eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.425, max=0.479, avg=0.442, sd=0.013], skew [0.054 vs 0.057], 100% {0.425, 0.479} (wid=0.057 ws=0.036) (gid=0.438 gs=0.046)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.8 real=0:00:00.8)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 140, tested: 140, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
          cell areas       : b=1378.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1378.080um^2
          cell capacitance : b=0.752pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.752pF
          sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.721pF, leaf=7.073pF, total=7.794pF
          wire lengths     : top=0.000um, trunk=4605.300um, leaf=38959.800um, total=43565.100um
          hp wire lengths  : top=0.000um, trunk=3326.200um, leaf=11079.700um, total=14405.900um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=15 avg=0.073ns sd=0.016ns min=0.029ns max=0.092ns {3 <= 0.063ns, 8 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 99 <= 0.094ns, 18 <= 0.100ns, 8 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 131 CKBD12: 7 CKBD2: 1 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.425, max=0.479, avg=0.442, sd=0.013], skew [0.054 vs 0.057], 100% {0.425, 0.479} (wid=0.057 ws=0.036) (gid=0.438 gs=0.046)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.425, max=0.479, avg=0.442, sd=0.013], skew [0.054 vs 0.057], 100% {0.425, 0.479} (wid=0.057 ws=0.036) (gid=0.438 gs=0.046)
        Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 9 insts, 18 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
          cell areas       : b=1378.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1378.080um^2
          cell capacitance : b=0.752pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.752pF
          sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.721pF, leaf=7.073pF, total=7.794pF
          wire lengths     : top=0.000um, trunk=4605.300um, leaf=38959.800um, total=43565.100um
          hp wire lengths  : top=0.000um, trunk=3326.200um, leaf=11079.700um, total=14405.900um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=15 avg=0.073ns sd=0.016ns min=0.029ns max=0.092ns {3 <= 0.063ns, 8 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 99 <= 0.094ns, 18 <= 0.100ns, 8 <= 0.105ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 131 CKBD12: 7 CKBD2: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.425, max=0.479, avg=0.442, sd=0.013], skew [0.054 vs 0.057], 100% {0.425, 0.479} (wid=0.057 ws=0.036) (gid=0.438 gs=0.046)
        Skew group summary before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.425, max=0.479, avg=0.442, sd=0.013], skew [0.054 vs 0.057], 100% {0.425, 0.479} (wid=0.057 ws=0.036) (gid=0.438 gs=0.046)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (5:32:26 mem=2709.4M) ***
Total net bbox length = 1.052e+06 (4.634e+05 5.887e+05) (ext = 1.829e+04)
Move report: Detail placement moves 3941 insts, mean move: 0.77 um, max move: 5.80 um
	Max move on inst (core_instance_qmem_instance_memory15_reg_23_): (73.40, 99.00) --> (69.40, 100.80)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2709.4MB
Summary Report:
Instances move: 3941 (out of 55768 movable)
Instances flipped: 0
Mean displacement: 0.77 um
Max displacement: 5.80 um (Instance: core_instance_qmem_instance_memory15_reg_23_) (73.4, 99) -> (69.4, 100.8)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 1.053e+06 (4.643e+05 5.891e+05) (ext = 1.829e+04)
Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2709.4MB
*** Finished refinePlace (5:32:29 mem=2709.4M) ***
  Moved 908, flipped 100 and cell swapped 0 of 11963 clock instance(s) during refinement.
  The largest move was 5.8 microns for core_instance_qmem_instance_memory15_reg_23_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.9 real=0:00:02.9)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:09.5 real=0:00:09.5)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       140 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=140, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 59591 (unrouted=12, trialRouted=59579, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 140 nets for routing of which 140 have one or more fixed wires.
(ccopt eGR): Start to route 140 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2709.39 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2709.39 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=59719  numIgnoredNets=59579
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 140 clock nets ( 140 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 140 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 140 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.176000e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 75 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 75 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.415740e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 73 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 73 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.592120e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 38 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 38 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.081458e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 210196
[NR-eGR]     M2  (2V) length: 3.393094e+05um, number of vias: 289796
[NR-eGR]     M3  (3H) length: 4.029433e+05um, number of vias: 34860
[NR-eGR]     M4  (4V) length: 2.523440e+05um, number of vias: 11899
[NR-eGR]     M5  (5H) length: 1.208249e+05um, number of vias: 6398
[NR-eGR]     M6  (6V) length: 4.625928e+04um, number of vias: 5219
[NR-eGR]     M7  (7H) length: 2.549960e+04um, number of vias: 6200
[NR-eGR]     M8  (8V) length: 5.696932e+04um, number of vias: 0
[NR-eGR] Total length: 1.244150e+06um, number of vias: 564568
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.361170e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12102
[NR-eGR]     M2  (2V) length: 1.123980e+04um, number of vias: 14531
[NR-eGR]     M3  (3H) length: 1.903440e+04um, number of vias: 5686
[NR-eGR]     M4  (4V) length: 1.256090e+04um, number of vias: 92
[NR-eGR]     M5  (5H) length: 7.766000e+02um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.361170e+04um, number of vias: 32411
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.361170e+04um, number of vias: 32411
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.26 sec, Real: 1.26 sec, Curr Mem: 2671.39 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_21176_ieng6-641.ucsd.edu_cdrewes_ZlYwHq/.rgf23GgCr
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.5 real=0:00:01.5)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 140 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 140 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/07 06:33:40, mem=2260.0M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar  7 06:33:40 2022
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=59731)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Mar  7 06:33:42 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 59729 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:28, elapsed time = 00:00:27, memory = 2320.21 (MB), peak = 2519.06 (MB)
#Merging special wires: starts on Mon Mar  7 06:34:09 2022 with memory = 2320.44 (MB), peak = 2519.06 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
#reading routing guides ......
#
#Finished routing data preparation on Mon Mar  7 06:34:09 2022
#
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = 33.20 (MB)
#Total memory = 2320.54 (MB)
#Peak memory = 2519.06 (MB)
#
#
#Start global routing on Mon Mar  7 06:34:09 2022
#
#
#Start global routing initialization on Mon Mar  7 06:34:09 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Mar  7 06:34:09 2022
#
#Start routing resource analysis on Mon Mar  7 06:34:09 2022
#
#Routing resource analysis is done on Mon Mar  7 06:34:10 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2690           0       32041    97.52%
#  M2             V        2692           0       32041     0.00%
#  M3             H        2690           0       32041     0.00%
#  M4             V        2692           0       32041     0.00%
#  M5             H        2690           0       32041     0.00%
#  M6             V        2692           0       32041     0.00%
#  M7             H         672           0       32041     0.00%
#  M8             V         672           0       32041     0.00%
#  --------------------------------------------------------------
#  Total                  17490       0.00%      256328    12.19%
#
#  140 nets (0.23%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Mar  7 06:34:10 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2324.76 (MB), peak = 2519.06 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Mon Mar  7 06:34:10 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2324.82 (MB), peak = 2519.06 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2335.36 (MB), peak = 2519.06 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2337.16 (MB), peak = 2519.06 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of selected nets for routing = 140.
#Total number of unselected nets (but routable) for routing = 59579 (skipped).
#Total number of nets in the design = 59731.
#
#59579 skipped nets do not have any wires.
#140 routable nets have only global wires.
#140 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                140               0  
#------------------------------------------------
#        Total                140               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                140         1190           58389  
#-------------------------------------------------------------
#        Total                140         1190           58389  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 140
#Total wire length = 40660 um.
#Total half perimeter of net bounding box = 15022 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 9733 um.
#Total wire length on LAYER M3 = 17683 um.
#Total wire length on LAYER M4 = 12469 um.
#Total wire length on LAYER M5 = 775 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24506
#Up-Via Summary (total 24506):
#           
#-----------------------
# M1              12102
# M2               8184
# M3               4137
# M4                 83
#-----------------------
#                 24506 
#
#Total number of involved priority nets 140
#Maximum src to sink distance for priority net 457.0
#Average of max src_to_sink distance for priority net 91.9
#Average of ave src_to_sink distance for priority net 51.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 20.23 (MB)
#Total memory = 2340.78 (MB)
#Peak memory = 2519.06 (MB)
#
#Finished global routing on Mon Mar  7 06:34:18 2022
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2334.11 (MB), peak = 2519.06 (MB)
#Start Track Assignment.
#Done with 5132 horizontal wires in 2 hboxes and 6499 vertical wires in 2 hboxes.
#Done with 5007 horizontal wires in 2 hboxes and 6318 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 140
#Total wire length = 45067 um.
#Total half perimeter of net bounding box = 15022 um.
#Total wire length on LAYER M1 = 4103 um.
#Total wire length on LAYER M2 = 9630 um.
#Total wire length on LAYER M3 = 17530 um.
#Total wire length on LAYER M4 = 13024 um.
#Total wire length on LAYER M5 = 780 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24506
#Up-Via Summary (total 24506):
#           
#-----------------------
# M1              12102
# M2               8184
# M3               4137
# M4                 83
#-----------------------
#                 24506 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2347.86 (MB), peak = 2519.06 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:39
#Increased memory = 60.74 (MB)
#Total memory = 2347.93 (MB)
#Peak memory = 2519.06 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.8% of the total area was rechecked for DRC, and 71.0% required routing.
#   number of violations = 0
#cpu time = 00:01:01, elapsed time = 00:01:01, memory = 2383.66 (MB), peak = 2519.06 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 140
#Total wire length = 43572 um.
#Total half perimeter of net bounding box = 15022 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 735 um.
#Total wire length on LAYER M3 = 20961 um.
#Total wire length on LAYER M4 = 21112 um.
#Total wire length on LAYER M5 = 764 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 36732
#Total number of multi-cut vias = 138 (  0.4%)
#Total number of single cut vias = 36594 ( 99.6%)
#Up-Via Summary (total 36732):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11964 ( 98.9%)       138 (  1.1%)      12102
# M2             12075 (100.0%)         0 (  0.0%)      12075
# M3             12467 (100.0%)         0 (  0.0%)      12467
# M4                88 (100.0%)         0 (  0.0%)         88
#-----------------------------------------------------------
#                36594 ( 99.6%)       138 (  0.4%)      36732 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:02
#Elapsed time = 00:01:02
#Increased memory = -8.63 (MB)
#Total memory = 2339.31 (MB)
#Peak memory = 2519.06 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:03
#Elapsed time = 00:01:02
#Increased memory = -8.63 (MB)
#Total memory = 2339.31 (MB)
#Peak memory = 2519.06 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:43
#Elapsed time = 00:01:43
#Increased memory = 81.97 (MB)
#Total memory = 2342.00 (MB)
#Peak memory = 2519.06 (MB)
#Number of warnings = 3
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar  7 06:35:23 2022
#
% End globalDetailRoute (date=03/07 06:35:23, total cpu=0:01:43, real=0:01:43, peak res=2379.3M, current mem=2341.0M)
        NanoRoute done. (took cpu=0:01:43 real=0:01:43)
      Clock detailed routing done.
Checking guided vs. routed lengths for 140 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000            7
        50.000     100.000          103
       100.000     150.000           17
       150.000     200.000            6
       200.000     250.000            4
       250.000     300.000            1
       300.000     350.000            1
       350.000     400.000            0
       400.000     450.000            0
       450.000     500.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          97
        0.000      2.000          24
        2.000      4.000           7
        4.000      6.000           4
        6.000      8.000           1
        8.000     10.000           2
       10.000     12.000           2
       12.000     14.000           0
       14.000     16.000           1
       16.000     18.000           2
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_64 (98 terminals)
    Guided length:  max path =    63.199um, total =   304.800um
    Routed length:  max path =    63.800um, total =   384.825um
    Deviation:      max path =     0.951%,  total =    26.255%

    Net CTS_98 (101 terminals)
    Guided length:  max path =    59.399um, total =   288.399um
    Routed length:  max path =    59.000um, total =   363.420um
    Deviation:      max path =    -0.672%,  total =    26.013%

    Net CTS_1 (87 terminals)
    Guided length:  max path =    72.800um, total =   267.400um
    Routed length:  max path =    62.800um, total =   335.120um
    Deviation:      max path =   -13.736%,  total =    25.325%

    Net CTS_76 (101 terminals)
    Guided length:  max path =    61.400um, total =   297.700um
    Routed length:  max path =    63.600um, total =   371.120um
    Deviation:      max path =     3.583%,  total =    24.663%

    Net CTS_59 (99 terminals)
    Guided length:  max path =    79.600um, total =   303.498um
    Routed length:  max path =    71.200um, total =   375.480um
    Deviation:      max path =   -10.553%,  total =    23.717%

    Net CTS_27 (101 terminals)
    Guided length:  max path =    68.000um, total =   320.700um
    Routed length:  max path =    69.000um, total =   394.215um
    Deviation:      max path =     1.471%,  total =    22.923%

    Net CTS_79 (101 terminals)
    Guided length:  max path =    54.600um, total =   300.000um
    Routed length:  max path =    54.800um, total =   368.480um
    Deviation:      max path =     0.366%,  total =    22.827%

    Net CTS_19 (100 terminals)
    Guided length:  max path =    58.600um, total =   318.499um
    Routed length:  max path =    68.200um, total =   391.190um
    Deviation:      max path =    16.382%,  total =    22.823%

    Net CTS_132 (81 terminals)
    Guided length:  max path =    72.000um, total =   244.799um
    Routed length:  max path =    67.400um, total =   300.440um
    Deviation:      max path =    -6.389%,  total =    22.729%

    Net CTS_120 (84 terminals)
    Guided length:  max path =   103.600um, total =   266.099um
    Routed length:  max path =    96.800um, total =   325.720um
    Deviation:      max path =    -6.564%,  total =    22.405%

Set FIXED routing status on 140 net(s)
Set FIXED placed status on 139 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2695.00 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2726.88 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2726.88 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 140  Num Prerouted Wires = 35167
[NR-eGR] Read numTotalNets=59719  numIgnoredNets=140
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 59579 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1190 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.10% V. EstWL: 8.015400e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 58389 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.165824e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        12( 0.01%)         1( 0.00%)         1( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)        62( 0.07%)         1( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M8  (8)        86( 0.10%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              161( 0.03%)         2( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 210196
[NR-eGR]     M2  (2V) length: 3.381072e+05um, number of vias: 289104
[NR-eGR]     M3  (3H) length: 4.052230e+05um, number of vias: 40436
[NR-eGR]     M4  (4V) length: 2.523957e+05um, number of vias: 12019
[NR-eGR]     M5  (5H) length: 1.216238e+05um, number of vias: 6407
[NR-eGR]     M6  (6V) length: 4.548524e+04um, number of vias: 5230
[NR-eGR]     M7  (7H) length: 2.551880e+04um, number of vias: 6213
[NR-eGR]     M8  (8V) length: 5.742792e+04um, number of vias: 0
[NR-eGR] Total length: 1.245782e+06um, number of vias: 569605
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.56 sec, Real: 2.56 sec, Curr Mem: 2708.06 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:02.9 real=0:00:02.9)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       140 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=140, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 59591 (unrouted=12, trialRouted=59579, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:48 real=0:01:48)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=55768 and nets=59731 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2695.062M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:00.9)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock DAG stats after routing clock trees:
    cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
    cell areas       : b=1378.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1378.080um^2
    cell capacitance : b=0.752pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.752pF
    sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.720pF, leaf=7.069pF, total=7.789pF
    wire lengths     : top=0.000um, trunk=4599.800um, leaf=38971.800um, total=43571.600um
    hp wire lengths  : top=0.000um, trunk=3326.200um, leaf=11098.200um, total=14424.400um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=15 avg=0.073ns sd=0.016ns min=0.029ns max=0.092ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 100 <= 0.094ns, 17 <= 0.100ns, 7 <= 0.105ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 131 CKBD12: 7 CKBD2: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.424, max=0.479, avg=0.441, sd=0.013], skew [0.055 vs 0.057], 100% {0.424, 0.479} (wid=0.056 ws=0.036) (gid=0.438 gs=0.046)
  Skew group summary after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.424, max=0.479, avg=0.441, sd=0.013], skew [0.055 vs 0.057], 100% {0.424, 0.479} (wid=0.056 ws=0.036) (gid=0.438 gs=0.046)
  CCOpt::Phase::Routing done. (took cpu=0:01:51 real=0:01:50)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 140, tested: 140, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
      cell areas       : b=1378.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1378.080um^2
      cell capacitance : b=0.752pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.752pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.720pF, leaf=7.069pF, total=7.789pF
      wire lengths     : top=0.000um, trunk=4599.800um, leaf=38971.800um, total=43571.600um
      hp wire lengths  : top=0.000um, trunk=3326.200um, leaf=11098.200um, total=14424.400um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=15 avg=0.073ns sd=0.016ns min=0.029ns max=0.092ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 100 <= 0.094ns, 17 <= 0.100ns, 7 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 131 CKBD12: 7 CKBD2: 1 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.424, max=0.479, avg=0.441, sd=0.013], skew [0.055 vs 0.057], 100% {0.424, 0.479} (wid=0.056 ws=0.036) (gid=0.438 gs=0.046)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.424, max=0.479, avg=0.441, sd=0.013], skew [0.055 vs 0.057], 100% {0.424, 0.479} (wid=0.056 ws=0.036) (gid=0.438 gs=0.046)
    Upsizing to fix DRVs done. (took cpu=0:00:00.6 real=0:00:00.6)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:01.0 real=0:00:01.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 140, tested: 140, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
      cell areas       : b=1378.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1378.080um^2
      cell capacitance : b=0.752pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.752pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.720pF, leaf=7.069pF, total=7.789pF
      wire lengths     : top=0.000um, trunk=4599.800um, leaf=38971.800um, total=43571.600um
      hp wire lengths  : top=0.000um, trunk=3326.200um, leaf=11098.200um, total=14424.400um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=15 avg=0.073ns sd=0.016ns min=0.029ns max=0.092ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 100 <= 0.094ns, 17 <= 0.100ns, 7 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 131 CKBD12: 7 CKBD2: 1 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.424, max=0.479, avg=0.441, sd=0.013], skew [0.055 vs 0.057], 100% {0.424, 0.479} (wid=0.056 ws=0.036) (gid=0.438 gs=0.046)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.424, max=0.479, avg=0.441, sd=0.013], skew [0.055 vs 0.057], 100% {0.424, 0.479} (wid=0.056 ws=0.036) (gid=0.438 gs=0.046)
    Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 140, nets tested: 140, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
      cell areas       : b=1378.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1378.080um^2
      cell capacitance : b=0.752pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.752pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.720pF, leaf=7.069pF, total=7.789pF
      wire lengths     : top=0.000um, trunk=4599.800um, leaf=38971.800um, total=43571.600um
      hp wire lengths  : top=0.000um, trunk=3326.200um, leaf=11098.200um, total=14424.400um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=15 avg=0.073ns sd=0.016ns min=0.029ns max=0.092ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 100 <= 0.094ns, 17 <= 0.100ns, 7 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 131 CKBD12: 7 CKBD2: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.424, max=0.479, avg=0.441, sd=0.013], skew [0.055 vs 0.057], 100% {0.424, 0.479} (wid=0.056 ws=0.036) (gid=0.438 gs=0.046)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.424, max=0.479, avg=0.441, sd=0.013], skew [0.055 vs 0.057], 100% {0.424, 0.479} (wid=0.056 ws=0.036) (gid=0.438 gs=0.046)
    Buffering to fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
      cell areas       : b=1378.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1378.080um^2
      cell capacitance : b=0.752pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.752pF
      sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.720pF, leaf=7.069pF, total=7.789pF
      wire lengths     : top=0.000um, trunk=4599.800um, leaf=38971.800um, total=43571.600um
      hp wire lengths  : top=0.000um, trunk=3326.200um, leaf=11098.200um, total=14424.400um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=15 avg=0.073ns sd=0.016ns min=0.029ns max=0.092ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 100 <= 0.094ns, 17 <= 0.100ns, 7 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 131 CKBD12: 7 CKBD2: 1 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.424, max=0.479, avg=0.441, sd=0.013], skew [0.055 vs 0.057], 100% {0.424, 0.479} (wid=0.056 ws=0.036) (gid=0.438 gs=0.046)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.424, max=0.479, avg=0.441, sd=0.013], skew [0.055 vs 0.057], 100% {0.424, 0.479} (wid=0.056 ws=0.036) (gid=0.438 gs=0.046)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.4 real=0:00:00.4)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:       140 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=140, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 59591 (unrouted=12, trialRouted=59579, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after post-conditioning:
    cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
    cell areas       : b=1378.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1378.080um^2
    cell capacitance : b=0.752pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.752pF
    sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.720pF, leaf=7.069pF, total=7.789pF
    wire lengths     : top=0.000um, trunk=4599.800um, leaf=38971.800um, total=43571.600um
    hp wire lengths  : top=0.000um, trunk=3326.200um, leaf=11098.200um, total=14424.400um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=15 avg=0.073ns sd=0.016ns min=0.029ns max=0.092ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 100 <= 0.094ns, 17 <= 0.100ns, 7 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 131 CKBD12: 7 CKBD2: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.424, max=0.479, avg=0.441, sd=0.013], skew [0.055 vs 0.057], 100% {0.424, 0.479} (wid=0.056 ws=0.036) (gid=0.438 gs=0.046)
  Skew group summary after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.424, max=0.479, avg=0.441, sd=0.013], skew [0.055 vs 0.057], 100% {0.424, 0.479} (wid=0.056 ws=0.036) (gid=0.438 gs=0.046)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:04.3 real=0:00:04.3)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        139     1378.080       0.752
  Inverters                        0        0.000       0.000
  Integrated Clock Gates           0        0.000       0.000
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                      0        0.000       0.000
  All                            139     1378.080       0.752
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      4599.800
  Leaf      38971.800
  Total     43571.600
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       3326.200
  Leaf       11098.200
  Total      14424.400
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate      Wire     Total
  ----------------------------------
  Top       0.000    0.000     0.000
  Trunk     0.752    0.720     1.473
  Leaf     11.451    7.069    18.520
  Total    12.204    7.789    19.993
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------------
  Count    Total     Average    Std. Dev.    Min      Max
  ---------------------------------------------------------
  11824    11.451     0.001       0.000      0.001    0.001
  ---------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       15      0.073       0.016      0.029    0.092    {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}            -
  Leaf        0.105      125      0.092       0.004      0.084    0.103    {0 <= 0.063ns, 1 <= 0.084ns, 100 <= 0.094ns, 17 <= 0.100ns, 7 <= 0.105ns}         -
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CKBD16    buffer     131      1320.480
  CKBD12    buffer       7        55.440
  CKBD2     buffer       1         2.160
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.424     0.479     0.055       0.057         0.036           0.014           0.441        0.013     100% {0.424, 0.479}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.424     0.479     0.055       0.057         0.036           0.014           0.441        0.013     100% {0.424, 0.479}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.5 real=0:00:00.5)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:02.3 real=0:00:02.3)
Clock DAG stats after update timingGraph:
  cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
  cell areas       : b=1378.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1378.080um^2
  cell capacitance : b=0.752pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.752pF
  sink capacitance : count=11824, total=11.451pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.720pF, leaf=7.069pF, total=7.789pF
  wire lengths     : top=0.000um, trunk=4599.800um, leaf=38971.800um, total=43571.600um
  hp wire lengths  : top=0.000um, trunk=3326.200um, leaf=11098.200um, total=14424.400um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=15 avg=0.073ns sd=0.016ns min=0.029ns max=0.092ns {4 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
  Leaf  : target=0.105ns count=125 avg=0.092ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 100 <= 0.094ns, 17 <= 0.100ns, 7 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 131 CKBD12: 7 CKBD2: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.424, max=0.479, avg=0.441, sd=0.013], skew [0.055 vs 0.057], 100% {0.424, 0.479} (wid=0.056 ws=0.036) (gid=0.438 gs=0.046)
Skew group summary after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.424, max=0.479, avg=0.441, sd=0.013], skew [0.055 vs 0.057], 100% {0.424, 0.479} (wid=0.056 ws=0.036) (gid=0.438 gs=0.046)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.8 real=0:00:02.8)
Runtime done. (took cpu=0:03:23 real=0:03:22)
Runtime Summary
===============
Clock Runtime:  (30%) Core CTS          58.19 (Init 7.85, Construction 15.58, Implementation 23.55, eGRPC 4.15, PostConditioning 4.31, Other 2.75)
Clock Runtime:  (62%) CTS services     118.22 (RefinePlace 6.84, EarlyGlobalClock 5.28, NanoRoute 103.32, ExtractRC 2.78, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS         11.36 (Init 3.38, CongRepair/EGR-DP 5.73, TimingUpdate 2.26, Other 0.00)
Clock Runtime: (100%) Total            187.77

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2326.3M, totSessionCpu=5:34:27 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 2333.4M, totSessionCpu=5:34:38 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2703.0M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=2832.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=2835.9M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2835.95)
Total number of fetched objects 59719
End delay calculation. (MEM=2847.46 CPU=0:00:10.6 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2847.46 CPU=0:00:13.2 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:16.4 real=0:00:16.0 totSessionCpu=5:34:58 mem=2847.5M)
** Profile ** Overall slacks :  cpu=0:00:17.1, mem=2847.5M
** Profile ** DRVs :  cpu=0:00:01.8, mem=2847.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.372  | -1.372  |  0.125  |
|           TNS (ns):| -2441.7 | -2441.7 |  0.000  |
|    Violating Paths:|  3212   |  3212   |    0    |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.102%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2847.5M
**optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 2426.6M, totSessionCpu=5:35:00 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 55768

Instance distribution across the VT partitions:

 LVT : inst = 28007 (50.2%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 28007 (50.2%)

 HVT : inst = 27761 (49.8%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 27761 (49.8%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 2777.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2777.5M) ***
*** Starting optimizing excluded clock nets MEM= 2777.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2777.5M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 140 nets with fixed/cover wires excluded.
Info: 140 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:35:02.9/5:34:49.2 (1.0), mem = 2777.5M
(I,S,L,T): WC_VIEW: 176.57, 80.7814, 2.4242, 259.776
(I,S,L,T): WC_VIEW: 176.57, 80.7814, 2.4242, 259.776
*** DrvOpt [finish] : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 5:35:10.9/5:34:57.2 (1.0), mem = 2785.5M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -1.372
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 140 nets with fixed/cover wires excluded.
Info: 140 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:35:13.7/5:35:00.0 (1.0), mem = 2785.5M
(I,S,L,T): WC_VIEW: 176.57, 80.7814, 2.4242, 259.776
*info: 140 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
*info: 140 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.372 TNS Slack -2441.731 Density 93.10
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.125|    0.000|
|reg2reg   |-1.372|-2441.731|
|HEPG      |-1.372|-2441.731|
|All Paths |-1.372|-2441.731|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -1.372ns TNS -2441.738ns; HEPG WNS -1.372ns TNS -2441.738ns; all paths WNS -1.372ns TNS -2441.738ns; Real time 0:04:20
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.372|   -1.372|-2441.731|-2441.731|    93.10%|   0:00:00.0| 2820.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.352|   -1.352|-2429.381|-2429.381|    93.11%|   0:00:05.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.326|   -1.326|-2414.293|-2414.293|    93.11%|   0:00:02.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.326|   -1.326|-2407.035|-2407.035|    93.11%|   0:00:04.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.308|   -1.308|-2402.229|-2402.229|    93.14%|   0:00:01.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.308|   -1.308|-2396.946|-2396.946|    93.14%|   0:00:05.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.304|   -1.304|-2390.668|-2390.668|    93.16%|   0:00:01.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.304|   -1.304|-2387.611|-2387.611|    93.17%|   0:00:04.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.304|   -1.304|-2386.094|-2386.094|    93.17%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.304|   -1.304|-2385.677|-2385.677|    93.17%|   0:00:14.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.304|   -1.304|-2385.220|-2385.220|    93.17%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.304|   -1.304|-2384.732|-2384.732|    93.18%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.304|   -1.304|-2384.534|-2384.534|    93.18%|   0:00:01.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.304|   -1.304|-2382.189|-2382.189|    93.18%|   0:00:01.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.304|   -1.304|-2381.462|-2381.462|    93.18%|   0:00:01.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -1.304|   -1.304|-2380.684|-2380.684|    93.18%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -1.304|   -1.304|-2380.321|-2380.321|    93.18%|   0:00:03.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.304|   -1.304|-2380.176|-2380.176|    93.18%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.304|   -1.304|-2379.729|-2379.729|    93.19%|   0:00:01.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.304|   -1.304|-2379.452|-2379.452|    93.19%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -1.304|   -1.304|-2378.979|-2378.979|    93.19%|   0:00:01.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.304|   -1.304|-2378.843|-2378.843|    93.19%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -1.304|   -1.304|-2378.355|-2378.355|    93.19%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -1.304|   -1.304|-2377.969|-2377.969|    93.19%|   0:00:01.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -1.304|   -1.304|-2377.916|-2377.916|    93.19%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -1.304|   -1.304|-2377.431|-2377.431|    93.19%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.304|   -1.304|-2377.359|-2377.359|    93.20%|   0:00:01.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.304|   -1.304|-2377.273|-2377.273|    93.20%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.304|   -1.304|-2376.999|-2376.999|    93.20%|   0:00:01.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -1.304|   -1.304|-2376.895|-2376.895|    93.20%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -1.305|   -1.305|-2376.032|-2376.032|    93.20%|   0:00:03.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -1.305|   -1.305|-2375.657|-2375.657|    93.21%|   0:00:03.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -1.305|   -1.305|-2375.654|-2375.654|    93.21%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -1.305|   -1.305|-2375.518|-2375.518|    93.21%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -1.305|   -1.305|-2375.385|-2375.385|    93.21%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -1.305|   -1.305|-2375.246|-2375.246|    93.21%|   0:00:01.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -1.305|   -1.305|-2374.846|-2374.846|    93.21%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -1.305|   -1.305|-2374.754|-2374.754|    93.21%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.305|   -1.305|-2374.490|-2374.490|    93.21%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.305|   -1.305|-2373.717|-2373.717|    93.21%|   0:00:01.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.305|   -1.305|-2373.438|-2373.438|    93.21%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.305|   -1.305|-2373.396|-2373.396|    93.21%|   0:00:00.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -1.305|   -1.305|-2372.470|-2372.470|    93.21%|   0:00:05.0| 2858.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.305|   -1.305|-2372.300|-2372.300|    93.21%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.305|   -1.305|-2372.220|-2372.220|    93.21%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.305|   -1.305|-2372.068|-2372.068|    93.21%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.305|   -1.305|-2372.051|-2372.051|    93.22%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.305|   -1.305|-2371.988|-2371.988|    93.22%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.305|   -1.305|-2371.802|-2371.802|    93.22%|   0:00:03.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.305|   -1.305|-2371.800|-2371.800|    93.22%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.305|   -1.305|-2371.211|-2371.211|    93.22%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -1.305|   -1.305|-2370.716|-2370.716|    93.23%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -1.305|   -1.305|-2369.748|-2369.748|    93.23%|   0:00:02.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.305|   -1.305|-2369.278|-2369.278|    93.23%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.305|   -1.305|-2369.065|-2369.065|    93.23%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.305|   -1.305|-2368.731|-2368.731|    93.23%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -1.305|   -1.305|-2368.708|-2368.708|    93.23%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -1.305|   -1.305|-2367.965|-2367.965|    93.23%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.305|   -1.305|-2367.931|-2367.931|    93.24%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.305|   -1.305|-2367.347|-2367.347|    93.24%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -1.305|   -1.305|-2367.334|-2367.334|    93.24%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_7_/D                                       |
|  -1.305|   -1.305|-2367.250|-2367.250|    93.24%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_7_/D                                       |
|  -1.305|   -1.305|-2367.048|-2367.048|    93.24%|   0:00:02.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -1.305|   -1.305|-2367.024|-2367.024|    93.25%|   0:00:02.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -1.305|   -1.305|-2366.963|-2366.963|    93.25%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -1.305|   -1.305|-2366.914|-2366.914|    93.26%|   0:00:02.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -1.305|   -1.305|-2366.099|-2366.099|    93.26%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_6_/D                                       |
|  -1.305|   -1.305|-2366.067|-2366.067|    93.26%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.305|   -1.305|-2366.014|-2366.014|    93.26%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.305|   -1.305|-2365.761|-2365.761|    93.26%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.305|   -1.305|-2365.086|-2365.086|    93.26%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -1.305|   -1.305|-2364.678|-2364.678|    93.26%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_5_/D                                       |
|  -1.305|   -1.305|-2363.877|-2363.877|    93.26%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_5_/D                                       |
|  -1.305|   -1.305|-2363.594|-2363.594|    93.26%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_5_/D                                       |
|  -1.305|   -1.305|-2363.526|-2363.526|    93.26%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -1.305|   -1.305|-2363.484|-2363.484|    93.27%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -1.305|   -1.305|-2363.219|-2363.219|    93.29%|   0:00:03.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.305|   -1.305|-2362.608|-2362.608|    93.29%|   0:00:04.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -1.305|   -1.305|-2362.582|-2362.582|    93.29%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -1.305|   -1.305|-2362.225|-2362.225|    93.29%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.305|   -1.305|-2361.431|-2361.431|    93.31%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.305|   -1.305|-2361.195|-2361.195|    93.31%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.305|   -1.305|-2361.057|-2361.057|    93.31%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.305|   -1.305|-2360.814|-2360.814|    93.31%|   0:00:02.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.305|   -1.305|-2360.784|-2360.784|    93.31%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.305|   -1.305|-2359.300|-2359.300|    93.31%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.305|   -1.305|-2359.254|-2359.254|    93.31%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.305|   -1.305|-2357.504|-2357.504|    93.31%|   0:00:03.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.305|   -1.305|-2357.495|-2357.495|    93.32%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.305|   -1.305|-2357.431|-2357.431|    93.32%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -1.305|   -1.305|-2356.972|-2356.972|    93.32%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -1.305|   -1.305|-2356.906|-2356.906|    93.32%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.305|   -1.305|-2356.653|-2356.653|    93.32%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -1.305|   -1.305|-2356.164|-2356.164|    93.32%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -1.305|   -1.305|-2356.107|-2356.107|    93.32%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_2_/D                                       |
|  -1.305|   -1.305|-2356.094|-2356.094|    93.32%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_2_/D                                       |
|  -1.305|   -1.305|-2356.022|-2356.022|    93.32%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.305|   -1.305|-2355.966|-2355.966|    93.32%|   0:00:02.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.305|   -1.305|-2355.916|-2355.916|    93.32%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -1.305|   -1.305|-2355.298|-2355.298|    93.33%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -1.305|   -1.305|-2354.480|-2354.480|    93.32%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
|  -1.305|   -1.305|-2354.317|-2354.317|    93.32%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
|  -1.305|   -1.305|-2354.251|-2354.251|    93.32%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
|  -1.305|   -1.305|-2354.126|-2354.126|    93.33%|   0:00:00.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
|  -1.305|   -1.305|-2354.021|-2354.021|    93.33%|   0:00:02.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -1.305|   -1.305|-2349.503|-2349.503|    93.33%|   0:00:01.0| 2856.2M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory12_reg_107_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -1.305|   -1.305|-2343.197|-2343.197|    93.34%|   0:00:00.0| 2894.4M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory7_reg_100_/D |
|  -1.305|   -1.305|-2342.552|-2342.552|    93.36%|   0:00:01.0| 2894.4M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory7_reg_100_/D |
|  -1.305|   -1.305|-2342.535|-2342.535|    93.36%|   0:00:00.0| 2894.4M|        NA|       NA| NA                                                 |
|  -1.305|   -1.305|-2342.535|-2342.535|    93.36%|   0:00:00.0| 2894.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:49 real=0:01:49 mem=2894.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:49 real=0:01:49 mem=2894.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.125|    0.000|
|reg2reg   |-1.305|-2342.535|
|HEPG      |-1.305|-2342.535|
|All Paths |-1.305|-2342.535|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -1.305ns TNS -2342.542ns; HEPG WNS -1.305ns TNS -2342.542ns; all paths WNS -1.305ns TNS -2342.542ns; Real time 0:06:10
** GigaOpt Optimizer WNS Slack -1.305 TNS Slack -2342.535 Density 93.36
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:37:14.5/5:37:00.7 (1.0), mem = 2894.4M
(I,S,L,T): WC_VIEW: 176.942, 81.0398, 2.43339, 260.415
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.305  TNS Slack -2342.535 Density 93.36
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    93.36%|        -|  -1.305|-2342.535|   0:00:00.0| 2894.4M|
|    93.24%|      192|  -1.305|-2338.552|   0:00:11.0| 2894.4M|
|    92.25%|     2746|  -1.303|-2340.934|   0:00:35.0| 2896.6M|
|    92.24%|       20|  -1.303|-2340.934|   0:00:01.0| 2898.9M|
|    92.24%|        0|  -1.303|-2340.934|   0:00:01.0| 2898.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.303  TNS Slack -2340.934 Density 92.24
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 140 constrained nets 
Layer 7 has 1121 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:50.2) (real = 0:00:50.0) **
(I,S,L,T): WC_VIEW: 175.845, 80.0475, 2.39009, 258.283
*** AreaOpt [finish] : cpu/real = 0:00:50.5/0:00:50.5 (1.0), totSession cpu/real = 5:38:05.0/5:37:51.2 (1.0), mem = 2898.9M
End: Area Reclaim Optimization (cpu=0:00:51, real=0:00:50, mem=2893.87M, totSessionCpu=5:38:05).
*** Starting refinePlace (5:38:06 mem=2893.9M) ***
Total net bbox length = 1.055e+06 (4.656e+05 5.896e+05) (ext = 1.829e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 55729 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.115%
Density distribution unevenness ratio = 2.353%
Move report: Timing Driven Placement moves 54097 insts, mean move: 2.97 um, max move: 79.20 um
	Max move on inst (FE_RC_25825_0): (339.60, 383.40) --> (336.00, 459.00)
	Runtime: CPU: 0:00:35.1 REAL: 0:00:35.0 MEM: 2964.0MB
Move report: Detail placement moves 44286 insts, mean move: 1.06 um, max move: 10.40 um
	Max move on inst (DP_OP_1330J1_124_8403_U81): (319.40, 250.20) --> (324.40, 244.80)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 2964.0MB
Summary Report:
Instances move: 54109 (out of 55590 movable)
Instances flipped: 547
Mean displacement: 3.14 um
Max displacement: 80.20 um (Instance: FE_RC_25825_0) (339.6, 383.4) -> (336.8, 460.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.093e+06 (5.089e+05 5.841e+05) (ext = 1.874e+04)
Runtime: CPU: 0:00:37.6 REAL: 0:00:38.0 MEM: 2964.0MB
*** Finished refinePlace (5:38:43 mem=2964.0M) ***
Finished re-routing un-routed nets (0:00:00.1 2964.0M)


Density : 0.9224
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:42.3 real=0:00:43.0 mem=2964.0M) ***
** GigaOpt Optimizer WNS Slack -1.288 TNS Slack -2340.969 Density 92.24
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.005|    0.000|
|reg2reg   |-1.288|-2340.969|
|HEPG      |-1.288|-2340.969|
|All Paths |-1.288|-2340.969|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 140 constrained nets 
Layer 7 has 1121 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:03:24 real=0:03:24 mem=2964.0M) ***

(I,S,L,T): WC_VIEW: 175.85, 80.1586, 2.39009, 258.399
*** SetupOpt [finish] : cpu/real = 0:03:35.8/0:03:35.6 (1.0), totSession cpu/real = 5:38:49.5/5:38:35.5 (1.0), mem = 2928.9M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 140 nets with fixed/cover wires excluded.
Info: 140 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:38:49.9/5:38:36.0 (1.0), mem = 2785.9M
(I,S,L,T): WC_VIEW: 175.85, 80.1586, 2.39009, 258.399
*info: 140 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
*info: 140 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.288 TNS Slack -2340.969 Density 92.24
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.005|    0.000|
|reg2reg   |-1.288|-2340.969|
|HEPG      |-1.288|-2340.969|
|All Paths |-1.288|-2340.969|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -1.288ns TNS -2340.971ns; HEPG WNS -1.288ns TNS -2340.971ns; all paths WNS -1.288ns TNS -2340.971ns; Real time 0:07:56
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.288|   -1.288|-2340.969|-2340.969|    92.24%|   0:00:00.0| 2823.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.284|   -1.284|-2333.915|-2333.915|    92.27%|   0:00:05.0| 2864.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.276|   -1.276|-2330.050|-2330.050|    92.27%|   0:00:08.0| 2864.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.273|   -1.273|-2326.863|-2326.863|    92.27%|   0:00:16.0| 2864.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.269|   -1.269|-2322.879|-2322.879|    92.27%|   0:00:11.0| 2864.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.263|   -1.263|-2320.667|-2320.667|    92.29%|   0:00:05.0| 2864.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.259|   -1.259|-2310.317|-2310.317|    92.30%|   0:00:58.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
Dumping Information for Job 1039 **WARN: (IMPESI-3014):	The RC network is incomplete for net FE_OFN1170_core_instance_mac_array_instance_q_temp_875. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
Dumping Information for Job 1079 **WARN: (IMPESI-3014):	The RC network is incomplete for net FE_OFN1417_core_instance_mac_array_instance_q_temp_621. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -1.257|   -1.257|-2306.655|-2306.655|    92.31%|   0:00:34.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.257|   -1.257|-2306.521|-2306.521|    92.32%|   0:00:09.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.252|   -1.252|-2303.933|-2303.933|    92.33%|   0:00:00.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.250|   -1.250|-2300.376|-2300.376|    92.34%|   0:00:09.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.254|   -1.254|-2299.416|-2299.416|    92.35%|   0:00:22.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.247|   -1.247|-2298.660|-2298.660|    92.35%|   0:00:07.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.247|   -1.247|-2296.487|-2296.487|    92.35%|   0:00:03.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.247|   -1.247|-2295.802|-2295.802|    92.35%|   0:00:01.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.245|   -1.245|-2293.477|-2293.477|    92.37%|   0:00:02.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.245|   -1.245|-2292.883|-2292.883|    92.37%|   0:00:00.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.242|   -1.242|-2292.021|-2292.021|    92.37%|   0:00:03.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.242|   -1.242|-2289.248|-2289.248|    92.38%|   0:00:02.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.240|   -1.240|-2289.010|-2289.010|    92.39%|   0:00:07.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.240|   -1.240|-2288.118|-2288.118|    92.40%|   0:00:01.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.238|   -1.238|-2285.960|-2285.960|    92.41%|   0:00:01.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.238|   -1.238|-2284.709|-2284.709|    92.41%|   0:00:01.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.236|   -1.236|-2282.792|-2282.792|    92.42%|   0:00:03.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.236|   -1.236|-2282.173|-2282.173|    92.42%|   0:00:06.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.236|   -1.236|-2282.165|-2282.165|    92.42%|   0:00:01.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.233|   -1.233|-2280.182|-2280.182|    92.46%|   0:00:05.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.233|   -1.233|-2278.270|-2278.270|    92.47%|   0:00:06.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.233|   -1.233|-2278.252|-2278.252|    92.47%|   0:00:01.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.232|   -1.232|-2275.991|-2275.991|    92.51%|   0:00:08.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.232|   -1.232|-2275.580|-2275.580|    92.52%|   0:00:05.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.229|   -1.229|-2272.751|-2272.751|    92.53%|   0:00:04.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.229|   -1.229|-2271.961|-2271.961|    92.53%|   0:00:04.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.229|   -1.229|-2271.910|-2271.910|    92.53%|   0:00:00.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.228|   -1.228|-2270.208|-2270.208|    92.55%|   0:00:02.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.228|   -1.228|-2269.720|-2269.720|    92.55%|   0:00:01.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.222|   -1.222|-2267.657|-2267.657|    92.58%|   0:00:03.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.222|   -1.222|-2263.863|-2263.863|    92.60%|   0:00:07.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.222|   -1.222|-2259.364|-2259.364|    92.67%|   0:00:07.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.221|   -1.221|-2258.830|-2258.830|    92.68%|   0:00:06.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.221|   -1.221|-2258.641|-2258.641|    92.68%|   0:00:02.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.221|   -1.221|-2257.316|-2257.316|    92.70%|   0:00:04.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.221|   -1.221|-2256.994|-2256.994|    92.71%|   0:00:01.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.221|   -1.221|-2256.628|-2256.628|    92.77%|   0:00:05.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.221|   -1.221|-2256.294|-2256.294|    92.82%|   0:00:03.0| 2865.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 59998
End delay calculation. (MEM=0 CPU=0:00:10.7 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:13.7 REAL=0:00:14.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:20.2/0:00:20.2 (1.0), mem = 0.0M

_______________________________________________________________________
skewClock sized 0 and inserted 44 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.071|   -1.071|-2032.493|-2032.647|    92.82%|   0:00:48.0| 2956.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.067|   -1.067|-2030.333|-2030.487|    92.83%|   0:00:07.0| 2956.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.066|   -1.066|-2029.950|-2030.104|    92.83%|   0:00:01.0| 2956.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.066|   -1.066|-2029.390|-2029.545|    92.85%|   0:00:01.0| 2956.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.066|   -1.066|-2029.290|-2029.444|    92.85%|   0:00:00.0| 2956.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 51 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.693|   -0.693|-1956.413|-2017.631|    92.88%|   0:00:19.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.691|   -0.691|-1956.562|-2017.780|    92.89%|   0:00:02.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.690|   -0.690|-1955.901|-2017.118|    92.89%|   0:00:03.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.689|   -0.689|-1954.881|-2016.099|    92.89%|   0:00:07.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.688|   -0.688|-1954.652|-2015.870|    92.89%|   0:00:03.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.685|   -0.685|-1954.188|-2015.406|    92.89%|   0:00:03.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.684|   -0.684|-1953.537|-2014.755|    92.91%|   0:00:14.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.683|   -0.683|-1952.278|-2013.495|    92.91%|   0:00:17.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.682|   -0.682|-1951.407|-2012.625|    92.91%|   0:00:07.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.681|   -0.681|-1951.084|-2012.302|    92.91%|   0:00:11.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.681|   -0.681|-1950.840|-2012.057|    92.91%|   0:00:13.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.681|   -0.681|-1950.817|-2012.035|    92.91%|   0:00:04.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.681|   -0.681|-1950.660|-2011.878|    92.91%|   0:00:00.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.681|   -0.681|-1950.468|-2011.686|    92.91%|   0:00:00.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.679|   -0.679|-1948.204|-2009.422|    92.94%|   0:00:01.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.676|   -0.676|-1947.579|-2008.797|    92.95%|   0:00:11.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.675|   -0.675|-1946.961|-2008.179|    92.95%|   0:00:17.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.675|   -0.675|-1946.204|-2007.422|    92.95%|   0:00:10.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.671|   -0.671|-1944.029|-2005.247|    92.97%|   0:00:01.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.671|   -0.671|-1943.358|-2004.576|    92.98%|   0:00:07.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.670|   -0.670|-1942.290|-2003.508|    93.00%|   0:00:01.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.668|   -0.668|-1941.747|-2002.965|    93.00%|   0:00:02.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.667|   -0.667|-1941.065|-2002.283|    93.01%|   0:00:08.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.666|   -0.666|-1940.885|-2002.103|    93.01%|   0:00:03.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.665|   -0.665|-1940.291|-2001.509|    93.01%|   0:00:21.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.665|   -0.665|-1939.452|-2000.670|    93.01%|   0:00:33.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.665|   -0.665|-1939.239|-2000.457|    93.01%|   0:00:05.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.665|   -0.665|-1938.421|-1999.639|    93.06%|   0:00:02.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.665|   -0.665|-1938.237|-1999.455|    93.06%|   0:00:01.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.665|   -0.665|-1938.211|-1999.429|    93.06%|   0:00:00.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.665|   -0.665|-1938.289|-1999.507|    93.11%|   0:00:03.0| 2999.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:09:36 real=0:09:35 mem=2999.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.477|   -0.665| -61.218|-1999.507|    93.11%|   0:00:00.0| 2999.5M|   WC_VIEW|  default| out[128]                                           |
|  -0.459|   -0.665| -60.965|-1999.254|    93.12%|   0:00:00.0| 2999.5M|   WC_VIEW|  default| out[75]                                            |
|  -0.451|   -0.665| -60.699|-1998.989|    93.12%|   0:00:00.0| 2999.5M|   WC_VIEW|  default| out[102]                                           |
|  -0.442|   -0.665| -60.347|-1998.636|    93.13%|   0:00:01.0| 2999.5M|   WC_VIEW|  default| out[115]                                           |
|  -0.441|   -0.665| -60.225|-1998.514|    93.13%|   0:00:00.0| 2999.5M|   WC_VIEW|  default| out[68]                                            |
|  -0.433|   -0.665| -59.827|-1998.117|    93.14%|   0:00:01.0| 2999.5M|   WC_VIEW|  default| out[129]                                           |
|  -0.433|   -0.665| -59.813|-1998.102|    93.14%|   0:00:00.0| 2999.5M|   WC_VIEW|  default| out[129]                                           |
|  -0.433|   -0.665| -59.813|-1998.102|    93.14%|   0:00:00.0| 2999.5M|   WC_VIEW|  default| out[129]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=2999.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:09:38 real=0:09:37 mem=2999.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.433|  -59.813|
|reg2reg   |-0.665|-1938.289|
|HEPG      |-0.665|-1938.289|
|All Paths |-0.665|-1998.102|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.665ns TNS -1938.297ns; HEPG WNS -0.665ns TNS -1938.297ns; all paths WNS -0.665ns TNS -1998.110ns; Real time 0:17:34
** GigaOpt Optimizer WNS Slack -0.665 TNS Slack -1998.102 Density 93.14
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:48:39.5/5:48:24.8 (1.0), mem = 2999.5M
(I,S,L,T): WC_VIEW: 177.267, 81.2634, 2.42784, 260.958
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.665  TNS Slack -1998.102 Density 93.14
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    93.14%|        -|  -0.665|-1998.102|   0:00:00.0| 2999.5M|
|    93.04%|      170|  -0.665|-1995.841|   0:00:09.0| 2999.5M|
|    92.51%|     1616|  -0.664|-1998.897|   0:00:26.0| 3001.8M|
|    92.50%|       29|  -0.664|-1998.897|   0:00:02.0| 3004.0M|
|    92.50%|        1|  -0.664|-1998.897|   0:00:00.0| 3004.0M|
|    92.50%|        0|  -0.664|-1998.897|   0:00:01.0| 3004.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.664  TNS Slack -1998.897 Density 92.50
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 235 constrained nets 
Layer 7 has 1019 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:41.2) (real = 0:00:41.0) **
(I,S,L,T): WC_VIEW: 176.392, 80.6573, 2.39661, 259.446
*** AreaOpt [finish] : cpu/real = 0:00:41.6/0:00:41.5 (1.0), totSession cpu/real = 5:49:21.0/5:49:06.3 (1.0), mem = 3004.0M
End: Area Reclaim Optimization (cpu=0:00:42, real=0:00:42, mem=2999.02M, totSessionCpu=5:49:21).
*** Starting refinePlace (5:49:22 mem=2999.0M) ***
Total net bbox length = 1.098e+06 (5.112e+05 5.872e+05) (ext = 1.875e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56118 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.314%
Density distribution unevenness ratio = 2.519%
Move report: Timing Driven Placement moves 53968 insts, mean move: 2.67 um, max move: 66.20 um
	Max move on inst (FE_OFC3862_inst_12): (97.40, 460.80) --> (81.60, 410.40)
	Runtime: CPU: 0:00:38.6 REAL: 0:00:39.0 MEM: 3060.3MB
Move report: Detail placement moves 45393 insts, mean move: 1.17 um, max move: 13.20 um
	Max move on inst (DP_OP_1332J1_126_8403_U87): (386.40, 439.20) --> (394.20, 444.60)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3060.3MB
Summary Report:
Instances move: 54260 (out of 55980 movable)
Instances flipped: 819
Mean displacement: 2.94 um
Max displacement: 64.40 um (Instance: FE_OFC3862_inst_12) (97.4, 460.8) -> (81.6, 412.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.098e+06 (5.121e+05 5.861e+05) (ext = 1.874e+04)
Runtime: CPU: 0:00:40.1 REAL: 0:00:40.0 MEM: 3060.3MB
*** Finished refinePlace (5:50:02 mem=3060.3M) ***
Finished re-routing un-routed nets (0:00:00.1 3060.3M)


Density : 0.9272
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:44.6 real=0:00:44.0 mem=3060.3M) ***
** GigaOpt Optimizer WNS Slack -0.701 TNS Slack -2022.464 Density 92.72
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.433|  -59.840|
|reg2reg   |-0.701|-1962.623|
|HEPG      |-0.701|-1962.623|
|All Paths |-0.701|-2022.464|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -0.700ns TNS -1962.630ns; HEPG WNS -0.700ns TNS -1962.630ns; all paths WNS -0.700ns TNS -2022.471ns; Real time 0:19:01
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.701|   -0.701|-1962.623|-2022.464|    92.72%|   0:00:00.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.690|   -0.690|-1960.884|-2020.725|    92.72%|   0:00:02.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.687|   -0.687|-1958.454|-2018.294|    92.72%|   0:00:14.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.677|   -0.677|-1955.946|-2015.787|    92.72%|   0:00:18.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.675|   -0.675|-1955.020|-2014.861|    92.72%|   0:00:23.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.674|   -0.674|-1955.044|-2014.884|    92.72%|   0:00:07.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.669|   -0.669|-1953.938|-2013.778|    92.72%|   0:00:08.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.669|   -0.669|-1952.955|-2012.796|    92.72%|   0:00:25.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.664|   -0.664|-1952.122|-2011.962|    92.74%|   0:00:05.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.660|   -0.660|-1950.925|-2010.766|    92.74%|   0:00:40.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.660|   -0.660|-1949.505|-2009.345|    92.74%|   0:01:16.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.660|   -0.660|-1949.464|-2009.305|    92.74%|   0:00:00.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.655|   -0.655|-1948.716|-2008.557|    92.82%|   0:00:05.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
Dumping Information for Job 3058 **WARN: (IMPESI-3014):	The RC network is incomplete for net core_instance_mac_array_instance_q_temp[787]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net core_instance_mac_array_instance_q_temp[788]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|  -0.655|   -0.655|-1946.655|-2006.495|    92.84%|   0:03:13.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.655|   -0.655|-1946.583|-2006.423|    92.84%|   0:00:21.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.653|   -0.653|-1944.364|-2004.204|    92.97%|   0:00:14.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.653|   -0.653|-1943.544|-2003.385|    92.97%|   0:00:55.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.653|   -0.653|-1942.477|-2002.318|    93.04%|   0:00:06.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.653|   -0.653|-1942.255|-2002.095|    93.05%|   0:00:01.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.654|   -0.654|-1941.530|-2001.370|    93.11%|   0:01:05.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.654|   -0.654|-1941.203|-2001.043|    93.17%|   0:00:28.0| 3060.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 33 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.630|   -0.648|-1768.627|-1848.036|    93.17%|   0:00:15.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.630|   -0.648|-1763.324|-1842.734|    93.17%|   0:00:16.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.628|   -0.648|-1762.969|-1842.379|    93.19%|   0:00:02.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.627|   -0.648|-1759.196|-1838.606|    93.19%|   0:00:05.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.626|   -0.648|-1759.049|-1838.458|    93.19%|   0:00:08.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.625|   -0.648|-1758.789|-1838.198|    93.20%|   0:00:05.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.626|   -0.648|-1758.597|-1838.006|    93.23%|   0:00:14.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.624|   -0.648|-1758.371|-1837.781|    93.24%|   0:00:01.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.623|   -0.648|-1758.240|-1837.650|    93.24%|   0:00:09.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.623|   -0.648|-1750.922|-1830.332|    93.24%|   0:00:01.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.622|   -0.648|-1750.400|-1829.810|    93.27%|   0:00:02.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.619|   -0.648|-1749.988|-1829.398|    93.27%|   0:00:03.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.619|   -0.648|-1747.272|-1826.681|    93.27%|   0:00:10.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.617|   -0.648|-1747.860|-1827.270|    93.28%|   0:00:00.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.615|   -0.648|-1746.346|-1825.755|    93.28%|   0:00:09.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.614|   -0.648|-1744.388|-1823.797|    93.28%|   0:00:05.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.613|   -0.648|-1743.973|-1823.383|    93.29%|   0:00:15.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.611|   -0.648|-1736.031|-1815.440|    93.30%|   0:00:06.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.610|   -0.648|-1735.940|-1815.349|    93.29%|   0:00:05.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.610|   -0.648|-1735.338|-1814.747|    93.29%|   0:00:43.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.610|   -0.648|-1735.065|-1814.475|    93.30%|   0:00:00.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.609|   -0.648|-1734.947|-1814.356|    93.30%|   0:00:01.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.609|   -0.648|-1734.571|-1813.980|    93.30%|   0:00:28.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.609|   -0.648|-1734.226|-1813.636|    93.31%|   0:00:01.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.609|   -0.648|-1732.752|-1812.161|    93.31%|   0:00:00.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.610|   -0.648|-1732.686|-1812.096|    93.32%|   0:00:02.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.610|   -0.648|-1732.517|-1811.926|    93.32%|   0:00:00.0| 3043.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 23 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.609|   -0.648|-1683.933|-1765.079|    93.32%|   0:00:09.0| 3066.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.609|   -0.648|-1683.875|-1765.021|    93.32%|   0:00:00.0| 3066.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.609|   -0.648|-1683.875|-1765.021|    93.32%|   0:00:00.0| 3066.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:13:43 real=0:13:41 mem=3066.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.648|   -0.648| -81.146|-1765.021|    93.32%|   0:00:00.0| 3066.6M|   WC_VIEW|  default| out[0]                                             |
|  -0.640|   -0.640| -80.953|-1764.828|    93.32%|   0:00:00.0| 3066.6M|   WC_VIEW|  default| out[4]                                             |
|  -0.632|   -0.632| -80.589|-1764.464|    93.33%|   0:00:00.0| 3066.6M|   WC_VIEW|  default| out[12]                                            |
|  -0.624|   -0.624| -80.311|-1764.186|    93.33%|   0:00:00.0| 3066.6M|   WC_VIEW|  default| out[11]                                            |
|  -0.616|   -0.616| -80.071|-1763.947|    93.33%|   0:00:00.0| 3066.6M|   WC_VIEW|  default| out[23]                                            |
|  -0.607|   -0.609| -79.963|-1763.838|    93.34%|   0:00:00.0| 3066.6M|   WC_VIEW|  default| out[26]                                            |
|  -0.599|   -0.609| -79.865|-1763.740|    93.34%|   0:00:00.0| 3066.6M|   WC_VIEW|  default| out[29]                                            |
|  -0.591|   -0.609| -79.646|-1763.521|    93.34%|   0:00:01.0| 3066.6M|   WC_VIEW|  default| out[54]                                            |
|  -0.590|   -0.609| -79.280|-1763.155|    93.35%|   0:00:00.0| 3066.6M|   WC_VIEW|  default| out[0]                                             |
|  -0.590|   -0.609| -79.264|-1763.139|    93.35%|   0:00:00.0| 3066.6M|   WC_VIEW|  default| out[0]                                             |
|  -0.591|   -0.609| -79.264|-1763.139|    93.35%|   0:00:00.0| 3066.6M|   WC_VIEW|  default| out[0]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=3066.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:13:45 real=0:13:43 mem=3066.6M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.591|  -79.264|
|reg2reg   |-0.609|-1683.875|
|HEPG      |-0.609|-1683.875|
|All Paths |-0.609|-1763.139|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -0.609ns TNS -1683.882ns; HEPG WNS -0.609ns TNS -1683.882ns; all paths WNS -0.609ns TNS -1763.145ns; Real time 0:32:45
** GigaOpt Optimizer WNS Slack -0.609 TNS Slack -1763.139 Density 93.35
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:03:52.2/6:03:36.2 (1.0), mem = 3066.6M
(I,S,L,T): WC_VIEW: 177.334, 81.9088, 2.41824, 261.661
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.609  TNS Slack -1763.139 Density 93.35
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    93.35%|        -|  -0.609|-1763.139|   0:00:00.0| 3066.6M|
|    93.27%|      131|  -0.609|-1761.638|   0:00:09.0| 3066.6M|
|    92.93%|     1282|  -0.608|-1761.615|   0:00:22.0| 3068.8M|
|    92.92%|       12|  -0.608|-1761.615|   0:00:01.0| 3071.1M|
|    92.92%|        0|  -0.608|-1761.615|   0:00:01.0| 3071.1M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.608  TNS Slack -1761.615 Density 92.92
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 291 constrained nets 
Layer 7 has 998 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:35.8) (real = 0:00:36.0) **
(I,S,L,T): WC_VIEW: 176.598, 81.3765, 2.40012, 260.375
*** AreaOpt [finish] : cpu/real = 0:00:36.2/0:00:36.2 (1.0), totSession cpu/real = 6:04:28.4/6:04:12.3 (1.0), mem = 3071.1M
End: Area Reclaim Optimization (cpu=0:00:36, real=0:00:37, mem=3066.06M, totSessionCpu=6:04:28).
*** Starting refinePlace (6:04:29 mem=3066.1M) ***
Total net bbox length = 1.103e+06 (5.144e+05 5.890e+05) (ext = 1.870e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56647 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.394%
Density distribution unevenness ratio = 2.663%
Move report: Timing Driven Placement moves 54169 insts, mean move: 2.63 um, max move: 89.00 um
	Max move on inst (FE_RC_26596_0): (113.00, 324.00) --> (112.20, 235.80)
	Runtime: CPU: 0:00:38.0 REAL: 0:00:37.0 MEM: 3134.1MB
Move report: Detail placement moves 46380 insts, mean move: 1.30 um, max move: 14.20 um
	Max move on inst (DP_OP_1334J1_128_8403_U209): (476.20, 284.40) --> (485.00, 279.00)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 3134.1MB
Summary Report:
Instances move: 54499 (out of 56510 movable)
Instances flipped: 17
Mean displacement: 2.93 um
Max displacement: 88.80 um (Instance: FE_RC_26587_0) (113, 324) -> (112.4, 235.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 1.103e+06 (5.163e+05 5.870e+05) (ext = 1.877e+04)
Runtime: CPU: 0:00:39.5 REAL: 0:00:40.0 MEM: 3134.1MB
*** Finished refinePlace (6:05:09 mem=3134.1M) ***
Finished re-routing un-routed nets (0:00:00.1 3134.1M)


Density : 0.9299
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:44.4 real=0:00:44.0 mem=3134.1M) ***
** GigaOpt Optimizer WNS Slack -0.619 TNS Slack -1774.535 Density 92.99
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.591|  -79.265|
|reg2reg   |-0.619|-1695.270|
|HEPG      |-0.619|-1695.270|
|All Paths |-0.619|-1774.535|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -0.619ns TNS -1695.277ns; HEPG WNS -0.619ns TNS -1695.277ns; all paths WNS -0.619ns TNS -1774.542ns; Real time 0:34:07
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.619|   -0.619|-1695.270|-1774.535|    92.99%|   0:00:00.0| 3134.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.625|   -0.625|-1693.279|-1772.544|    93.00%|   0:00:15.0| 3134.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -0.621|   -0.621|-1693.583|-1772.848|    93.00%|   0:00:00.0| 3134.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.614|   -0.614|-1693.231|-1772.496|    93.00%|   0:00:00.0| 3134.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.611|   -0.611|-1690.409|-1769.674|    93.00%|   0:00:36.0| 3134.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.606|   -0.606|-1689.666|-1768.932|    93.00%|   0:00:50.0| 3134.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.604|   -0.604|-1685.497|-1764.763|    93.01%|   0:01:42.0| 3142.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.604|   -0.604|-1682.634|-1761.899|    93.01%|   0:00:19.0| 3142.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.604|   -0.604|-1682.602|-1761.867|    93.01%|   0:00:08.0| 3142.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.598|   -0.598|-1681.342|-1760.607|    93.04%|   0:00:03.0| 3142.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.598|   -0.598|-1661.157|-1740.422|    93.04%|   0:02:47.0| 3142.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.598|   -0.598|-1661.019|-1740.284|    93.04%|   0:00:07.0| 3142.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.598|   -0.598|-1660.589|-1739.855|    93.13%|   0:00:09.0| 3142.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.592|   -0.592|-1655.900|-1735.166|    93.17%|   0:00:09.0| 3142.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.593|   -0.593|-1651.232|-1730.497|    93.17%|   0:01:59.0| 3142.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.593|   -0.593|-1650.557|-1729.822|    93.18%|   0:00:03.0| 3142.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.589|   -0.590|-1649.574|-1728.840|    93.20%|   0:00:09.0| 3142.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.589|   -0.590|-1641.927|-1721.193|    93.21%|   0:01:29.0| 3142.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.589|   -0.590|-1641.901|-1721.167|    93.21%|   0:00:02.0| 3142.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.589|   -0.590|-1640.538|-1719.804|    93.27%|   0:00:09.0| 3142.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.589|   -0.590|-1640.078|-1719.343|    93.28%|   0:00:06.0| 3142.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.589|   -0.590|-1640.352|-1719.618|    93.35%|   0:01:56.0| 3142.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.589|   -0.591|-1640.352|-1719.618|    93.35%|   0:00:00.0| 3142.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:12:59 real=0:12:58 mem=3142.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.591|   -0.591| -79.265|-1719.618|    93.35%|   0:00:00.0| 3142.1M|   WC_VIEW|  default| out[0]                                             |
|  -0.591|   -0.591| -79.265|-1719.618|    93.35%|   0:00:00.0| 3142.1M|   WC_VIEW|  default| out[0]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=3142.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:13:00 real=0:12:58 mem=3142.1M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.591|  -79.265|
|reg2reg   |-0.589|-1640.352|
|HEPG      |-0.589|-1640.352|
|All Paths |-0.591|-1719.618|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS -0.589ns TNS -1640.358ns; HEPG WNS -0.589ns TNS -1640.358ns; all paths WNS -0.590ns TNS -1719.623ns; Real time 0:47:06
** GigaOpt Optimizer WNS Slack -0.591 TNS Slack -1719.618 Density 93.35
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:18:14.5/6:17:57.1 (1.0), mem = 3142.1M
(I,S,L,T): WC_VIEW: 177.087, 81.8902, 2.41216, 261.39
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.591  TNS Slack -1719.618 Density 93.35
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    93.35%|        -|  -0.591|-1719.618|   0:00:00.0| 3142.1M|
|    93.28%|      119|  -0.590|-1718.302|   0:00:09.0| 3142.1M|
|    93.09%|      935|  -0.590|-1717.914|   0:00:20.0| 3142.1M|
|    93.09%|        1|  -0.590|-1717.914|   0:00:01.0| 3142.1M|
|    93.09%|        0|  -0.590|-1717.914|   0:00:00.0| 3142.1M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.591  TNS Slack -1717.914 Density 93.09
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 291 constrained nets 
Layer 7 has 982 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:33.1) (real = 0:00:33.0) **
(I,S,L,T): WC_VIEW: 176.691, 81.5519, 2.4019, 260.645
*** AreaOpt [finish] : cpu/real = 0:00:33.4/0:00:33.3 (1.0), totSession cpu/real = 6:18:47.9/6:18:30.4 (1.0), mem = 3142.1M
End: Area Reclaim Optimization (cpu=0:00:33, real=0:00:34, mem=3082.13M, totSessionCpu=6:18:48).
*** Starting refinePlace (6:18:49 mem=3082.1M) ***
Total net bbox length = 1.106e+06 (5.171e+05 5.886e+05) (ext = 1.877e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56796 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.425%
Density distribution unevenness ratio = 2.493%
Move report: Timing Driven Placement moves 54579 insts, mean move: 2.72 um, max move: 88.80 um
	Max move on inst (FE_RC_27124_0): (253.00, 500.40) --> (248.80, 415.80)
	Runtime: CPU: 0:00:38.1 REAL: 0:00:38.0 MEM: 3160.9MB
Move report: Detail placement moves 46370 insts, mean move: 1.21 um, max move: 10.00 um
	Max move on inst (DP_OP_1330J1_124_8403_U86): (316.20, 253.80) --> (324.40, 255.60)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3160.9MB
Summary Report:
Instances move: 54806 (out of 56659 movable)
Instances flipped: 15
Mean displacement: 2.96 um
Max displacement: 87.80 um (Instance: FE_RC_27124_0) (253, 500.4) -> (249.8, 415.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.103e+06 (5.154e+05 5.879e+05) (ext = 1.899e+04)
Runtime: CPU: 0:00:39.7 REAL: 0:00:40.0 MEM: 3160.9MB
*** Finished refinePlace (6:19:28 mem=3160.9M) ***
Finished re-routing un-routed nets (0:00:00.1 3160.9M)


Density : 0.9309
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:44.6 real=0:00:44.0 mem=3160.9M) ***
** GigaOpt Optimizer WNS Slack -0.617 TNS Slack -1738.136 Density 93.09
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.591|  -79.289|
|reg2reg   |-0.617|-1658.847|
|HEPG      |-0.617|-1658.847|
|All Paths |-0.617|-1738.136|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 3: reg2reg* WNS -0.617ns TNS -1658.853ns; HEPG WNS -0.617ns TNS -1658.853ns; all paths WNS -0.617ns TNS -1738.143ns; Real time 0:48:25
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.617|   -0.617|-1658.847|-1738.136|    93.09%|   0:00:00.0| 3160.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.607|   -0.607|-1656.629|-1735.918|    93.10%|   0:00:00.0| 3160.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.604|   -0.604|-1656.334|-1735.623|    93.10%|   0:00:17.0| 3160.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.605|   -0.605|-1654.654|-1733.944|    93.10%|   0:00:16.0| 3160.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.598|   -0.598|-1654.186|-1733.475|    93.10%|   0:00:06.0| 3160.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.598|   -0.598|-1649.765|-1729.054|    93.10%|   0:00:42.0| 3160.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.598|   -0.598|-1649.764|-1729.054|    93.10%|   0:00:04.0| 3160.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.597|   -0.597|-1649.449|-1728.738|    93.13%|   0:00:02.0| 3160.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.589|   -0.590|-1648.711|-1728.001|    93.16%|   0:00:02.0| 3160.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.590|   -0.590|-1646.205|-1725.494|    93.16%|   0:02:16.0| 3158.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.589|   -0.590|-1646.575|-1725.864|    93.16%|   0:00:17.0| 3158.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.585|   -0.590|-1645.102|-1724.392|    93.18%|   0:00:07.0| 3155.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -0.584|   -0.590|-1629.761|-1709.050|    93.18%|   0:00:34.0| 3155.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -0.584|   -0.590|-1613.719|-1693.008|    93.18%|   0:00:23.0| 3155.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -0.584|   -0.590|-1612.480|-1691.770|    93.24%|   0:00:08.0| 3155.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -0.581|   -0.590|-1611.937|-1691.226|    93.24%|   0:00:02.0| 3155.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -0.581|   -0.590|-1609.810|-1689.099|    93.24%|   0:00:50.0| 3155.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -0.581|   -0.590|-1609.658|-1688.948|    93.25%|   0:00:08.0| 3155.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -0.580|   -0.590|-1608.896|-1688.185|    93.26%|   0:00:02.0| 3155.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -0.580|   -0.590|-1608.632|-1687.921|    93.27%|   0:00:05.0| 3155.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -0.580|   -0.590|-1608.609|-1687.899|    93.27%|   0:00:05.0| 3155.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -0.581|   -0.590|-1607.930|-1687.219|    93.32%|   0:00:30.0| 3155.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -0.581|   -0.590|-1607.760|-1687.050|    93.34%|   0:00:12.0| 3155.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -0.581|   -0.591|-1607.760|-1687.050|    93.34%|   0:00:00.0| 3155.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:09 real=0:07:08 mem=3155.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.591|   -0.591| -79.289|-1687.050|    93.34%|   0:00:01.0| 3155.9M|   WC_VIEW|  default| out[0]                                             |
|  -0.591|   -0.591| -79.289|-1687.050|    93.34%|   0:00:00.0| 3155.9M|   WC_VIEW|  default| out[0]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=3155.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:10 real=0:07:09 mem=3155.9M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.591|  -79.289|
|reg2reg   |-0.581|-1607.760|
|HEPG      |-0.581|-1607.760|
|All Paths |-0.591|-1687.050|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 3: reg2reg* WNS -0.581ns TNS -1607.765ns; HEPG WNS -0.581ns TNS -1607.765ns; all paths WNS -0.590ns TNS -1687.055ns; Real time 0:55:35
** GigaOpt Optimizer WNS Slack -0.591 TNS Slack -1687.050 Density 93.34
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:26:43.8/6:26:25.6 (1.0), mem = 3155.9M
(I,S,L,T): WC_VIEW: 177.067, 81.949, 2.41047, 261.427
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.591  TNS Slack -1687.050 Density 93.34
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    93.34%|        -|  -0.591|-1687.050|   0:00:00.0| 3155.9M|
|    93.30%|       69|  -0.590|-1685.506|   0:00:09.0| 3155.9M|
|    93.16%|      852|  -0.590|-1684.366|   0:00:19.0| 3155.9M|
|    93.16%|        1|  -0.590|-1684.366|   0:00:01.0| 3155.9M|
|    93.16%|        0|  -0.590|-1684.366|   0:00:01.0| 3155.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.591  TNS Slack -1684.366 Density 93.16
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 291 constrained nets 
Layer 7 has 979 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:32.0) (real = 0:00:32.0) **
(I,S,L,T): WC_VIEW: 176.803, 81.7293, 2.40256, 260.935
*** AreaOpt [finish] : cpu/real = 0:00:32.3/0:00:32.2 (1.0), totSession cpu/real = 6:27:16.1/6:26:57.9 (1.0), mem = 3155.9M
End: Area Reclaim Optimization (cpu=0:00:32, real=0:00:32, mem=3103.95M, totSessionCpu=6:27:16).
*** Starting refinePlace (6:27:17 mem=3103.9M) ***
Total net bbox length = 1.105e+06 (5.161e+05 5.891e+05) (ext = 1.899e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56912 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.221%
Density distribution unevenness ratio = 2.586%
Move report: Timing Driven Placement moves 54429 insts, mean move: 2.62 um, max move: 90.40 um
	Max move on inst (FE_RC_27286_0): (204.80, 520.20) --> (202.60, 432.00)
	Runtime: CPU: 0:00:39.0 REAL: 0:00:39.0 MEM: 3192.9MB
Move report: Detail placement moves 47453 insts, mean move: 1.45 um, max move: 19.20 um
	Max move on inst (FE_OCPC6916_DP_OP_1330J1_124_8403_n600): (295.60, 291.60) --> (314.80, 291.60)
	Runtime: CPU: 0:00:06.0 REAL: 0:00:06.0 MEM: 3190.9MB
Summary Report:
Instances move: 54685 (out of 56775 movable)
Instances flipped: 1431
Mean displacement: 2.97 um
Max displacement: 90.20 um (Instance: FE_RC_27296_0) (204.8, 520.2) -> (205, 430.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.051e+06 (4.639e+05 5.871e+05) (ext = 1.871e+04)
Runtime: CPU: 0:00:45.2 REAL: 0:00:45.0 MEM: 3190.9MB
*** Finished refinePlace (6:28:02 mem=3190.9M) ***
Finished re-routing un-routed nets (0:00:00.2 3190.9M)


Density : 0.9316
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:51.1 real=0:00:51.0 mem=3190.9M) ***
** GigaOpt Optimizer WNS Slack -0.612 TNS Slack -1703.188 Density 93.16
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.612|   -0.612|-1623.895|-1703.188|    93.16%|   0:00:00.0| 3190.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -0.595|   -0.595|-1619.223|-1698.516|    93.16%|   0:00:00.0| 3190.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.593|   -0.593|-1618.881|-1698.174|    93.16%|   0:00:02.0| 3190.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.591|   -0.591|-1617.645|-1696.938|    93.16%|   0:00:04.0| 3188.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.588|   -0.590|-1616.929|-1696.223|    93.16%|   0:00:03.0| 3185.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.588|   -0.590|-1616.739|-1696.032|    93.15%|   0:00:07.0| 3150.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.586|   -0.590|-1615.578|-1694.871|    93.16%|   0:00:00.0| 3153.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.586|   -0.590|-1614.945|-1694.239|    93.16%|   0:00:04.0| 3156.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.586|   -0.590|-1614.261|-1693.554|    93.16%|   0:00:00.0| 3156.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.586|   -0.591|-1614.261|-1693.554|    93.16%|   0:00:00.0| 3156.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.5 real=0:00:20.0 mem=3156.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.591|   -0.591| -79.293|-1693.554|    93.16%|   0:00:01.0| 3156.0M|   WC_VIEW|  default| out[0]                                             |
|  -0.591|   -0.591| -79.293|-1693.554|    93.16%|   0:00:00.0| 3156.0M|   WC_VIEW|  default| out[0]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=3156.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:21.0 real=0:00:21.0 mem=3156.0M) ***
*** Starting refinePlace (6:28:31 mem=3156.0M) ***
Total net bbox length = 1.051e+06 (4.640e+05 5.872e+05) (ext = 1.871e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56921 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3156.0MB
Summary Report:
Instances move: 0 (out of 56784 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.051e+06 (4.640e+05 5.872e+05) (ext = 1.871e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 3156.0MB
*** Finished refinePlace (6:28:32 mem=3156.0M) ***
Finished re-routing un-routed nets (0:00:00.0 3156.0M)


Density : 0.9316
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=3156.0M) ***
** GigaOpt Optimizer WNS Slack -0.591 TNS Slack -1693.554 Density 93.16
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.591|  -79.293|
|reg2reg   |-0.586|-1614.261|
|HEPG      |-0.586|-1614.261|
|All Paths |-0.591|-1693.554|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 291 constrained nets 
Layer 7 has 982 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:49:33 real=0:49:28 mem=3156.0M) ***

(I,S,L,T): WC_VIEW: 176.814, 81.5607, 2.40277, 260.778
*** SetupOpt [finish] : cpu/real = 0:49:44.6/0:49:40.2 (1.0), totSession cpu/real = 6:28:34.5/6:28:16.1 (1.0), mem = 3120.9M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:28:34.9/6:28:16.5 (1.0), mem = 3025.9M
(I,S,L,T): WC_VIEW: 176.814, 81.5607, 2.40277, 260.778
*info: 291 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
*info: 140 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.591 TNS Slack -1693.554 Density 93.16
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.591|  -79.293|
|reg2reg   |-0.586|-1614.261|
|HEPG      |-0.586|-1614.261|
|All Paths |-0.591|-1693.554|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.586ns TNS -1614.266ns; HEPG WNS -0.586ns TNS -1614.266ns; all paths WNS -0.590ns TNS -1693.560ns; Real time 0:57:37
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.586|   -0.591|-1614.261|-1693.554|    93.16%|   0:00:00.0| 3063.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.586|   -0.590|-1591.164|-1670.457|    93.17%|   0:02:05.0| 3104.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.586|   -0.590|-1588.472|-1667.765|    93.18%|   0:00:49.0| 3104.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.586|   -0.590|-1587.617|-1666.911|    93.18%|   0:00:05.0| 3104.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.586|   -0.590|-1587.415|-1666.708|    93.19%|   0:00:08.0| 3104.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.586|   -0.590|-1560.732|-1640.026|    93.20%|   0:00:30.0| 3104.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -0.586|   -0.590|-1555.805|-1635.098|    93.20%|   0:00:01.0| 3104.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -0.586|   -0.590|-1555.800|-1635.094|    93.21%|   0:00:39.0| 3104.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -0.586|   -0.590|-1555.501|-1634.795|    93.22%|   0:00:01.0| 3104.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -0.586|   -0.590|-1548.581|-1627.874|    93.22%|   0:00:04.0| 3104.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.586|   -0.590|-1548.397|-1627.690|    93.23%|   0:00:00.0| 3104.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.586|   -0.590|-1547.739|-1627.032|    93.23%|   0:00:19.0| 3104.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.586|   -0.590|-1547.657|-1626.950|    93.24%|   0:00:03.0| 3104.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.586|   -0.590|-1524.282|-1603.575|    93.27%|   0:00:16.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.586|   -0.590|-1524.259|-1603.553|    93.28%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.586|   -0.590|-1524.259|-1603.553|    93.28%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.586|   -0.590|-1511.158|-1590.451|    93.28%|   0:00:02.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.586|   -0.590|-1510.544|-1589.838|    93.28%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.586|   -0.590|-1510.161|-1589.455|    93.29%|   0:00:08.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.586|   -0.590|-1506.199|-1585.493|    93.29%|   0:00:02.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.586|   -0.590|-1502.664|-1581.957|    93.29%|   0:00:13.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.586|   -0.590|-1480.931|-1560.224|    93.30%|   0:00:02.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.586|   -0.590|-1480.769|-1560.062|    93.30%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.586|   -0.590|-1476.414|-1555.708|    93.30%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.586|   -0.590|-1458.448|-1537.742|    93.31%|   0:00:02.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.586|   -0.590|-1453.016|-1532.309|    93.31%|   0:00:06.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.586|   -0.590|-1452.966|-1532.260|    93.31%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.586|   -0.590|-1429.247|-1508.541|    93.31%|   0:00:02.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
|  -0.586|   -0.590|-1426.165|-1505.459|    93.31%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
|  -0.586|   -0.590|-1419.701|-1498.995|    93.31%|   0:00:16.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.586|   -0.590|-1416.896|-1496.189|    93.31%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.586|   -0.590|-1416.068|-1495.361|    93.31%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.586|   -0.590|-1406.623|-1485.916|    93.31%|   0:00:04.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_113_/E                            |
|  -0.586|   -0.590|-1400.871|-1480.165|    93.31%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.586|   -0.590|-1400.694|-1479.988|    93.31%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.586|   -0.590|-1393.135|-1472.429|    93.31%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_74_/E                             |
|  -0.586|   -0.590|-1386.230|-1465.524|    93.32%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.586|   -0.590|-1381.090|-1460.383|    93.32%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.586|   -0.590|-1376.235|-1455.529|    93.32%|   0:00:19.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.586|   -0.590|-1375.911|-1455.204|    93.33%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.586|   -0.590|-1372.530|-1451.823|    93.33%|   0:00:03.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.586|   -0.590|-1372.516|-1451.809|    93.33%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.586|   -0.590|-1369.221|-1448.514|    93.29%|   0:00:06.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_113_/E                            |
|  -0.586|   -0.590|-1365.834|-1445.128|    93.29%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.586|   -0.590|-1365.768|-1445.062|    93.29%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.586|   -0.590|-1364.766|-1444.059|    93.29%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.586|   -0.590|-1333.159|-1412.453|    93.29%|   0:00:03.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_34_/E                             |
|  -0.586|   -0.590|-1331.534|-1410.827|    93.29%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_75_/E                             |
|  -0.586|   -0.590|-1324.805|-1404.098|    93.29%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.586|   -0.590|-1317.620|-1396.913|    93.29%|   0:00:06.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.586|   -0.590|-1316.120|-1395.413|    93.29%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.586|   -0.590|-1315.625|-1394.919|    93.29%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.586|   -0.590|-1301.070|-1380.363|    93.30%|   0:00:02.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_58_/E                           |
|  -0.586|   -0.590|-1300.005|-1379.299|    93.30%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_58_/E                           |
|  -0.586|   -0.590|-1299.397|-1378.690|    93.30%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_58_/E                           |
|  -0.586|   -0.590|-1298.880|-1378.173|    93.30%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_58_/E                           |
|  -0.586|   -0.590|-1297.575|-1376.869|    93.31%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_58_/E                           |
|  -0.586|   -0.590|-1283.932|-1363.226|    93.32%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -0.586|   -0.590|-1282.140|-1361.434|    93.32%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -0.586|   -0.590|-1282.114|-1361.407|    93.32%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -0.586|   -0.590|-1274.626|-1353.920|    93.32%|   0:00:10.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.586|   -0.590|-1273.481|-1352.775|    93.32%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.586|   -0.590|-1269.630|-1348.924|    93.32%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.586|   -0.590|-1268.908|-1348.201|    93.32%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.586|   -0.590|-1268.309|-1347.602|    93.33%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.586|   -0.590|-1268.264|-1347.558|    93.33%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.586|   -0.590|-1267.988|-1347.282|    93.33%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.586|   -0.590|-1264.035|-1343.328|    93.33%|   0:00:04.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_72_/E                           |
|  -0.586|   -0.590|-1263.840|-1343.133|    93.34%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_72_/E                           |
|  -0.586|   -0.590|-1254.678|-1333.972|    93.35%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_72_/E                           |
|  -0.586|   -0.590|-1254.659|-1333.953|    93.35%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_72_/E                           |
|  -0.586|   -0.590|-1254.648|-1333.941|    93.35%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_72_/E                           |
|  -0.586|   -0.590|-1254.611|-1333.904|    93.35%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_72_/E                           |
|  -0.586|   -0.590|-1242.546|-1321.839|    93.36%|   0:00:03.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_18_/E                           |
|  -0.586|   -0.590|-1241.306|-1320.600|    93.36%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.586|   -0.590|-1239.181|-1318.475|    93.36%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.586|   -0.590|-1230.491|-1309.784|    93.36%|   0:00:05.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_73_/E                           |
|  -0.586|   -0.590|-1225.839|-1305.132|    93.36%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_72_/E                           |
|  -0.586|   -0.590|-1224.517|-1303.810|    93.36%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_72_/E                           |
|  -0.586|   -0.590|-1224.478|-1303.772|    93.36%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_72_/E                           |
|  -0.586|   -0.590|-1221.881|-1301.174|    93.36%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_72_/E                           |
|  -0.586|   -0.590|-1220.752|-1300.046|    93.37%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_72_/E                           |
|  -0.586|   -0.590|-1220.630|-1299.923|    93.37%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_72_/E                           |
|  -0.586|   -0.590|-1210.628|-1289.921|    93.38%|   0:00:06.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.586|   -0.590|-1207.316|-1286.609|    93.38%|   0:00:02.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_63_/E                             |
|  -0.586|   -0.590|-1205.840|-1285.133|    93.39%|   0:00:02.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_7_/E                              |
|  -0.586|   -0.590|-1203.179|-1282.472|    93.39%|   0:00:02.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_7_/E                              |
|  -0.586|   -0.590|-1202.864|-1282.157|    93.39%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_7_/E                              |
|  -0.586|   -0.590|-1195.052|-1274.345|    93.40%|   0:00:04.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_69_/E                             |
|  -0.586|   -0.590|-1194.049|-1273.342|    93.40%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_69_/E                             |
|  -0.586|   -0.590|-1193.537|-1272.830|    93.40%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_69_/E                             |
|  -0.586|   -0.590|-1185.062|-1264.355|    93.40%|   0:00:04.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.586|   -0.590|-1177.226|-1256.519|    93.41%|   0:00:02.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_64_/E                           |
|  -0.586|   -0.590|-1171.700|-1250.994|    93.42%|   0:00:08.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_80_/E                             |
|  -0.586|   -0.590|-1170.803|-1250.097|    93.42%|   0:00:09.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_80_/E                             |
|  -0.586|   -0.590|-1170.417|-1249.710|    93.42%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_80_/E                             |
|  -0.586|   -0.590|-1169.489|-1248.783|    93.43%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_121_/E                            |
|  -0.586|   -0.590|-1169.471|-1248.765|    93.43%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_121_/E                            |
|  -0.586|   -0.590|-1169.461|-1248.754|    93.43%|   0:00:02.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_121_/E                            |
|  -0.586|   -0.590|-1167.630|-1246.923|    93.44%|   0:00:08.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_24_/E                             |
|  -0.586|   -0.590|-1162.291|-1241.584|    93.45%|   0:00:07.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_101_/E                            |
|  -0.586|   -0.590|-1161.865|-1241.158|    93.45%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_101_/E                            |
|  -0.586|   -0.590|-1160.361|-1239.654|    93.45%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_101_/E                            |
|  -0.586|   -0.590|-1155.793|-1235.086|    93.46%|   0:00:13.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_22_/E                             |
|  -0.586|   -0.590|-1153.213|-1232.506|    93.47%|   0:00:03.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_47_/E                             |
|  -0.586|   -0.590|-1152.765|-1232.058|    93.47%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_47_/E                             |
|  -0.586|   -0.590|-1150.277|-1229.570|    93.47%|   0:00:05.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_2_/E                              |
|  -0.586|   -0.590|-1149.268|-1228.561|    93.48%|   0:00:03.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_76_/E                           |
|  -0.586|   -0.590|-1149.046|-1228.340|    93.48%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_76_/E                           |
|  -0.586|   -0.590|-1149.006|-1228.299|    93.48%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_76_/E                           |
|  -0.586|   -0.590|-1146.205|-1225.498|    93.49%|   0:00:14.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_26_/E                           |
|  -0.586|   -0.590|-1146.182|-1225.475|    93.49%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_26_/E                           |
|  -0.586|   -0.590|-1143.524|-1222.818|    93.49%|   0:00:02.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_22_/E                           |
|  -0.586|   -0.590|-1141.090|-1220.384|    93.49%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_11_/E                             |
|  -0.586|   -0.590|-1140.276|-1219.569|    93.49%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.586|   -0.590|-1139.958|-1219.252|    93.49%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.586|   -0.590|-1139.281|-1218.575|    93.49%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_11_/E                             |
|  -0.586|   -0.590|-1137.475|-1216.769|    93.49%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_66_/E                             |
|  -0.586|   -0.590|-1135.763|-1215.057|    93.50%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_14_/E                           |
|  -0.586|   -0.590|-1133.694|-1212.987|    93.50%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_14_/E                           |
|  -0.586|   -0.590|-1131.875|-1211.168|    93.50%|   0:00:02.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -0.586|   -0.590|-1131.842|-1211.135|    93.50%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -0.586|   -0.590|-1131.534|-1210.827|    93.50%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -0.586|   -0.590|-1131.470|-1210.764|    93.50%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -0.586|   -0.590|-1130.416|-1209.709|    93.51%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -0.586|   -0.590|-1130.343|-1209.636|    93.51%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -0.586|   -0.590|-1130.205|-1209.499|    93.51%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -0.586|   -0.590|-1130.179|-1209.473|    93.51%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -0.586|   -0.590|-1129.257|-1208.550|    93.51%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_38_/E                           |
|  -0.586|   -0.590|-1128.646|-1207.939|    93.51%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_38_/E                           |
|  -0.586|   -0.590|-1128.545|-1207.839|    93.51%|   0:00:02.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_38_/E                           |
|  -0.586|   -0.590|-1125.049|-1204.343|    93.52%|   0:00:04.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -0.586|   -0.590|-1125.021|-1204.314|    93.52%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -0.586|   -0.590|-1121.253|-1200.547|    93.52%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -0.586|   -0.590|-1121.119|-1200.413|    93.52%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -0.586|   -0.590|-1117.273|-1196.566|    93.53%|   0:00:02.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.586|   -0.590|-1117.241|-1196.534|    93.53%|   0:00:04.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.586|   -0.590|-1116.855|-1196.148|    93.53%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_43_/E                           |
|  -0.586|   -0.590|-1116.607|-1195.901|    93.53%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_43_/E                           |
|  -0.586|   -0.590|-1116.527|-1195.821|    93.53%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_43_/E                           |
|  -0.586|   -0.590|-1112.930|-1192.224|    93.54%|   0:00:03.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_11_/D                                       |
|  -0.586|   -0.590|-1112.668|-1191.962|    93.56%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.586|   -0.590|-1112.624|-1191.917|    93.56%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.586|   -0.590|-1112.457|-1191.750|    93.56%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.586|   -0.590|-1112.455|-1191.749|    93.56%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.586|   -0.590|-1109.901|-1189.195|    93.57%|   0:00:16.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -0.586|   -0.590|-1109.873|-1189.166|    93.56%|   0:00:07.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -0.586|   -0.590|-1106.877|-1186.171|    93.57%|   0:00:04.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_34_/D                           |
|  -0.586|   -0.590|-1106.819|-1186.112|    93.57%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_41_/D                             |
|  -0.586|   -0.590|-1106.382|-1185.675|    93.57%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_41_/D                             |
|  -0.586|   -0.590|-1106.323|-1185.616|    93.57%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_41_/D                             |
|  -0.586|   -0.590|-1106.262|-1185.556|    93.58%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.586|   -0.590|-1101.516|-1180.809|    93.58%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_39_/D                             |
|  -0.586|   -0.590|-1101.263|-1180.557|    93.58%|   0:00:08.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_39_/D                             |
|  -0.586|   -0.590|-1101.180|-1180.473|    93.59%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.586|   -0.590|-1099.763|-1179.057|    93.59%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_34_/D                           |
|  -0.586|   -0.590|-1099.241|-1178.534|    93.59%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_34_/D                           |
|  -0.586|   -0.590|-1098.728|-1178.021|    93.59%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_34_/D                           |
|  -0.586|   -0.590|-1094.716|-1174.009|    93.60%|   0:00:03.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_37_/D                           |
|  -0.586|   -0.590|-1094.066|-1173.360|    93.60%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_37_/D                           |
|  -0.586|   -0.590|-1093.945|-1173.239|    93.61%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_37_/D                           |
|  -0.586|   -0.590|-1093.808|-1173.101|    93.61%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_37_/D                           |
|  -0.586|   -0.590|-1091.013|-1170.306|    93.62%|   0:00:04.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.586|   -0.590|-1089.874|-1169.168|    93.64%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.586|   -0.590|-1089.360|-1168.653|    93.64%|   0:00:04.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.586|   -0.590|-1089.288|-1168.582|    93.64%|   0:00:02.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.586|   -0.590|-1089.235|-1168.529|    93.64%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.586|   -0.590|-1089.197|-1168.490|    93.64%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.586|   -0.590|-1087.109|-1166.402|    93.65%|   0:00:04.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory7_reg_147_/D |
|  -0.586|   -0.590|-1086.478|-1165.771|    93.65%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.586|   -0.590|-1086.198|-1165.491|    93.65%|   0:00:11.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.586|   -0.590|-1085.882|-1165.176|    93.66%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.586|   -0.590|-1085.832|-1165.126|    93.66%|   0:00:02.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.586|   -0.590|-1085.721|-1165.014|    93.66%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.586|   -0.590|-1085.642|-1164.935|    93.66%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.586|   -0.590|-1085.595|-1164.888|    93.66%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.586|   -0.590|-1083.238|-1162.531|    93.67%|   0:00:10.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.586|   -0.590|-1082.908|-1162.201|    93.67%|   0:00:04.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.586|   -0.590|-1082.851|-1162.145|    93.67%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.586|   -0.590|-1082.808|-1162.102|    93.67%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.586|   -0.590|-1081.675|-1160.969|    93.68%|   0:00:02.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -0.586|   -0.590|-1081.639|-1160.932|    93.69%|   0:00:02.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory1_reg_147_/D |
|  -0.586|   -0.590|-1081.455|-1160.748|    93.69%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.586|   -0.590|-1081.414|-1160.708|    93.70%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.586|   -0.590|-1081.368|-1160.661|    93.70%|   0:00:00.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.586|   -0.590|-1081.367|-1160.660|    93.70%|   0:00:01.0| 3142.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.586|   -0.590|-1081.366|-1160.659|    93.72%|   0:00:06.0| 3180.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.586|   -0.590|-1081.354|-1160.648|    93.72%|   0:00:01.0| 3180.5M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory10_reg_141_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.586|   -0.590|-1081.313|-1160.606|    93.72%|   0:00:00.0| 3180.5M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory10_reg_141_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.586|   -0.591|-1081.313|-1160.606|    93.72%|   0:00:00.0| 3180.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:11:08 real=0:11:07 mem=3180.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:11:08 real=0:11:07 mem=3180.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.591|  -79.293|
|reg2reg   |-0.586|-1081.313|
|HEPG      |-0.586|-1081.313|
|All Paths |-0.591|-1160.606|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.586ns TNS -1081.319ns; HEPG WNS -0.586ns TNS -1081.319ns; all paths WNS -0.590ns TNS -1160.612ns; Real time 1:08:45
** GigaOpt Optimizer WNS Slack -0.591 TNS Slack -1160.606 Density 93.72
*** Starting refinePlace (6:39:56 mem=3180.5M) ***
Total net bbox length = 1.056e+06 (4.661e+05 5.904e+05) (ext = 1.871e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 57127 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.342%
Density distribution unevenness ratio = 2.536%
Move report: Timing Driven Placement moves 54736 insts, mean move: 2.68 um, max move: 111.80 um
	Max move on inst (FE_OCPC7889_core_instance_mac_array_instance_col_idx_6__mac_col_inst_N40): (388.80, 313.20) --> (425.00, 388.80)
	Runtime: CPU: 0:00:40.4 REAL: 0:00:41.0 MEM: 3226.6MB
Move report: Detail placement moves 48430 insts, mean move: 1.53 um, max move: 19.60 um
	Max move on inst (FE_OFC1897_core_instance_mac_array_instance_q_temp_309): (156.00, 243.00) --> (173.80, 241.20)
	Runtime: CPU: 0:00:06.6 REAL: 0:00:06.0 MEM: 3211.6MB
Summary Report:
Instances move: 55064 (out of 56990 movable)
Instances flipped: 333
Mean displacement: 2.98 um
Max displacement: 109.80 um (Instance: FE_OCPC7889_core_instance_mac_array_instance_col_idx_6__mac_col_inst_N40) (388.8, 313.2) -> (423, 388.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: BUFFD3
Total net bbox length = 1.057e+06 (4.663e+05 5.903e+05) (ext = 1.872e+04)
Runtime: CPU: 0:00:47.2 REAL: 0:00:47.0 MEM: 3211.6MB
*** Finished refinePlace (6:40:43 mem=3211.6M) ***
Finished re-routing un-routed nets (0:00:00.2 3211.6M)


Density : 0.9372
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:52.9 real=0:00:52.0 mem=3211.6M) ***
** GigaOpt Optimizer WNS Slack -0.597 TNS Slack -1180.538 Density 93.72
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.591|  -79.293|
|reg2reg   |-0.597|-1101.244|
|HEPG      |-0.597|-1101.244|
|All Paths |-0.597|-1180.538|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 291 constrained nets 
Layer 7 has 968 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:12:04 real=0:12:03 mem=3211.6M) ***

(I,S,L,T): WC_VIEW: 177.252, 82.0028, 2.42747, 261.683
*** SetupOpt [finish] : cpu/real = 0:12:14.9/0:12:13.7 (1.0), totSession cpu/real = 6:40:49.8/6:40:30.2 (1.0), mem = 3176.5M
End: GigaOpt Optimization in TNS mode
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:40:51.3/6:40:31.8 (1.0), mem = 3068.6M
(I,S,L,T): WC_VIEW: 177.252, 82.0028, 2.42747, 261.683
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.597  TNS Slack -1180.538 Density 93.72
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    93.72%|        -|  -0.597|-1180.538|   0:00:00.0| 3068.6M|
|    93.63%|      221|  -0.597|-1178.216|   0:00:22.0| 3106.8M|
|    93.63%|        2|  -0.597|-1178.216|   0:00:02.0| 3106.8M|
|    93.63%|      837|  -0.595|-1167.769|   0:00:10.0| 3106.8M|
|    93.56%|      101|  -0.595|-1166.105|   0:00:09.0| 3106.8M|
|    93.23%|     1208|  -0.590|-1169.090|   0:00:21.0| 3109.0M|
|    93.22%|       15|  -0.590|-1169.089|   0:00:01.0| 3111.3M|
|    93.22%|        0|  -0.590|-1169.089|   0:00:01.0| 3111.3M|
|    93.22%|        5|  -0.590|-1169.089|   0:00:00.0| 3111.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.591  TNS Slack -1169.090 Density 93.22
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 291 constrained nets 
Layer 7 has 126 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:10) (real = 0:01:10) **
*** Starting refinePlace (6:42:02 mem=3127.3M) ***
Total net bbox length = 1.057e+06 (4.667e+05 5.899e+05) (ext = 1.872e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56770 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 272 insts, mean move: 2.24 um, max move: 20.60 um
	Max move on inst (FE_RC_15866_0): (323.60, 309.60) --> (321.00, 291.60)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3130.3MB
Summary Report:
Instances move: 272 (out of 56633 movable)
Instances flipped: 1
Mean displacement: 2.24 um
Max displacement: 20.60 um (Instance: FE_RC_15866_0) (323.6, 309.6) -> (321, 291.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.057e+06 (4.670e+05 5.902e+05) (ext = 1.872e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 3130.3MB
*** Finished refinePlace (6:42:03 mem=3130.3M) ***
Finished re-routing un-routed nets (0:00:00.0 3130.3M)


Density : 0.9322
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=3130.3M) ***
(I,S,L,T): WC_VIEW: 176.548, 80.5204, 2.40807, 259.476
*** AreaOpt [finish] : cpu/real = 0:01:13.3/0:01:13.2 (1.0), totSession cpu/real = 6:42:04.7/6:41:45.0 (1.0), mem = 3130.3M
End: Area Reclaim Optimization (cpu=0:01:14, real=0:01:13, mem=3050.24M, totSessionCpu=6:42:05).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3078.90 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3078.90 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 140  Num Prerouted Wires = 35167
[NR-eGR] Read numTotalNets=60641  numIgnoredNets=140
[NR-eGR] There are 151 clock nets ( 151 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 60350 
[NR-eGR] Rule id: 1  Nets: 151 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 126 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.542500e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 151 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.620260e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 60224 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.166612e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)        10( 0.01%)   ( 0.01%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               15( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 213257
[NR-eGR]     M2  (2V) length: 3.423253e+05um, number of vias: 292736
[NR-eGR]     M3  (3H) length: 4.098189e+05um, number of vias: 39875
[NR-eGR]     M4  (4V) length: 2.638857e+05um, number of vias: 10209
[NR-eGR]     M5  (5H) length: 1.349880e+05um, number of vias: 3954
[NR-eGR]     M6  (6V) length: 6.756536e+04um, number of vias: 2235
[NR-eGR]     M7  (7H) length: 8.345600e+03um, number of vias: 3227
[NR-eGR]     M8  (8V) length: 2.038240e+04um, number of vias: 0
[NR-eGR] Total length: 1.247311e+06um, number of vias: 565493
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.898000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.50 sec, Real: 3.50 sec, Curr Mem: 3039.77 MB )
Extraction called for design 'fullchip' of instances=56770 and nets=60653 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 3026.773M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3037.49)
Total number of fetched objects 60641
End delay calculation. (MEM=3096.7 CPU=0:00:10.7 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=3096.7 CPU=0:00:13.8 REAL=0:00:13.0)
Begin: GigaOpt postEco DRV Optimization
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:42:31.8/6:42:12.0 (1.0), mem = 3096.7M
(I,S,L,T): WC_VIEW: 176.54, 80.2988, 2.40807, 259.247
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     2|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.67| -1219.94|       0|       0|       0|  93.22|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.67| -1219.94|       1|       0|       1|  93.22| 0:00:00.0|  3138.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.67| -1219.94|       0|       0|       0|  93.22| 0:00:00.0|  3138.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 291 constrained nets 
Layer 7 has 76 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=3138.1M) ***

*** Starting refinePlace (6:42:44 mem=3154.1M) ***
Total net bbox length = 1.057e+06 (4.670e+05 5.903e+05) (ext = 1.872e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56771 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 2 insts, mean move: 4.60 um, max move: 7.00 um
	Max move on inst (FE_RC_5419_0): (416.60, 408.60) --> (411.40, 410.40)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3154.1MB
Summary Report:
Instances move: 2 (out of 56634 movable)
Instances flipped: 0
Mean displacement: 4.60 um
Max displacement: 7.00 um (Instance: FE_RC_5419_0) (416.6, 408.6) -> (411.4, 410.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.057e+06 (4.670e+05 5.903e+05) (ext = 1.872e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 3154.1MB
*** Finished refinePlace (6:42:45 mem=3154.1M) ***
Finished re-routing un-routed nets (0:00:00.0 3154.1M)


Density : 0.9322
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=3154.1M) ***
(I,S,L,T): WC_VIEW: 176.539, 80.299, 2.40812, 259.246
*** DrvOpt [finish] : cpu/real = 0:00:15.1/0:00:15.1 (1.0), totSession cpu/real = 6:42:47.0/6:42:27.1 (1.0), mem = 3119.0M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.587 -> -0.671 (bump = 0.084)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:42:47.9/6:42:28.1 (1.0), mem = 3119.0M
(I,S,L,T): WC_VIEW: 176.539, 80.299, 2.40812, 259.246
*info: 291 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
*info: 140 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.671 TNS Slack -1219.937 Density 93.22
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.563|  -74.602|
|reg2reg   |-0.671|-1145.334|
|HEPG      |-0.671|-1145.334|
|All Paths |-0.671|-1219.937|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.671ns TNS -1145.332ns; HEPG WNS -0.671ns TNS -1145.332ns; all paths WNS -0.671ns TNS -1219.934ns; Real time 1:11:48
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.671|   -0.671|-1145.334|-1219.937|    93.22%|   0:00:00.0| 3154.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.660|   -0.660|-1143.677|-1218.279|    93.23%|   0:00:01.0| 3152.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.654|   -0.654|-1142.188|-1216.790|    93.23%|   0:00:01.0| 3152.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.647|   -0.647|-1141.070|-1215.672|    93.23%|   0:00:02.0| 3141.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.647|   -0.647|-1140.294|-1214.896|    93.23%|   0:00:04.0| 3141.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.644|   -0.644|-1139.952|-1214.554|    93.23%|   0:00:00.0| 3141.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.644|   -0.644|-1139.952|-1214.554|    93.23%|   0:00:01.0| 3141.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.6 real=0:00:09.0 mem=3141.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.563|   -0.644| -74.602|-1214.554|    93.23%|   0:00:00.0| 3141.1M|   WC_VIEW|  default| out[0]                                             |
|  -0.563|   -0.644| -74.602|-1214.554|    93.23%|   0:00:00.0| 3141.1M|   WC_VIEW|  default| out[0]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=3141.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.1 real=0:00:09.0 mem=3141.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.563|  -74.602|
|reg2reg   |-0.644|-1139.952|
|HEPG      |-0.644|-1139.952|
|All Paths |-0.644|-1214.554|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.644ns TNS -1139.947ns; HEPG WNS -0.644ns TNS -1139.947ns; all paths WNS -0.644ns TNS -1214.549ns; Real time 1:11:57
** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -1214.554 Density 93.23
*** Starting refinePlace (6:43:09 mem=3141.1M) ***
Total net bbox length = 1.057e+06 (4.670e+05 5.903e+05) (ext = 1.872e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56775 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3141.1MB
Summary Report:
Instances move: 0 (out of 56638 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.057e+06 (4.670e+05 5.903e+05) (ext = 1.872e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3141.1MB
*** Finished refinePlace (6:43:10 mem=3141.1M) ***
Finished re-routing un-routed nets (0:00:00.0 3141.1M)


Density : 0.9323
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=3141.1M) ***
** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -1214.554 Density 93.23
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.563|  -74.602|
|reg2reg   |-0.644|-1139.952|
|HEPG      |-0.644|-1139.952|
|All Paths |-0.644|-1214.554|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 291 constrained nets 
Layer 7 has 77 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:14.0 real=0:00:14.0 mem=3141.1M) ***

(I,S,L,T): WC_VIEW: 176.558, 80.3057, 2.40829, 259.272
*** SetupOpt [finish] : cpu/real = 0:00:24.2/0:00:24.2 (1.0), totSession cpu/real = 6:43:12.1/6:42:52.2 (1.0), mem = 3106.0M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.587 -> -0.644 (bump = 0.057)
Begin: GigaOpt nonLegal postEco optimization
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:43:12.9/6:42:53.0 (1.0), mem = 3106.0M
(I,S,L,T): WC_VIEW: 176.558, 80.3057, 2.40829, 259.272
*info: 291 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
*info: 140 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -1214.554 Density 93.23
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.563|  -74.602|
|reg2reg   |-0.644|-1139.952|
|HEPG      |-0.644|-1139.952|
|All Paths |-0.644|-1214.554|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.644ns TNS -1139.947ns; HEPG WNS -0.644ns TNS -1139.947ns; all paths WNS -0.644ns TNS -1214.549ns; Real time 1:12:13
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.644|   -0.644|-1139.952|-1214.554|    93.23%|   0:00:00.0| 3141.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.636|   -0.636|-1137.923|-1212.525|    93.23%|   0:00:01.0| 3141.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.628|   -0.628|-1129.401|-1204.003|    93.24%|   0:00:03.0| 3141.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.623|   -0.623|-1125.935|-1200.537|    93.24%|   0:00:21.0| 3141.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.623|   -0.623|-1122.763|-1197.365|    93.24%|   0:00:24.0| 3141.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.623|   -0.623|-1122.681|-1197.283|    93.25%|   0:00:06.0| 3141.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.623|   -0.623|-1122.216|-1196.818|    93.25%|   0:00:00.0| 3141.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.616|   -0.616|-1121.490|-1196.092|    93.25%|   0:00:01.0| 3141.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.616|   -0.616|-1119.728|-1194.330|    93.26%|   0:01:31.0| 3141.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.616|   -0.616|-1119.669|-1194.271|    93.26%|   0:00:00.0| 3141.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.616|   -0.616|-1116.545|-1191.147|    93.31%|   0:00:03.0| 3141.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.616|   -0.616|-1116.533|-1191.135|    93.31%|   0:00:00.0| 3141.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.617|   -0.617|-1115.994|-1190.596|    93.33%|   0:00:09.0| 3137.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.616|   -0.616|-1115.441|-1190.043|    93.34%|   0:00:05.0| 3137.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.616|   -0.616|-1114.676|-1189.278|    93.34%|   0:00:06.0| 3137.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.616|   -0.616|-1114.674|-1189.276|    93.34%|   0:00:00.0| 3137.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.616|   -0.616|-1114.674|-1189.276|    93.35%|   0:00:03.0| 3137.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:54 real=0:02:53 mem=3137.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.563|   -0.616| -74.602|-1189.276|    93.35%|   0:00:00.0| 3137.1M|   WC_VIEW|  default| out[0]                                             |
|  -0.563|   -0.616| -74.602|-1189.276|    93.35%|   0:00:00.0| 3137.1M|   WC_VIEW|  default| out[0]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=3137.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:54 real=0:02:54 mem=3137.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.563|  -74.602|
|reg2reg   |-0.616|-1114.674|
|HEPG      |-0.616|-1114.674|
|All Paths |-0.616|-1189.276|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.616ns TNS -1114.671ns; HEPG WNS -0.616ns TNS -1114.671ns; all paths WNS -0.616ns TNS -1189.273ns; Real time 1:15:07
** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -1189.276 Density 93.35
*** Starting refinePlace (6:46:19 mem=3137.1M) ***
Total net bbox length = 1.058e+06 (4.674e+05 5.906e+05) (ext = 1.872e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56860 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 7902 insts, mean move: 0.69 um, max move: 7.40 um
	Max move on inst (FE_RC_9192_0): (146.80, 235.80) --> (148.80, 230.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3137.1MB
Summary Report:
Instances move: 7902 (out of 56723 movable)
Instances flipped: 0
Mean displacement: 0.69 um
Max displacement: 7.40 um (Instance: FE_RC_9192_0) (146.8, 235.8) -> (148.8, 230.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D1
Total net bbox length = 1.061e+06 (4.695e+05 5.915e+05) (ext = 1.872e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3137.1MB
*** Finished refinePlace (6:46:20 mem=3137.1M) ***
Finished re-routing un-routed nets (0:00:00.0 3137.1M)


Density : 0.9335
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.7 real=0:00:04.0 mem=3137.1M) ***
** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -1189.276 Density 93.35
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.563|  -74.602|
|reg2reg   |-0.616|-1114.674|
|HEPG      |-0.616|-1114.674|
|All Paths |-0.616|-1189.276|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -0.616ns TNS -1114.671ns; HEPG WNS -0.616ns TNS -1114.671ns; all paths WNS -0.616ns TNS -1189.273ns; Real time 1:15:11
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.616|   -0.616|-1114.674|-1189.276|    93.35%|   0:00:00.0| 3137.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.612|   -0.612|-1113.045|-1187.647|    93.35%|   0:01:34.0| 3123.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.612|   -0.612|-1112.884|-1187.486|    93.35%|   0:00:01.0| 3123.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.611|   -0.611|-1112.301|-1186.902|    93.39%|   0:00:02.0| 3123.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.611|   -0.611|-1112.177|-1186.779|    93.40%|   0:00:01.0| 3123.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.612|   -0.612|-1112.020|-1186.622|    93.40%|   0:00:13.0| 3123.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.612|   -0.612|-1111.718|-1186.320|    93.41%|   0:00:01.0| 3123.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.612|   -0.612|-1111.704|-1186.306|    93.41%|   0:00:02.0| 3123.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.612|   -0.612|-1111.704|-1186.306|    93.41%|   0:00:02.0| 3123.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:57 real=0:01:56 mem=3123.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.563|   -0.612| -74.602|-1186.306|    93.41%|   0:00:00.0| 3123.1M|   WC_VIEW|  default| out[0]                                             |
|  -0.563|   -0.612| -74.602|-1186.306|    93.41%|   0:00:00.0| 3123.1M|   WC_VIEW|  default| out[0]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=3123.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:57 real=0:01:56 mem=3123.1M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.563|  -74.602|
|reg2reg   |-0.612|-1111.704|
|HEPG      |-0.612|-1111.704|
|All Paths |-0.612|-1186.306|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -0.612ns TNS -1111.702ns; HEPG WNS -0.612ns TNS -1111.702ns; all paths WNS -0.612ns TNS -1186.304ns; Real time 1:17:09
** GigaOpt Optimizer WNS Slack -0.612 TNS Slack -1186.306 Density 93.41
*** Starting refinePlace (6:48:21 mem=3123.1M) ***
Total net bbox length = 1.061e+06 (4.697e+05 5.917e+05) (ext = 1.872e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56896 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 4715 insts, mean move: 0.70 um, max move: 10.60 um
	Max move on inst (core_instance_qmem_instance_memory2_reg_58_): (0.00, 347.40) --> (5.20, 352.80)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 3134.3MB
Summary Report:
Instances move: 4715 (out of 56759 movable)
Instances flipped: 295
Mean displacement: 0.70 um
Max displacement: 10.60 um (Instance: core_instance_qmem_instance_memory2_reg_58_) (0, 347.4) -> (5.2, 352.8)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 1.063e+06 (4.708e+05 5.922e+05) (ext = 1.872e+04)
Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 3134.3MB
*** Finished refinePlace (6:48:23 mem=3134.3M) ***
Finished re-routing un-routed nets (0:00:00.0 3134.3M)


Density : 0.9341
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:04.0 mem=3134.3M) ***
** GigaOpt Optimizer WNS Slack -0.612 TNS Slack -1186.620 Density 93.41
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.563|  -74.602|
|reg2reg   |-0.612|-1112.018|
|HEPG      |-0.612|-1112.018|
|All Paths |-0.612|-1186.620|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 291 constrained nets 
Layer 7 has 77 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:05:02 real=0:05:02 mem=3134.3M) ***

(I,S,L,T): WC_VIEW: 176.864, 80.6769, 2.41449, 259.955
*** SetupOpt [finish] : cpu/real = 0:05:12.6/0:05:12.1 (1.0), totSession cpu/real = 6:48:25.5/6:48:05.1 (1.0), mem = 3099.3M
End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -1169.090 -> -1186.620
Begin: GigaOpt TNS recovery
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:48:26.4/6:48:05.9 (1.0), mem = 3099.3M
(I,S,L,T): WC_VIEW: 176.864, 80.6769, 2.41449, 259.955
*info: 291 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
*info: 140 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.612 TNS Slack -1186.620 Density 93.41
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.563|  -74.602|
|reg2reg   |-0.612|-1112.018|
|HEPG      |-0.612|-1112.018|
|All Paths |-0.612|-1186.620|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.612ns TNS -1112.017ns; HEPG WNS -0.612ns TNS -1112.017ns; all paths WNS -0.612ns TNS -1186.619ns; Real time 1:17:25
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.612|   -0.612|-1112.018|-1186.620|    93.41%|   0:00:00.0| 3134.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.612|   -0.612|-1111.106|-1185.708|    93.42%|   0:00:10.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.612|   -0.612|-1109.687|-1184.289|    93.42%|   0:00:01.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.612|   -0.612|-1109.475|-1184.077|    93.42%|   0:00:02.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.612|   -0.612|-1109.356|-1183.958|    93.43%|   0:00:01.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -0.612|   -0.612|-1109.173|-1183.775|    93.43%|   0:00:01.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.613|   -0.613|-1109.070|-1183.672|    93.43%|   0:00:01.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -0.613|   -0.613|-1108.955|-1183.557|    93.43%|   0:00:00.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -0.613|   -0.613|-1108.447|-1183.049|    93.42%|   0:00:01.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.613|   -0.613|-1107.571|-1182.173|    93.43%|   0:00:01.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.613|   -0.613|-1107.468|-1182.070|    93.43%|   0:00:01.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.613|   -0.613|-1107.303|-1181.905|    93.43%|   0:00:01.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_10_/D                                       |
|  -0.613|   -0.613|-1106.756|-1181.358|    93.43%|   0:00:01.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.613|   -0.613|-1106.596|-1181.198|    93.43%|   0:00:01.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.613|   -0.613|-1106.423|-1181.025|    93.43%|   0:00:00.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.613|   -0.613|-1105.964|-1180.566|    93.43%|   0:00:00.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.613|   -0.613|-1105.180|-1179.782|    93.43%|   0:00:03.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.613|   -0.613|-1105.104|-1179.707|    93.43%|   0:00:01.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.613|   -0.613|-1103.797|-1178.399|    93.43%|   0:00:00.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.613|   -0.613|-1103.487|-1178.089|    93.43%|   0:00:01.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.613|   -0.613|-1103.076|-1177.678|    93.43%|   0:00:01.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.613|   -0.613|-1102.961|-1177.563|    93.43%|   0:00:00.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.613|   -0.613|-1102.828|-1177.430|    93.43%|   0:00:00.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.613|   -0.613|-1101.098|-1175.700|    93.43%|   0:00:01.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.613|   -0.613|-1100.480|-1175.082|    93.43%|   0:00:02.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.613|   -0.613|-1100.283|-1174.885|    93.43%|   0:00:00.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.613|   -0.613|-1099.995|-1174.597|    93.43%|   0:00:01.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.613|   -0.613|-1099.652|-1174.255|    93.44%|   0:00:00.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_115_/E                          |
|  -0.613|   -0.613|-1099.476|-1174.078|    93.43%|   0:00:02.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.613|   -0.613|-1099.446|-1174.048|    93.44%|   0:00:00.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.613|   -0.613|-1097.709|-1172.311|    93.44%|   0:00:03.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.613|   -0.613|-1095.922|-1170.524|    93.44%|   0:00:01.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_95_/E                           |
|  -0.613|   -0.613|-1094.882|-1169.484|    93.44%|   0:00:00.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_95_/E                           |
|  -0.613|   -0.613|-1094.504|-1169.106|    93.44%|   0:00:02.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_26_/E                             |
|  -0.613|   -0.613|-1094.255|-1168.857|    93.44%|   0:00:03.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_28_/E                           |
|  -0.613|   -0.613|-1094.180|-1168.782|    93.44%|   0:00:03.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_84_/E                             |
|  -0.613|   -0.613|-1094.047|-1168.649|    93.44%|   0:00:04.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_7_/E                              |
|  -0.613|   -0.613|-1093.959|-1168.561|    93.44%|   0:00:00.0| 3123.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_7_/E                              |
|  -0.613|   -0.613|-1093.886|-1168.489|    93.45%|   0:00:01.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_64_/E                           |
|  -0.613|   -0.613|-1093.874|-1168.476|    93.45%|   0:00:02.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_62_/E                             |
|  -0.613|   -0.613|-1093.519|-1168.121|    93.45%|   0:00:02.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.613|   -0.613|-1093.187|-1167.789|    93.45%|   0:00:01.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_59_/E                             |
|  -0.613|   -0.613|-1093.034|-1167.636|    93.45%|   0:00:00.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_59_/E                             |
|  -0.613|   -0.613|-1092.909|-1167.511|    93.45%|   0:00:01.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_59_/E                             |
|  -0.613|   -0.613|-1092.495|-1167.097|    93.45%|   0:00:01.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_108_/E                          |
|  -0.613|   -0.613|-1092.398|-1167.000|    93.46%|   0:00:03.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_46_/E                             |
|  -0.613|   -0.613|-1092.217|-1166.818|    93.46%|   0:00:02.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_3_/E                              |
|  -0.613|   -0.613|-1092.186|-1166.788|    93.46%|   0:00:01.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_47_/E                             |
|  -0.613|   -0.613|-1092.137|-1166.739|    93.46%|   0:00:01.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_36_/E                             |
|  -0.613|   -0.613|-1092.074|-1166.676|    93.46%|   0:00:00.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_36_/E                             |
|  -0.613|   -0.613|-1092.008|-1166.610|    93.47%|   0:00:02.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.613|   -0.613|-1091.823|-1166.425|    93.47%|   0:00:01.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.613|   -0.613|-1091.795|-1166.397|    93.47%|   0:00:01.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_12_/D                             |
|  -0.613|   -0.613|-1091.645|-1166.247|    93.47%|   0:00:02.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_36_/D                           |
|  -0.613|   -0.613|-1091.641|-1166.243|    93.47%|   0:00:01.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.613|   -0.613|-1091.458|-1166.060|    93.47%|   0:00:00.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -0.613|   -0.613|-1090.728|-1165.330|    93.48%|   0:00:01.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.613|   -0.613|-1090.436|-1165.038|    93.48%|   0:00:01.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.613|   -0.613|-1090.416|-1165.018|    93.48%|   0:00:00.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.613|   -0.613|-1090.415|-1165.017|    93.48%|   0:00:01.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.613|   -0.613|-1090.415|-1165.017|    93.48%|   0:00:00.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:15 real=0:01:15 mem=3162.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.563|   -0.613| -74.602|-1165.017|    93.48%|   0:00:00.0| 3162.0M|   WC_VIEW|  default| out[0]                                             |
|  -0.563|   -0.613| -74.538|-1164.953|    93.48%|   0:00:00.0| 3162.0M|   WC_VIEW|  default| out[97]                                            |
|  -0.563|   -0.613| -74.197|-1164.612|    93.49%|   0:00:00.0| 3162.0M|   WC_VIEW|  default| out[157]                                           |
|  -0.563|   -0.613| -73.969|-1164.384|    93.49%|   0:00:01.0| 3162.0M|   WC_VIEW|  default| out[151]                                           |
|  -0.563|   -0.613| -73.887|-1164.302|    93.49%|   0:00:00.0| 3162.0M|   WC_VIEW|  default| out[151]                                           |
|  -0.563|   -0.613| -73.710|-1164.125|    93.49%|   0:00:00.0| 3162.0M|   WC_VIEW|  default| out[157]                                           |
|  -0.563|   -0.613| -73.701|-1164.116|    93.49%|   0:00:00.0| 3162.0M|   WC_VIEW|  default| out[157]                                           |
|  -0.563|   -0.613| -73.610|-1164.026|    93.49%|   0:00:00.0| 3162.0M|   WC_VIEW|  default| out[134]                                           |
|  -0.563|   -0.613| -73.557|-1163.972|    93.50%|   0:00:00.0| 3162.0M|   WC_VIEW|  default| out[134]                                           |
|  -0.563|   -0.613| -73.477|-1163.892|    93.50%|   0:00:00.0| 3162.0M|   WC_VIEW|  default| out[123]                                           |
|  -0.563|   -0.613| -73.445|-1163.860|    93.50%|   0:00:00.0| 3162.0M|   WC_VIEW|  default| out[138]                                           |
|  -0.563|   -0.613| -73.445|-1163.860|    93.50%|   0:00:00.0| 3162.0M|   WC_VIEW|  default| out[0]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=3162.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:17 real=0:01:16 mem=3162.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.563|  -73.445|
|reg2reg   |-0.613|-1090.415|
|HEPG      |-0.613|-1090.415|
|All Paths |-0.613|-1163.860|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.613ns TNS -1090.416ns; HEPG WNS -0.613ns TNS -1090.416ns; all paths WNS -0.613ns TNS -1163.861ns; Real time 1:18:43
** GigaOpt Optimizer WNS Slack -0.613 TNS Slack -1163.860 Density 93.50
*** Starting refinePlace (6:49:55 mem=3162.0M) ***
Total net bbox length = 1.063e+06 (4.711e+05 5.924e+05) (ext = 1.878e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56926 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3162.0MB
Summary Report:
Instances move: 0 (out of 56789 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.063e+06 (4.711e+05 5.924e+05) (ext = 1.878e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 3162.0MB
*** Finished refinePlace (6:49:56 mem=3162.0M) ***
Finished re-routing un-routed nets (0:00:00.0 3162.0M)


Density : 0.9350
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:03.0 mem=3162.0M) ***
** GigaOpt Optimizer WNS Slack -0.613 TNS Slack -1163.859 Density 93.50
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.563|  -73.444|
|reg2reg   |-0.613|-1090.415|
|HEPG      |-0.613|-1090.415|
|All Paths |-0.613|-1163.859|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 291 constrained nets 
Layer 7 has 77 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:22 real=0:01:22 mem=3162.0M) ***

(I,S,L,T): WC_VIEW: 177.03, 80.7355, 2.41973, 260.185
*** SetupOpt [finish] : cpu/real = 0:01:32.2/0:01:32.1 (1.0), totSession cpu/real = 6:49:58.6/6:49:38.0 (1.0), mem = 3126.9M
End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -0.587 -> -0.613 (bump = 0.026)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:49:59.4/6:49:38.9 (1.0), mem = 3126.9M
(I,S,L,T): WC_VIEW: 177.03, 80.7355, 2.41973, 260.185
*info: 291 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
*info: 140 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.613 TNS Slack -1163.859 Density 93.50
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.563|  -73.444|
|reg2reg   |-0.613|-1090.415|
|HEPG      |-0.613|-1090.415|
|All Paths |-0.613|-1163.859|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.613ns TNS -1090.416ns; HEPG WNS -0.613ns TNS -1090.416ns; all paths WNS -0.613ns TNS -1163.860ns; Real time 1:18:59
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.613|   -0.613|-1090.415|-1163.859|    93.50%|   0:00:00.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.606|   -0.606|-1088.952|-1162.396|    93.50%|   0:00:03.0| 3162.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.604|   -0.604|-1088.840|-1162.284|    93.50%|   0:00:53.0| 3124.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.604|   -0.604|-1088.496|-1161.941|    93.50%|   0:00:09.0| 3124.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.604|   -0.604|-1088.026|-1161.470|    93.50%|   0:00:01.0| 3124.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.603|   -0.603|-1086.812|-1160.256|    93.51%|   0:00:01.0| 3127.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.603|   -0.603|-1086.632|-1160.076|    93.51%|   0:00:05.0| 3128.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.603|   -0.603|-1086.302|-1159.746|    93.53%|   0:00:01.0| 3128.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.603|   -0.603|-1086.302|-1159.746|    93.53%|   0:00:00.0| 3128.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:13 real=0:01:13 mem=3128.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.563|   -0.603| -73.444|-1159.746|    93.53%|   0:00:01.0| 3128.6M|   WC_VIEW|  default| out[0]                                             |
|  -0.563|   -0.603| -73.444|-1159.746|    93.53%|   0:00:00.0| 3128.6M|   WC_VIEW|  default| out[0]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=3128.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:14 real=0:01:14 mem=3128.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.563|  -73.444|
|reg2reg   |-0.603|-1086.302|
|HEPG      |-0.603|-1086.302|
|All Paths |-0.603|-1159.746|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.603ns TNS -1086.303ns; HEPG WNS -0.603ns TNS -1086.303ns; all paths WNS -0.603ns TNS -1159.747ns; Real time 1:20:13
** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -1159.746 Density 93.53
*** Starting refinePlace (6:51:25 mem=3128.6M) ***
Total net bbox length = 1.064e+06 (4.713e+05 5.928e+05) (ext = 1.878e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56963 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3128.6MB
Summary Report:
Instances move: 0 (out of 56826 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.064e+06 (4.713e+05 5.928e+05) (ext = 1.878e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3128.6MB
*** Finished refinePlace (6:51:26 mem=3128.6M) ***
Finished re-routing un-routed nets (0:00:00.0 3128.6M)


Density : 0.9353
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=3128.6M) ***
** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -1159.746 Density 93.53
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.563|  -73.444|
|reg2reg   |-0.603|-1086.302|
|HEPG      |-0.603|-1086.302|
|All Paths |-0.603|-1159.746|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 291 constrained nets 
Layer 7 has 77 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:19 real=0:01:19 mem=3128.6M) ***

(I,S,L,T): WC_VIEW: 177.082, 80.7905, 2.42086, 260.293
*** SetupOpt [finish] : cpu/real = 0:01:29.2/0:01:29.1 (1.0), totSession cpu/real = 6:51:28.7/6:51:08.0 (1.0), mem = 3093.5M
End: GigaOpt postEco optimization
*** Steiner Routed Nets: 1.159%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:51:29.0/6:51:08.4 (1.0), mem = 3093.5M
(I,S,L,T): WC_VIEW: 177.082, 80.7905, 2.42086, 260.293
*info: 291 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
*info: 140 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -1159.746 Density 93.53
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.563|  -73.444|
|reg2reg   |-0.603|-1086.302|
|HEPG      |-0.603|-1086.302|
|All Paths |-0.603|-1159.746|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.603ns TNS -1086.303ns; HEPG WNS -0.603ns TNS -1086.303ns; all paths WNS -0.603ns TNS -1159.747ns; Real time 1:20:28
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.603|   -0.603|-1086.302|-1159.746|    93.53%|   0:00:00.0| 3128.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.603|   -0.603|-1086.302|-1159.746|    93.53%|   0:00:05.0| 3128.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -0.603|   -0.603|-1086.302|-1159.746|    93.53%|   0:00:03.0| 3128.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.603|   -0.603|-1086.302|-1159.746|    93.53%|   0:00:01.0| 3128.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_122_/E                          |
|  -0.603|   -0.603|-1086.302|-1159.746|    93.53%|   0:00:01.0| 3128.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.603|   -0.603|-1086.302|-1159.746|    93.53%|   0:00:00.0| 3128.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.1 real=0:00:10.0 mem=3128.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.563|   -0.603| -73.444|-1159.746|    93.53%|   0:00:01.0| 3128.6M|   WC_VIEW|  default| out[0]                                             |
|  -0.563|   -0.603| -73.444|-1159.746|    93.53%|   0:00:00.0| 3128.6M|   WC_VIEW|  default| out[157]                                           |
|  -0.563|   -0.603| -73.444|-1159.746|    93.53%|   0:00:00.0| 3128.6M|   WC_VIEW|  default| out[0]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=3128.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.6 real=0:00:11.0 mem=3128.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.563|  -73.444|
|reg2reg   |-0.603|-1086.302|
|HEPG      |-0.603|-1086.302|
|All Paths |-0.603|-1159.746|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.603ns TNS -1086.303ns; HEPG WNS -0.603ns TNS -1086.303ns; all paths WNS -0.603ns TNS -1159.747ns; Real time 1:20:39
** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -1159.746 Density 93.53
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.563|  -73.444|
|reg2reg   |-0.603|-1086.302|
|HEPG      |-0.603|-1086.302|
|All Paths |-0.603|-1159.746|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 291 constrained nets 
Layer 7 has 77 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:11.8 real=0:00:12.0 mem=3128.6M) ***

(I,S,L,T): WC_VIEW: 177.082, 80.7903, 2.42086, 260.293
*** SetupOpt [finish] : cpu/real = 0:00:21.8/0:00:21.8 (1.0), totSession cpu/real = 6:51:50.8/6:51:30.2 (1.0), mem = 3093.5M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 1:17:27, real = 1:17:19, mem = 2697.2M, totSessionCpu=6:51:54 **
**optDesign ... cpu = 1:17:27, real = 1:17:19, mem = 2695.2M, totSessionCpu=6:51:54 **
** Profile ** Start :  cpu=0:00:00.0, mem=3045.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=3045.5M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3055.5M
** Profile ** DRVs :  cpu=0:00:01.7, mem=3055.5M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.603  | -0.603  | -0.563  |
|           TNS (ns):| -1159.7 | -1086.3 | -73.444 |
|    Violating Paths:|  4016   |  3856   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.527%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3055.5M
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2697.77MB/4208.23MB/2838.32MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2698.02MB/4208.23MB/2838.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2698.02MB/4208.23MB/2838.32MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-07 07:53:00 (2022-Mar-07 15:53:00 GMT)
2022-Mar-07 07:53:00 (2022-Mar-07 15:53:00 GMT): 10%
2022-Mar-07 07:53:00 (2022-Mar-07 15:53:00 GMT): 20%
2022-Mar-07 07:53:00 (2022-Mar-07 15:53:00 GMT): 30%
2022-Mar-07 07:53:00 (2022-Mar-07 15:53:00 GMT): 40%
2022-Mar-07 07:53:00 (2022-Mar-07 15:53:00 GMT): 50%
2022-Mar-07 07:53:00 (2022-Mar-07 15:53:00 GMT): 60%
2022-Mar-07 07:53:00 (2022-Mar-07 15:53:00 GMT): 70%
2022-Mar-07 07:53:00 (2022-Mar-07 15:53:00 GMT): 80%
2022-Mar-07 07:53:00 (2022-Mar-07 15:53:00 GMT): 90%

Finished Levelizing
2022-Mar-07 07:53:00 (2022-Mar-07 15:53:00 GMT)

Starting Activity Propagation
2022-Mar-07 07:53:00 (2022-Mar-07 15:53:00 GMT)
2022-Mar-07 07:53:01 (2022-Mar-07 15:53:01 GMT): 10%
2022-Mar-07 07:53:02 (2022-Mar-07 15:53:02 GMT): 20%

Finished Activity Propagation
2022-Mar-07 07:53:03 (2022-Mar-07 15:53:03 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=2700.60MB/4208.23MB/2838.32MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-07 07:53:03 (2022-Mar-07 15:53:03 GMT)
 ... Calculating switching power
2022-Mar-07 07:53:03 (2022-Mar-07 15:53:03 GMT): 10%
2022-Mar-07 07:53:04 (2022-Mar-07 15:53:04 GMT): 20%
2022-Mar-07 07:53:04 (2022-Mar-07 15:53:04 GMT): 30%
2022-Mar-07 07:53:04 (2022-Mar-07 15:53:04 GMT): 40%
2022-Mar-07 07:53:04 (2022-Mar-07 15:53:04 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-07 07:53:05 (2022-Mar-07 15:53:05 GMT): 60%
2022-Mar-07 07:53:05 (2022-Mar-07 15:53:05 GMT): 70%
2022-Mar-07 07:53:06 (2022-Mar-07 15:53:06 GMT): 80%
2022-Mar-07 07:53:11 (2022-Mar-07 15:53:11 GMT): 90%

Finished Calculating power
2022-Mar-07 07:53:12 (2022-Mar-07 15:53:12 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:09, mem(process/total/peak)=2700.61MB/4208.23MB/2838.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2700.61MB/4208.23MB/2838.32MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total/peak)=2700.61MB/4208.23MB/2838.32MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2700.61MB/4208.23MB/2838.32MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-07 07:53:12 (2022-Mar-07 15:53:12 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      182.62576309 	   64.5424%
Total Switching Power:      97.79399821 	   34.5617%
Total Leakage Power:         2.53483794 	    0.8958%
Total Power:               282.95459913
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         107.8       4.699      0.8042       113.3       40.04
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      67.91       76.24       1.683       145.8       51.54
Clock (Combinational)              6.917       16.85     0.04778       23.82       8.417
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              182.6       97.79       2.535         283         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      182.6       97.79       2.535         283         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.917       16.85     0.04778       23.82       8.417
-----------------------------------------------------------------------------------------
Total                              6.917       16.85     0.04778       23.82       8.417
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00360 (CKBD16):           0.1676
*              Highest Leakage Power: DP_OP_1329J1_123_8403_U180 (CMPE42D2):        0.0002647
*                Total Cap:      4.56735e-10 F
*                Total instances in design: 56963
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2715.54MB/4215.23MB/2838.32MB)


Phase 1 finished in (cpu = 0:00:13.5) (real = 0:00:14.0) **
Finished Timing Update in (cpu = 0:00:19.0) (real = 0:00:19.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 50 and inserted 0 insts
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (6:54:16 mem=3253.4M) ***
Total net bbox length = 1.064e+06 (4.714e+05 5.928e+05) (ext = 1.878e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56963 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 270 insts, mean move: 2.95 um, max move: 11.80 um
	Max move on inst (FE_OFC3485_n13589): (503.20, 88.20) --> (496.80, 93.60)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3253.4MB
Summary Report:
Instances move: 270 (out of 56841 movable)
Instances flipped: 0
Mean displacement: 2.95 um
Max displacement: 11.80 um (Instance: FE_OFC3485_n13589) (503.2, 88.2) -> (496.8, 93.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKBD2
Total net bbox length = 1.065e+06 (4.719e+05 5.934e+05) (ext = 1.878e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3253.4MB
*** Finished refinePlace (6:54:18 mem=3253.4M) ***
Finished re-routing un-routed nets (0:00:00.0 3253.4M)


Density : 0.9342
Max route overflow : 0.0000

Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
*** Starting refinePlace (6:54:56 mem=3272.5M) ***
Total net bbox length = 1.065e+06 (4.719e+05 5.934e+05) (ext = 1.878e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56962 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3272.5MB
Summary Report:
Instances move: 0 (out of 56840 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.065e+06 (4.719e+05 5.934e+05) (ext = 1.878e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3272.5MB
*** Finished refinePlace (6:54:57 mem=3272.5M) ***
Finished re-routing un-routed nets (0:00:00.1 3272.5M)


Density : 0.9342
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:54:58.6/6:54:37.6 (1.0), mem = 3272.5M
(I,S,L,T): WC_VIEW: 176.887, 80.8899, 2.4159, 260.193
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.679  TNS Slack -1078.982 Density 93.42
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    93.42%|        -|  -0.679|-1078.982|   0:00:00.0| 3272.5M|
|    93.42%|        0|  -0.679|-1078.982|   0:00:00.0| 3272.5M|
|    93.35%|      177|  -0.679|-1078.656|   0:00:28.0| 3270.5M|
|    93.34%|        5|  -0.679|-1078.656|   0:00:02.0| 3270.5M|
|    93.34%|       16|  -0.679|-1078.659|   0:00:17.0| 3270.5M|
|    93.34%|       10|  -0.679|-1078.582|   0:00:17.0| 3270.5M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.679  TNS Slack -1078.582 Density 93.34
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 291 constrained nets 
Layer 7 has 77 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:01:09) (real = 0:01:08) **
(I,S,L,T): WC_VIEW: 176.829, 80.7546, 2.41444, 259.998
*** PowerOpt [finish] : cpu/real = 0:01:09.0/0:01:08.9 (1.0), totSession cpu/real = 6:56:07.7/6:55:46.6 (1.0), mem = 3270.5M
*** Starting refinePlace (6:56:08 mem=3270.5M) ***
Total net bbox length = 1.065e+06 (4.719e+05 5.931e+05) (ext = 1.878e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56743 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 359 insts, mean move: 3.22 um, max move: 29.40 um
	Max move on inst (FE_RC_7379_0): (319.20, 304.20) --> (300.60, 293.40)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3270.5MB
Summary Report:
Instances move: 359 (out of 56621 movable)
Instances flipped: 2
Mean displacement: 3.22 um
Max displacement: 29.40 um (Instance: FE_RC_7379_0) (319.2, 304.2) -> (300.6, 293.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.066e+06 (4.726e+05 5.936e+05) (ext = 1.878e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3270.5MB
*** Finished refinePlace (6:56:10 mem=3270.5M) ***
Finished re-routing un-routed nets (0:00:00.0 3270.5M)


Density : 0.9334
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=3270.5M) ***
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:56:13.4/6:55:52.3 (1.0), mem = 3270.5M
(I,S,L,T): WC_VIEW: 176.829, 80.7729, 2.41444, 260.016
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.679 TNS Slack -1087.312 Density 93.34
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.679|  -85.551|
|reg2reg   |-0.645|-1001.761|
|HEPG      |-0.645|-1001.761|
|All Paths |-0.679|-1087.312|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.645ns TNS -1001.771ns; HEPG WNS -0.645ns TNS -1001.771ns; all paths WNS -0.679ns TNS -1087.322ns; Real time 1:25:11
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.645|   -0.679|-1001.761|-1087.312|    93.34%|   0:00:00.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.631|   -0.679| -998.944|-1084.495|    93.34%|   0:00:01.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.631|   -0.679| -998.719|-1084.269|    93.34%|   0:00:00.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.631|   -0.679| -998.718|-1084.269|    93.34%|   0:00:00.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=3280.0M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.679|   -0.679| -85.551|-1084.269|    93.34%|   0:00:00.0| 3280.0M|   WC_VIEW|  default| out[0]                                             |
|  -0.679|   -0.679| -85.551|-1084.269|    93.34%|   0:00:00.0| 3280.0M|   WC_VIEW|  default| out[0]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=3280.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=3280.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.679|  -85.551|
|reg2reg   |-0.631| -998.718|
|HEPG      |-0.631| -998.718|
|All Paths |-0.679|-1084.269|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.631ns TNS -998.728ns; HEPG WNS -0.631ns TNS -998.728ns; all paths WNS -0.679ns TNS -1084.279ns; Real time 1:25:13
** GigaOpt Optimizer WNS Slack -0.679 TNS Slack -1084.269 Density 93.34
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.679|  -85.551|
|reg2reg   |-0.631| -998.718|
|HEPG      |-0.631| -998.718|
|All Paths |-0.679|-1084.269|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 291 constrained nets 
Layer 7 has 77 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=3280.0M) ***

(I,S,L,T): WC_VIEW: 176.828, 80.7718, 2.41443, 260.014
*** SetupOpt [finish] : cpu/real = 0:00:12.1/0:00:12.0 (1.0), totSession cpu/real = 6:56:25.5/6:56:04.3 (1.0), mem = 3270.5M
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:56:26.4/6:56:05.3 (1.0), mem = 3270.5M
(I,S,L,T): WC_VIEW: 176.828, 80.7718, 2.41443, 260.014
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.679 TNS Slack -1084.269 Density 93.34
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.679|  -85.551|
|reg2reg   |-0.631| -998.718|
|HEPG      |-0.631| -998.718|
|All Paths |-0.679|-1084.269|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.631ns TNS -998.728ns; HEPG WNS -0.631ns TNS -998.728ns; all paths WNS -0.679ns TNS -1084.279ns; Real time 1:25:24
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.631|   -0.679|-998.718|-1084.269|    93.34%|   0:00:01.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.631|   -0.679|-998.757|-1084.308|    93.34%|   0:00:05.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.631|   -0.679|-998.757|-1084.308|    93.34%|   0:00:01.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.631|   -0.679|-998.757|-1084.308|    93.34%|   0:00:01.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.631|   -0.679|-998.757|-1084.308|    93.34%|   0:00:02.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.631|   -0.679|-998.718|-1084.269|    93.34%|   0:00:04.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.631|   -0.679|-998.657|-1084.208|    93.34%|   0:00:02.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_38_/E                             |
|  -0.631|   -0.679|-998.615|-1084.166|    93.34%|   0:00:03.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_96_/E                             |
|  -0.631|   -0.679|-998.581|-1084.132|    93.34%|   0:00:01.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_22_/E                           |
|  -0.631|   -0.679|-998.567|-1084.117|    93.34%|   0:00:02.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_8_/E                            |
|  -0.631|   -0.679|-998.567|-1084.117|    93.34%|   0:00:03.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_100_/E                          |
|  -0.631|   -0.679|-998.567|-1084.117|    93.34%|   0:00:02.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_69_/E                             |
|  -0.631|   -0.679|-998.473|-1084.023|    93.34%|   0:00:00.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.631|   -0.679|-998.427|-1083.978|    93.34%|   0:00:01.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.631|   -0.679|-998.365|-1083.915|    93.34%|   0:00:01.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory9_reg_107_/D |
|  -0.631|   -0.679|-998.314|-1083.865|    93.34%|   0:00:00.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -0.631|   -0.679|-998.197|-1083.748|    93.34%|   0:00:01.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.631|   -0.679|-998.214|-1083.765|    93.34%|   0:00:01.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory11_reg_33_/D |
|  -0.631|   -0.679|-997.974|-1083.525|    93.34%|   0:00:00.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory4_reg_145_/D |
|  -0.631|   -0.679|-997.944|-1083.495|    93.34%|   0:00:00.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory4_reg_145_/D |
|  -0.631|   -0.679|-997.766|-1083.317|    93.35%|   0:00:01.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.631|   -0.679|-997.680|-1083.231|    93.35%|   0:00:00.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.631|   -0.679|-997.662|-1083.213|    93.35%|   0:00:00.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.631|   -0.679|-997.648|-1083.199|    93.35%|   0:00:01.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory8_reg_49_/D  |
|  -0.631|   -0.679|-997.648|-1083.199|    93.35%|   0:00:00.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:32.7 real=0:00:33.0 mem=3280.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:33.3 real=0:00:34.0 mem=3280.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.679|  -85.551|
|reg2reg   |-0.631| -997.648|
|HEPG      |-0.631| -997.648|
|All Paths |-0.679|-1083.199|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.631ns TNS -997.658ns; HEPG WNS -0.631ns TNS -997.658ns; all paths WNS -0.679ns TNS -1083.209ns; Real time 1:25:58
** GigaOpt Optimizer WNS Slack -0.679 TNS Slack -1083.199 Density 93.35
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.679|  -85.551|
|reg2reg   |-0.631| -997.648|
|HEPG      |-0.631| -997.648|
|All Paths |-0.679|-1083.199|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 291 constrained nets 
Layer 7 has 77 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:34.4 real=0:00:35.0 mem=3280.0M) ***

(I,S,L,T): WC_VIEW: 176.84, 80.7767, 2.41508, 260.031
*** SetupOpt [finish] : cpu/real = 0:00:43.6/0:00:43.6 (1.0), totSession cpu/real = 6:57:10.1/6:56:48.9 (1.0), mem = 3270.5M
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (6:57:12 mem=3270.5M) ***
Total net bbox length = 1.066e+06 (4.726e+05 5.936e+05) (ext = 1.878e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56743 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 94 insts, mean move: 3.02 um, max move: 11.20 um
	Max move on inst (U20369): (453.40, 39.60) --> (459.20, 45.00)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3270.5MB
Summary Report:
Instances move: 94 (out of 56621 movable)
Instances flipped: 0
Mean displacement: 3.02 um
Max displacement: 11.20 um (Instance: U20369) (453.4, 39.6) -> (459.2, 45)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D1
Total net bbox length = 1.066e+06 (4.727e+05 5.938e+05) (ext = 1.878e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 3270.5MB
*** Finished refinePlace (6:57:14 mem=3270.5M) ***
Finished re-routing un-routed nets (0:00:00.0 3270.5M)


Density : 0.9335
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=3270.5M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:57:16.1/6:56:54.9 (1.0), mem = 3270.5M
(I,S,L,T): WC_VIEW: 176.839, 80.7776, 2.41508, 260.032
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.679 TNS Slack -1083.816 Density 93.35
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.679|  -85.551|
|reg2reg   |-0.631| -998.265|
|HEPG      |-0.631| -998.265|
|All Paths |-0.679|-1083.816|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.631ns TNS -998.275ns; HEPG WNS -0.631ns TNS -998.275ns; all paths WNS -0.679ns TNS -1083.826ns; Real time 1:26:13
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.631|   -0.679|-998.265|-1083.816|    93.35%|   0:00:00.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.619|   -0.679|-994.901|-1080.452|    93.35%|   0:00:01.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.615|   -0.679|-994.013|-1079.564|    93.35%|   0:00:00.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.615|   -0.679|-993.575|-1079.126|    93.35%|   0:00:03.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.615|   -0.679|-993.575|-1079.126|    93.35%|   0:00:00.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.0 real=0:00:04.0 mem=3280.0M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.679|   -0.679| -85.551|-1079.126|    93.35%|   0:00:01.0| 3280.0M|   WC_VIEW|  default| out[0]                                             |
|  -0.679|   -0.679| -85.551|-1079.126|    93.35%|   0:00:00.0| 3280.0M|   WC_VIEW|  default| out[0]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=3280.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.9 real=0:00:05.0 mem=3280.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.679|  -85.551|
|reg2reg   |-0.615| -993.575|
|HEPG      |-0.615| -993.575|
|All Paths |-0.679|-1079.126|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.615ns TNS -993.584ns; HEPG WNS -0.615ns TNS -993.584ns; all paths WNS -0.679ns TNS -1079.135ns; Real time 1:26:19
** GigaOpt Optimizer WNS Slack -0.679 TNS Slack -1079.126 Density 93.35
** GigaOpt Optimizer WNS Slack -0.679 TNS Slack -1079.126 Density 93.35
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.679|  -85.551|
|reg2reg   |-0.615| -993.575|
|HEPG      |-0.615| -993.575|
|All Paths |-0.679|-1079.126|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 291 constrained nets 
Layer 7 has 77 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:06.6 real=0:00:06.0 mem=3280.0M) ***

(I,S,L,T): WC_VIEW: 176.836, 80.774, 2.4151, 260.025
*** SetupOpt [finish] : cpu/real = 0:00:15.6/0:00:15.5 (1.0), totSession cpu/real = 6:57:31.7/6:57:10.5 (1.0), mem = 3270.5M
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:57:34.2/6:57:12.9 (1.0), mem = 3270.5M
(I,S,L,T): WC_VIEW: 176.836, 80.774, 2.4151, 260.025
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.679 TNS Slack -1079.126 Density 93.35
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.679|  -85.551|
|reg2reg   |-0.615| -993.575|
|HEPG      |-0.615| -993.575|
|All Paths |-0.679|-1079.126|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.615ns TNS -993.584ns; HEPG WNS -0.615ns TNS -993.584ns; all paths WNS -0.679ns TNS -1079.135ns; Real time 1:26:32
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.615|   -0.679|-993.575|-1079.126|    93.35%|   0:00:00.0| 3280.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.615|   -0.679|-993.575|-1079.126|    93.35%|   0:00:06.0| 3277.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.7 real=0:00:06.0 mem=3277.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:06.3 real=0:00:06.0 mem=3277.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.679|  -85.551|
|reg2reg   |-0.615| -993.575|
|HEPG      |-0.615| -993.575|
|All Paths |-0.679|-1079.126|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.615ns TNS -993.584ns; HEPG WNS -0.615ns TNS -993.584ns; all paths WNS -0.679ns TNS -1079.135ns; Real time 1:26:38
** GigaOpt Optimizer WNS Slack -0.679 TNS Slack -1079.126 Density 93.35
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.679|  -85.551|
|reg2reg   |-0.615| -993.575|
|HEPG      |-0.615| -993.575|
|All Paths |-0.679|-1079.126|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 291 constrained nets 
Layer 7 has 77 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:07.4 real=0:00:07.0 mem=3277.0M) ***

(I,S,L,T): WC_VIEW: 176.837, 80.7748, 2.41511, 260.027
*** SetupOpt [finish] : cpu/real = 0:00:16.5/0:00:16.5 (1.0), totSession cpu/real = 6:57:50.7/6:57:29.5 (1.0), mem = 3267.5M
End: GigaOpt postEco optimization
*** Starting refinePlace (6:57:52 mem=3267.5M) ***
Total net bbox length = 1.066e+06 (4.727e+05 5.937e+05) (ext = 1.878e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56743 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3267.5MB
Summary Report:
Instances move: 0 (out of 56621 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.066e+06 (4.727e+05 5.937e+05) (ext = 1.878e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 3267.5MB
*** Finished refinePlace (6:57:54 mem=3267.5M) ***
Finished re-routing un-routed nets (0:00:00.0 3267.5M)


Density : 0.9335
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=3267.5M) ***
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 6:57:55.3/6:57:34.0 (1.0), mem = 3267.5M
(I,S,L,T): WC_VIEW: 176.837, 80.7748, 2.41511, 260.027
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.679|   -0.679|-1079.126|-1079.126|    93.35%|   0:00:00.0| 3277.0M|   WC_VIEW|  default| out[0]                                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=3277.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=3277.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 291 constrained nets 
Layer 7 has 77 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 176.837, 80.7748, 2.41511, 260.027
*** SetupOpt [finish] : cpu/real = 0:00:10.0/0:00:10.0 (1.0), totSession cpu/real = 6:58:05.4/6:57:44.1 (1.0), mem = 3267.5M
Executing incremental physical updates
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2799.36MB/4420.28MB/2838.32MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2799.36MB/4420.28MB/2838.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2799.36MB/4420.28MB/2838.32MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-07 07:59:08 (2022-Mar-07 15:59:08 GMT)
2022-Mar-07 07:59:08 (2022-Mar-07 15:59:08 GMT): 10%
2022-Mar-07 07:59:08 (2022-Mar-07 15:59:08 GMT): 20%
2022-Mar-07 07:59:08 (2022-Mar-07 15:59:08 GMT): 30%
2022-Mar-07 07:59:08 (2022-Mar-07 15:59:08 GMT): 40%
2022-Mar-07 07:59:08 (2022-Mar-07 15:59:08 GMT): 50%
2022-Mar-07 07:59:08 (2022-Mar-07 15:59:08 GMT): 60%
2022-Mar-07 07:59:08 (2022-Mar-07 15:59:08 GMT): 70%
2022-Mar-07 07:59:08 (2022-Mar-07 15:59:08 GMT): 80%
2022-Mar-07 07:59:08 (2022-Mar-07 15:59:08 GMT): 90%

Finished Levelizing
2022-Mar-07 07:59:08 (2022-Mar-07 15:59:08 GMT)

Starting Activity Propagation
2022-Mar-07 07:59:08 (2022-Mar-07 15:59:08 GMT)
2022-Mar-07 07:59:09 (2022-Mar-07 15:59:09 GMT): 10%
2022-Mar-07 07:59:09 (2022-Mar-07 15:59:09 GMT): 20%

Finished Activity Propagation
2022-Mar-07 07:59:11 (2022-Mar-07 15:59:11 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2799.86MB/4420.28MB/2838.32MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-07 07:59:11 (2022-Mar-07 15:59:11 GMT)
 ... Calculating switching power
2022-Mar-07 07:59:11 (2022-Mar-07 15:59:11 GMT): 10%
2022-Mar-07 07:59:11 (2022-Mar-07 15:59:11 GMT): 20%
2022-Mar-07 07:59:12 (2022-Mar-07 15:59:12 GMT): 30%
2022-Mar-07 07:59:12 (2022-Mar-07 15:59:12 GMT): 40%
2022-Mar-07 07:59:12 (2022-Mar-07 15:59:12 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-07 07:59:13 (2022-Mar-07 15:59:13 GMT): 60%
2022-Mar-07 07:59:13 (2022-Mar-07 15:59:13 GMT): 70%
2022-Mar-07 07:59:14 (2022-Mar-07 15:59:14 GMT): 80%
2022-Mar-07 07:59:19 (2022-Mar-07 15:59:19 GMT): 90%

Finished Calculating power
2022-Mar-07 07:59:20 (2022-Mar-07 15:59:20 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2799.86MB/4420.28MB/2838.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2799.86MB/4420.28MB/2838.32MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total/peak)=2799.86MB/4420.28MB/2838.32MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2799.86MB/4420.28MB/2838.32MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-07 07:59:20 (2022-Mar-07 15:59:20 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      181.65333075 	   64.4847%
Total Switching Power:      97.52206982 	   34.6191%
Total Leakage Power:         2.52461548 	    0.8962%
Total Power:               281.70001600
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         107.6       4.711      0.7994       113.2       40.17
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      67.64       76.07       1.681       145.4       51.61
Clock (Combinational)              6.368       16.74     0.04375       23.15       8.218
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              181.7       97.52       2.525       281.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      181.7       97.52       2.525       281.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.368       16.74     0.04375       23.15       8.218
-----------------------------------------------------------------------------------------
Total                              6.368       16.74     0.04375       23.15       8.218
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00360 (CKBD16):           0.1676
*              Highest Leakage Power: DP_OP_1329J1_123_8403_U180 (CMPE42D2):        0.0002648
*                Total Cap:      4.56324e-10 F
*                Total instances in design: 56743
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2800.12MB/4420.28MB/2838.32MB)

** Power Reclaim End WNS Slack -0.679  TNS Slack -1079.126 
End: Power Optimization (cpu=0:06:08, real=0:06:07, mem=3077.12M, totSessionCpu=6:58:22).
**optDesign ... cpu = 1:23:55, real = 1:23:47, mem = 2708.3M, totSessionCpu=6:58:22 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=56743 and nets=60618 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 3055.605M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3087.48 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3087.48 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 140  Num Prerouted Wires = 35167
[NR-eGR] Read numTotalNets=60606  numIgnoredNets=140
[NR-eGR] There are 151 clock nets ( 151 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 60315 
[NR-eGR] Rule id: 1  Nets: 151 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 77 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.420100e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 151 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.501460e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 60238 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.176610e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         6( 0.01%)   ( 0.01%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               14( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.34 sec, Real: 1.34 sec, Curr Mem: 3100.86 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3090.86)
Total number of fetched objects 60606
End delay calculation. (MEM=3121.46 CPU=0:00:10.6 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=3121.46 CPU=0:00:13.5 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:18.3 real=0:00:19.0 totSessionCpu=6:58:44 mem=3121.5M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2765.01MB/4274.27MB/2838.32MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2765.01MB/4274.27MB/2838.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2765.01MB/4274.27MB/2838.32MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-07 07:59:46 (2022-Mar-07 15:59:46 GMT)
2022-Mar-07 07:59:46 (2022-Mar-07 15:59:46 GMT): 10%
2022-Mar-07 07:59:46 (2022-Mar-07 15:59:46 GMT): 20%
2022-Mar-07 07:59:46 (2022-Mar-07 15:59:46 GMT): 30%
2022-Mar-07 07:59:46 (2022-Mar-07 15:59:46 GMT): 40%
2022-Mar-07 07:59:46 (2022-Mar-07 15:59:46 GMT): 50%
2022-Mar-07 07:59:46 (2022-Mar-07 15:59:46 GMT): 60%
2022-Mar-07 07:59:46 (2022-Mar-07 15:59:46 GMT): 70%
2022-Mar-07 07:59:46 (2022-Mar-07 15:59:46 GMT): 80%
2022-Mar-07 07:59:47 (2022-Mar-07 15:59:47 GMT): 90%

Finished Levelizing
2022-Mar-07 07:59:47 (2022-Mar-07 15:59:47 GMT)

Starting Activity Propagation
2022-Mar-07 07:59:47 (2022-Mar-07 15:59:47 GMT)
2022-Mar-07 07:59:48 (2022-Mar-07 15:59:48 GMT): 10%
2022-Mar-07 07:59:48 (2022-Mar-07 15:59:48 GMT): 20%

Finished Activity Propagation
2022-Mar-07 07:59:49 (2022-Mar-07 15:59:49 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2766.89MB/4274.27MB/2838.32MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-07 07:59:49 (2022-Mar-07 15:59:49 GMT)
 ... Calculating switching power
2022-Mar-07 07:59:50 (2022-Mar-07 15:59:50 GMT): 10%
2022-Mar-07 07:59:50 (2022-Mar-07 15:59:50 GMT): 20%
2022-Mar-07 07:59:50 (2022-Mar-07 15:59:50 GMT): 30%
2022-Mar-07 07:59:50 (2022-Mar-07 15:59:50 GMT): 40%
2022-Mar-07 07:59:51 (2022-Mar-07 15:59:51 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-07 07:59:51 (2022-Mar-07 15:59:51 GMT): 60%
2022-Mar-07 07:59:52 (2022-Mar-07 15:59:52 GMT): 70%
2022-Mar-07 07:59:53 (2022-Mar-07 15:59:53 GMT): 80%
2022-Mar-07 07:59:57 (2022-Mar-07 15:59:57 GMT): 90%

Finished Calculating power
2022-Mar-07 07:59:59 (2022-Mar-07 15:59:59 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2766.90MB/4274.27MB/2838.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2766.90MB/4274.27MB/2838.32MB)

Ended Power Analysis: (cpu=0:00:14, real=0:00:14, mem(process/total/peak)=2766.90MB/4274.27MB/2838.32MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2766.90MB/4274.27MB/2838.32MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-07 07:59:59 (2022-Mar-07 15:59:59 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      181.65331555 	   64.4847%
Total Switching Power:      97.52206982 	   34.6191%
Total Leakage Power:         2.52461548 	    0.8962%
Total Power:               281.70000079
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         107.6       4.711      0.7994       113.2       40.17
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      67.64       76.07       1.681       145.4       51.61
Clock (Combinational)              6.368       16.74     0.04375       23.15       8.218
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              181.7       97.52       2.525       281.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      181.7       97.52       2.525       281.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.368       16.74     0.04375       23.15       8.218
-----------------------------------------------------------------------------------------
Total                              6.368       16.74     0.04375       23.15       8.218
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:01,
mem(process/total/peak)=2773.01MB/4274.27MB/2838.32MB)


Output file is ./timingReports/fullchip_postCTS.power.
**optDesign ... cpu = 1:24:33, real = 1:24:25, mem = 2713.7M, totSessionCpu=6:59:00 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:24:33, real = 1:24:25, mem = 2707.4M, totSessionCpu=6:59:00 **
** Profile ** Start :  cpu=0:00:00.0, mem=3070.5M
** Profile ** Other data :  cpu=0:00:00.4, mem=3070.5M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3080.5M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3072.5M
** Profile ** DRVs :  cpu=0:00:03.3, mem=3070.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.679  | -0.615  | -0.679  |
|           TNS (ns):| -1079.1 |-993.501 | -85.583 |
|    Violating Paths:|  3985   |  3825   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.350%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3070.5M
**optDesign ... cpu = 1:24:38, real = 1:24:31, mem = 2695.7M, totSessionCpu=6:59:05 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPESI-3014          4  The RC network is incomplete for net %s....
WARNING   IMPSP-5140          19  Global net connect rules have not been c...
WARNING   IMPSP-315           19  Found %d instances insts with no PG Term...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332     1005  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 1067 warning(s), 0 error(s)

#% End ccopt_design (date=03/07 08:00:07, total cpu=1:28:01, real=1:27:54, peak res=2845.0M, current mem=2617.2M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2566.3M, totSessionCpu=6:59:06 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.



Starting Activity Propagation
2022-Mar-07 08:00:17 (2022-Mar-07 16:00:17 GMT)
2022-Mar-07 08:00:18 (2022-Mar-07 16:00:18 GMT): 10%
2022-Mar-07 08:00:18 (2022-Mar-07 16:00:18 GMT): 20%

Finished Activity Propagation
2022-Mar-07 08:00:20 (2022-Mar-07 16:00:20 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:19, real = 0:00:18, mem = 2628.3M, totSessionCpu=6:59:25 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3028.4M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 456
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 456
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=6:59:27 mem=3031.6M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=9.36328)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 60606
End delay calculation. (MEM=0 CPU=0:00:10.7 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:13.5 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:16.5 real=0:00:16.0 totSessionCpu=0:00:39.8 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:22.1 real=0:00:22.0 totSessionCpu=0:00:42.1 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=0.0M
Done building hold timer [223106 node(s), 528755 edge(s), 1 view(s)] (fixHold) cpu=0:00:36.7 real=0:00:37.0 totSessionCpu=0:00:56.7 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:37.1/0:00:37.0 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3054.36)
Total number of fetched objects 60606
End delay calculation. (MEM=3113.57 CPU=0:00:10.8 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=3113.57 CPU=0:00:13.5 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:15.7 real=0:00:15.0 totSessionCpu=7:00:23 mem=3113.6M)
Done building cte setup timing graph (fixHold) cpu=0:00:55.8 real=0:00:56.0 totSessionCpu=7:00:23 mem=3113.6M ***
** Profile ** Start :  cpu=0:00:00.0, mem=3113.6M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3113.6M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=3157.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=3157.3M
** Profile ** DRVs :  cpu=0:00:01.9, mem=3157.3M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.679  | -0.615  | -0.679  |
|           TNS (ns):| -1079.1 |-993.501 | -85.583 |
|    Violating Paths:|  3985   |  3825   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.505  | -0.286  | -0.505  |
|           TNS (ns):| -1719.9 |-195.399 | -1531.4 |
|    Violating Paths:|  12657  |  2051   |  10826  |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.350%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:25, real = 0:01:25, mem = 2760.2M, totSessionCpu=7:00:30 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:00:30.4/7:00:10.8 (1.0), mem = 3118.3M
(I,S,L,T): WC_VIEW: 176.839, 80.783, 2.41514, 260.037
*info: Run optDesign holdfix with 1 thread.
Info: 140 nets with fixed/cover wires excluded.
Info: 291 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:01:09 real=0:01:09 totSessionCpu=7:00:36 mem=3260.8M density=93.350% ***
** Profile ** Start :  cpu=0:00:00.0, mem=3260.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=3260.8M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3260.8M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.5053
      TNS :   -1719.9531
      #VP :        12657
  Density :      93.350%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:14 real=0:01:14 totSessionCpu=7:00:41 mem=3260.8M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.5053
      TNS :   -1719.9531
      #VP :        12657
  Density :      93.350%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:05.5 real=0:00:05.0
 accumulated cpu=0:01:19 real=0:01:20 totSessionCpu=7:00:46 mem=3279.9M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.5053
      TNS :   -1719.9531
      #VP :        12657
  Density :      93.350%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:20 real=0:01:20 totSessionCpu=7:00:47 mem=3279.9M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst FE_PHC8251_mem_in_18 (BUFFD1)

    Added inst FE_PHC8252_mem_in_40 (BUFFD1)

    Added inst FE_PHC8253_mem_in_9 (BUFFD1)

    Added inst FE_PHC8254_mem_in_33 (BUFFD1)

    Added inst FE_PHC8255_mem_in_20 (BUFFD1)

    Added inst FE_PHC8256_mem_in_34 (BUFFD1)

    Added inst FE_PHC8257_mem_in_12 (BUFFD1)

    Added inst FE_PHC8258_mem_in_10 (BUFFD1)

    Added inst FE_PHC8259_mem_in_38 (BUFFD1)

    Added inst FE_PHC8260_mem_in_14 (BUFFD1)

    Added inst FE_PHC8261_mem_in_32 (BUFFD1)

    Added inst FE_PHC8262_mem_in_19 (BUFFD1)

    Added inst FE_PHC8263_mem_in_37 (BUFFD1)

    Added inst FE_PHC8264_mem_in_35 (BUFFD1)

    Added inst FE_PHC8265_mem_in_2 (BUFFD1)

    Added inst FE_PHC8266_mem_in_42 (BUFFD1)

    Added inst FE_PHC8267_mem_in_36 (BUFFD1)

    Added inst FE_PHC8268_mem_in_43 (BUFFD1)

    Added inst FE_PHC8269_mem_in_4 (BUFFD1)

    Added inst FE_PHC8270_mem_in_0 (BUFFD1)

    Added inst FE_PHC8271_mem_in_3 (BUFFD1)

    Added inst FE_PHC8272_mem_in_16 (BUFFD1)

    Added inst FE_PHC8273_mem_in_11 (BUFFD1)

    Added inst FE_PHC8274_mem_in_6 (BUFFD1)

    Added inst FE_PHC8275_mem_in_25 (BUFFD1)

    Added inst FE_PHC8276_mem_in_8 (BUFFD1)

    Added inst FE_PHC8277_mem_in_5 (BUFFD1)

    Added inst FE_PHC8278_mem_in_22 (BUFFD1)

    Added inst FE_PHC8279_mem_in_50 (BUFFD1)

    Added inst FE_PHC8280_mem_in_7 (BUFFD1)

    Added inst FE_PHC8281_mem_in_27 (BUFFD1)

    Added inst FE_PHC8282_mem_in_26 (BUFFD1)

    Added inst FE_PHC8283_mem_in_28 (BUFFD1)

    Added inst FE_PHC8284_mem_in_39 (BUFFD1)

    Added inst FE_PHC8285_mem_in_41 (BUFFD1)

    Added inst FE_PHC8286_mem_in_24 (BUFFD1)

    Added inst FE_PHC8287_mem_in_30 (BUFFD1)

    Added inst FE_PHC8288_mem_in_46 (BUFFD1)

    Added inst FE_PHC8289_mem_in_44 (BUFFD1)

    Added inst FE_PHC8290_mem_in_13 (BUFFD1)

    Added inst FE_PHC8291_mem_in_23 (BUFFD1)

    Added inst FE_PHC8292_mem_in_21 (BUFFD1)

    Added inst FE_PHC8293_mem_in_17 (BUFFD1)

    Added inst FE_PHC8294_mem_in_31 (BUFFD1)

    Added inst FE_PHC8295_mem_in_51 (BUFFD1)

    Added inst FE_PHC8296_mem_in_15 (BUFFD1)

    Added inst FE_PHC8297_mem_in_29 (BUFFD1)

    Added inst FE_PHC8298_mem_in_1 (BUFFD1)

    Added inst FE_PHC8299_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_79 (CKBD1)

    Added inst FE_PHC8300_mem_in_47 (BUFFD1)

    Added inst FE_PHC8301_mem_in_45 (BUFFD1)

    Added inst FE_PHC8302_FE_OFN286_core_instance_array_out_121 (BUFFD1)

    Added inst FE_PHC8303_reset (BUFFD3)

    Added inst FE_PHC8304_FE_OFN324_core_instance_array_out_60 (BUFFD1)

    Added inst FE_PHC8305_mem_in_49 (BUFFD1)

    Added inst FE_PHC8306_FE_OFN287_core_instance_array_out_120 (BUFFD1)

    Added inst FE_PHC8307_FE_OFN495_core_instance_array_out_0 (CKBD0)

    Added inst FE_PHC8308_mem_in_48 (BUFFD1)

    Added inst FE_PHC8309_mem_in_56 (BUFFD1)

    Added inst FE_PHC8310_mem_in_54 (BUFFD1)

    Added inst FE_PHC8311_mem_in_52 (BUFFD1)

    Added inst FE_PHC8312_mem_in_55 (BUFFD1)

    Added inst FE_PHC8313_mem_in_53 (BUFFD1)

    Added inst FE_PHC8314_mem_in_64 (BUFFD1)

    Added inst FE_PHC8315_mem_in_57 (BUFFD1)

    Added inst FE_PHC8316_mem_in_62 (BUFFD1)

    Added inst FE_PHC8317_mem_in_59 (BUFFD1)

    Added inst FE_PHC8318_FE_OFN341_core_instance_array_out_40 (CKBD0)

    Added inst FE_PHC8319_mem_in_58 (BUFFD1)

    Added inst FE_PHC8320_mem_in_111 (BUFFD1)

    Added inst FE_PHC8321_mem_in_112 (BUFFD1)

    Added inst FE_PHC8322_mem_in_115 (BUFFD1)

    Added inst FE_PHC8323_mem_in_113 (BUFFD1)

    Added inst FE_PHC8324_mem_in_117 (BUFFD1)

    Added inst FE_PHC8325_mem_in_60 (BUFFD1)

    Added inst FE_PHC8326_mem_in_119 (BUFFD1)

    Added inst FE_PHC8327_mem_in_109 (BUFFD1)

    Added inst FE_PHC8328_mem_in_120 (BUFFD1)

    Added inst FE_PHC8329_mem_in_97 (BUFFD1)

    Added inst FE_PHC8330_mem_in_96 (BUFFD1)

    Added inst FE_PHC8331_mem_in_127 (BUFFD1)

    Added inst FE_PHC8332_mem_in_61 (BUFFD1)

    Added inst FE_PHC8333_mem_in_65 (BUFFD1)

    Added inst FE_PHC8334_mem_in_105 (BUFFD1)

    Added inst FE_PHC8335_mem_in_107 (BUFFD1)

    Added inst FE_PHC8336_mem_in_83 (BUFFD1)

    Added inst FE_PHC8337_mem_in_63 (BUFFD1)

    Added inst FE_PHC8338_mem_in_121 (BUFFD1)

    Added inst FE_PHC8339_mem_in_84 (BUFFD1)

    Added inst FE_PHC8340_mem_in_69 (BUFFD1)

    Added inst FE_PHC8341_mem_in_123 (BUFFD1)

    Added inst FE_PHC8342_mem_in_70 (BUFFD1)

    Added inst FE_PHC8343_mem_in_88 (BUFFD1)

    Added inst FE_PHC8344_mem_in_85 (BUFFD1)

    Added inst FE_PHC8345_mem_in_66 (BUFFD1)

    Added inst FE_PHC8346_mem_in_87 (BUFFD1)

    Added inst FE_PHC8347_mem_in_114 (BUFFD1)

    Added inst FE_PHC8348_mem_in_71 (BUFFD1)

    Added inst FE_PHC8349_mem_in_122 (BUFFD1)

    Added inst FE_PHC8350_mem_in_86 (BUFFD1)

    Added inst FE_PHC8351_mem_in_67 (BUFFD1)

    Added inst FE_PHC8352_mem_in_104 (BUFFD1)

    Added inst FE_PHC8353_mem_in_110 (BUFFD1)

    Added inst FE_PHC8354_mem_in_68 (BUFFD1)

    Added inst FE_PHC8355_mem_in_89 (BUFFD1)

    Added inst FE_PHC8356_mem_in_72 (BUFFD1)

    Added inst FE_PHC8357_mem_in_90 (BUFFD1)

    Added inst FE_PHC8358_mem_in_82 (BUFFD1)

    Added inst FE_PHC8359_mem_in_99 (BUFFD1)

    Added inst FE_PHC8360_mem_in_91 (BUFFD1)

    Added inst FE_PHC8361_mem_in_108 (BUFFD1)

    Added inst FE_PHC8362_mem_in_126 (BUFFD1)

    Added inst FE_PHC8363_mem_in_102 (BUFFD1)

    Added inst FE_PHC8364_mem_in_103 (BUFFD1)

    Added inst FE_PHC8365_mem_in_73 (BUFFD1)

    Added inst FE_PHC8366_mem_in_125 (CKBD0)

    Added inst FE_PHC8367_mem_in_124 (BUFFD1)

    Added inst FE_PHC8368_mem_in_118 (BUFFD1)

    Added inst FE_PHC8369_mem_in_116 (BUFFD1)

    Added inst FE_PHC8370_mem_in_101 (BUFFD1)

    Added inst FE_PHC8371_mem_in_106 (BUFFD1)

    Added inst FE_PHC8372_mem_in_100 (BUFFD1)

    Added inst FE_PHC8373_mem_in_98 (BUFFD1)

    Added inst FE_PHC8374_mem_in_74 (BUFFD1)

    Added inst FE_PHC8375_mem_in_93 (BUFFD1)

    Added inst FE_PHC8376_mem_in_95 (BUFFD1)

    Added inst FE_PHC8377_mem_in_75 (BUFFD1)

    Added inst FE_PHC8378_mem_in_79 (BUFFD1)

    Added inst FE_PHC8379_mem_in_76 (BUFFD1)

    Added inst FE_PHC8380_mem_in_77 (BUFFD1)

    Added inst FE_PHC8381_mem_in_94 (BUFFD1)

    Added inst FE_PHC8382_mem_in_80 (BUFFD1)

    Added inst FE_PHC8383_mem_in_92 (BUFFD1)

    Added inst FE_PHC8384_mem_in_78 (BUFFD1)

    Added inst FE_PHC8385_mem_in_81 (BUFFD1)

    Added inst FE_PHC8386_inst_0 (CKBD0)

    Added inst FE_PHC8387_inst_16 (CKBD0)

    Added inst FE_PHC8388_DP_OP_1334J1_128_8403_n915 (CKBD0)

    Added inst FE_PHC8389_FE_OFN347_core_instance_array_out_23 (CKBD2)

    Added inst FE_PHC8390_inst_3 (CKBD0)

    Added inst FE_PHC8391_core_instance_array_out_81 (BUFFD1)

    Added inst FE_PHC8392_inst_5 (CKBD0)

    Added inst FE_PHC8393_FE_OFN494_core_instance_array_out_20 (BUFFD1)

    Added inst FE_PHC8394_inst_7 (CKBD0)

    Added inst FE_PHC8395_FE_RN_17523_0 (CKBD1)

    Added inst FE_PHC8396_core_instance_ofifo_inst_col_idx_2__fifo_instance_wr_ptr_3 (BUFFD1)

    Added inst FE_PHC8397_FE_OFN340_core_instance_array_out_41 (BUFFD1)

    Added inst FE_PHC8398_inst_10 (CKBD2)

    Added inst FE_PHC8399_FE_OFN346_core_instance_array_out_24 (CKBD2)

    Added inst FE_PHC8400_core_instance_ofifo_inst_col_idx_0__fifo_instance_wr_ptr_2 (BUFFD1)

    Added inst FE_PHC8401_inst_11 (CKBD4)

    Added inst FE_PHC8402_inst_14 (BUFFD3)

    Added inst FE_PHC8403_core_instance_array_out_2 (CKBD2)

    Added inst FE_PHC8404_core_instance_mac_array_instance_q_temp_1135 (CKBD1)

    Added inst FE_PHC8405_FE_RN_17511_0 (CKBD1)

    Added inst FE_PHC8406_FE_OFN322_core_instance_array_out_62 (CKBD2)

    Added inst FE_PHC8407_inst_9 (BUFFD3)

    Added inst FE_PHC8408_FE_OFN319_core_instance_array_out_66 (BUFFD1)

    Added inst FE_PHC8409_inst_15 (BUFFD3)

    Added inst FE_PHC8410_core_instance_ofifo_inst_col_idx_0__fifo_instance_wr_ptr_3 (CKBD0)

    Added inst FE_PHC8411_inst_8 (BUFFD3)

    Added inst FE_PHC8412_DP_OP_1332J1_126_8403_n22 (BUFFD4)

    Added inst FE_PHC8413_FE_OFN310_core_instance_array_out_82 (BUFFD1)

    Added inst FE_PHC8414_inst_4 (BUFFD1)

    Added inst FE_PHC8415_inst_2 (CKBD2)

    Added inst FE_PHC8416_FE_OCPN17582_core_instance_array_out_42 (BUFFD1)

    Added inst FE_PHC8417_DP_OP_1334J1_128_8403_n681 (CKBD1)

    Added inst FE_PHC8418_inst_6 (CKBD0)

    Added inst FE_PHC8419_FE_OFN345_core_instance_array_out_26 (CKBD1)

    Added inst FE_PHC8420_FE_OFN344_core_instance_array_out_27 (BUFFD1)

    Added inst FE_PHC8421_inst_12 (CKBD0)

    Added inst FE_PHC8422_FE_OFN323_core_instance_array_out_61 (BUFFD1)

    Added inst FE_PHC8423_DP_OP_1330J1_124_8403_n31 (CKBD4)

    Added inst FE_PHC8424_FE_OFN321_core_instance_array_out_63 (CKBD4)

    Added inst FE_PHC8425_DP_OP_1330J1_124_8403_n170 (BUFFD1)

    Added inst FE_PHC8426_FE_OFN358_core_instance_array_out_3 (BUFFD2)

    Added inst FE_PHC8427_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_1 (CKBD1)

    Added inst FE_PHC8428_DP_OP_1330J1_124_8403_n596 (CKBD1)

    Added inst FE_PHC8429_FE_OFN16239_core_instance_array_out_65 (BUFFD1)

    Added inst FE_PHC8430_DP_OP_1330J1_124_8403_n22 (CKBD0)

    Added inst FE_PHC8431_n3912 (BUFFD1)

    Added inst FE_PHC8432_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_41 (CKBD1)

    Added inst FE_PHC8433_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_24 (CKBD1)

    Added inst FE_PHC8434_core_instance_array_out_44 (CKBD4)

    Added inst FE_PHC8435_inst_13 (BUFFD16)

    Added inst FE_PHC8436_FE_RN_5781_0 (CKBD1)

    Added inst FE_PHC8437_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_23 (BUFFD1)

    Added inst FE_PHC8438_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_88 (CKBD1)

    Added inst FE_PHC8439_n9803 (CKBD1)

    Added inst FE_PHC8440_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_96 (BUFFD1)

    Added inst FE_PHC8441_core_instance_mac_array_instance_q_temp_1055 (BUFFD1)

    Added inst FE_PHC8442_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_15 (CKBD0)

    Added inst FE_PHC8443_core_instance_mac_array_instance_q_temp_1039 (CKBD1)

    Added inst FE_PHC8444_FE_OCPN17314_core_instance_mac_array_instance_q_temp_783 (CKBD0)

    Added inst FE_PHC8445_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_127 (CKBD0)

    Added inst FE_PHC8446_core_instance_mac_array_instance_q_temp_839 (CKBD1)

    Added inst FE_PHC8447_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_39 (BUFFD1)

    Added inst FE_PHC8448_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_16 (CKBD1)

    Added inst FE_PHC8449_FE_RN_7374_0 (BUFFD1)

    Added inst FE_PHC8450_FE_OFN15908_core_instance_mac_array_instance_q_temp_819 (CKBD1)

    Added inst FE_PHC8451_core_instance_mac_array_instance_q_temp_1104 (CKBD1)

    Added inst FE_PHC8452_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_103 (BUFFD1)

    Added inst FE_PHC8453_core_instance_mac_array_instance_q_temp_1047 (CKBD1)

    Added inst FE_PHC8454_n11650 (BUFFD1)

    Added inst FE_PHC8455_DP_OP_1334J1_128_8403_n43 (CKBD4)

    Added inst FE_PHC8456_n11392 (BUFFD1)

    Added inst FE_PHC8457_core_instance_mac_array_instance_q_temp_871 (CKBD1)

    Added inst FE_PHC8458_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_87 (CKBD1)

    Added inst FE_PHC8459_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_47 (CKBD1)

    Added inst FE_PHC8460_n11430 (CKBD1)

    Added inst FE_PHC8461_core_instance_mac_array_instance_q_temp_808 (BUFFD1)

    Added inst FE_PHC8462_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_72 (CKBD1)

    Added inst FE_PHC8463_DP_OP_1331J1_125_8403_n22 (CKBD0)

    Added inst FE_PHC8464_FE_OFN16347_core_instance_mac_array_instance_q_temp_1065 (CKBD4)

    Added inst FE_PHC8465_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_63 (BUFFD1)

    Added inst FE_PHC8466_n10614 (CKBD1)

    Added inst FE_PHC8467_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_119 (CKBD1)

    Added inst FE_PHC8468_n11617 (CKBD0)

    Added inst FE_PHC8469_core_instance_mac_array_instance_q_temp_1061 (CKBD1)

    Added inst FE_PHC8470_core_instance_mac_array_instance_q_temp_791 (BUFFD1)

    Added inst FE_PHC8471_core_instance_mac_array_instance_q_temp_840 (BUFFD1)

    Added inst FE_PHC8472_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_97 (CKBD1)

    Added inst FE_PHC8473_n10383 (BUFFD1)

    Added inst FE_PHC8474_core_instance_mac_array_instance_q_temp_864 (CKBD0)

    Added inst FE_PHC8475_FE_OFN858_core_instance_mac_array_instance_q_temp_887 (CKBD1)

    Added inst FE_PHC8476_FE_OFN941_core_instance_mac_array_instance_q_temp_855 (CKBD1)

    Added inst FE_PHC8477_n11541 (CKBD1)

    Added inst FE_PHC8478_n10462 (CKBD1)

    Added inst FE_PHC8479_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_111 (CKBD1)

    Added inst FE_PHC8480_FE_OCPN6579_core_instance_mac_array_instance_q_temp_863 (CKBD1)

    Added inst FE_PHC8481_FE_OFN1201_core_instance_mac_array_instance_q_temp_829 (CKBD1)

    Added inst FE_PHC8482_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_112 (CKBD0)

    Added inst FE_PHC8483_core_instance_mac_array_instance_q_temp_1120 (CKBD1)

    Added inst FE_PHC8484_core_instance_mac_array_instance_q_temp_848 (CKBD1)

    Added inst FE_PHC8485_core_instance_mac_array_instance_q_temp_816 (CKBD1)

    Added inst FE_PHC8486_FE_OFN16488_core_instance_mac_array_instance_q_temp_1109 (BUFFD1)

    Added inst FE_PHC8487_n10324 (CKBD1)

    Added inst FE_PHC8488_n9746 (BUFFD1)

    Added inst FE_PHC8489_FE_OCPN16822_core_instance_mac_array_instance_q_temp_1053 (CKBD1)

    Added inst FE_PHC8490_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_80 (CKBD1)

    Added inst FE_PHC8491_core_instance_mac_array_instance_q_temp_836 (CKBD0)

    Added inst FE_PHC8492_FE_OCPN16919_core_instance_mac_array_instance_q_temp_801 (CKBD1)

    Added inst FE_PHC8493_n10079 (CKBD1)

    Added inst FE_PHC8494_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_50 (CKBD1)

    Added inst FE_PHC8495_FE_OCPN7325_FE_OFN1258_core_instance_mac_array_instance_q_temp_771 (CKBD0)

    Added inst FE_PHC8496_core_instance_mac_array_instance_q_temp_1072 (CKBD1)

    Added inst FE_PHC8497_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_7 (BUFFD1)

    Added inst FE_PHC8498_DP_OP_1333J1_127_8403_n1527 (BUFFD1)

    Added inst FE_PHC8499_FE_OCPN17351_core_instance_mac_array_instance_q_temp_805 (CKBD1)

    Added inst FE_PHC8500_DP_OP_1333J1_127_8403_n2537 (CKBD1)

    Added inst FE_PHC8501_FE_OFN342_core_instance_array_out_29 (CKBD1)

    Added inst FE_PHC8502_FE_OFN1121_core_instance_mac_array_instance_q_temp_1043 (CKBD1)

    Added inst FE_PHC8503_FE_OCPN16657_core_instance_mac_array_instance_q_temp_1037 (CKBD1)

    Added inst FE_PHC8504_n11203 (CKBD1)

    Added inst FE_PHC8505_FE_OCPN16671_FE_OFN1017_core_instance_mac_array_instance_q_temp_853 (BUFFD1)

    Added inst FE_PHC8506_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_8 (CKBD1)

    Added inst FE_PHC8507_DP_OP_1329J1_123_8403_n22 (CKBD0)

    Added inst FE_PHC8508_n11290 (CKBD1)

    Added inst FE_PHC8509_core_instance_mac_array_instance_q_temp_1151 (CKBD1)

    Added inst FE_PHC8510_FE_OFN16073_core_instance_mac_array_instance_q_temp_835 (BUFFD1)

    Added inst FE_PHC8511_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_19 (CKBD1)

    Added inst FE_PHC8512_core_instance_mac_array_instance_q_temp_1102 (CKBD0)

    Added inst FE_PHC8513_DP_OP_1328J1_122_8403_n822 (BUFFD1)

    Added inst FE_PHC8514_FE_OFN1246_core_instance_mac_array_instance_q_temp_805 (CKBD0)

    Added inst FE_PHC8515_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_64 (CKBD1)

    Added inst FE_PHC8516_core_instance_mac_array_instance_q_temp_1024 (CKBD1)

    Added inst FE_PHC8517_FE_RN_15 (CKBD1)

    Added inst FE_PHC8518_FE_OCPN16772_core_instance_mac_array_instance_q_temp_1117 (CKBD0)

    Added inst FE_PHC8519_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_72 (CKBD1)

    Added inst FE_PHC8520_FE_OCPN7567_core_instance_mac_array_instance_q_temp_797 (CKBD1)

    Added inst FE_PHC8521_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_112 (CKBD0)

    Added inst FE_PHC8522_core_instance_mac_array_instance_q_temp_800 (CKBD0)

    Added inst FE_PHC8523_FE_OCPN17461_core_instance_mac_array_instance_q_temp_853 (CKBD1)

    Added inst FE_PHC8524_core_instance_mac_array_instance_q_temp_821 (CKBD1)

    Added inst FE_PHC8525_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_31 (CKBD4)

    Added inst FE_PHC8526_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_80 (CKBD1)

    Added inst FE_PHC8527_core_instance_mac_array_instance_q_temp_1127 (CKBD1)

    Added inst FE_PHC8528_DP_OP_1328J1_122_8403_n22 (CKBD4)

    Added inst FE_PHC8529_FE_RN_109 (CKBD1)

    Added inst FE_PHC8530_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_95 (CKBD0)

    Added inst FE_PHC8531_core_instance_mac_array_instance_q_temp_807 (CKBD0)

    Added inst FE_PHC8532_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_79 (CKBD0)

    Added inst FE_PHC8533_core_instance_mac_array_instance_q_temp_845 (CKBD1)

    Added inst FE_PHC8534_core_instance_mac_array_instance_q_temp_1119 (CKBD1)

    Added inst FE_PHC8535_core_instance_mac_array_instance_q_temp_1093 (CKBD0)

    Added inst FE_PHC8536_FE_OCPN17721_FE_OFN846_core_instance_mac_array_instance_q_temp_847 (CKBD1)

    Added inst FE_PHC8537_n10784 (CKBD1)

    Added inst FE_PHC8538_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_55 (CKBD0)

    Added inst FE_PHC8539_core_instance_mac_array_instance_q_temp_823 (CKBD0)

    Added inst FE_PHC8540_core_instance_mac_array_instance_q_temp_775 (CKBD0)

    Added inst FE_PHC8541_core_instance_mac_array_instance_q_temp_837 (CKBD0)

    Added inst FE_PHC8542_core_instance_mac_array_instance_q_temp_1095 (CKBD0)

    Added inst FE_PHC8543_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_31 (CKBD1)

    Added inst FE_PHC8544_core_instance_mac_array_instance_q_temp_799 (CKBD1)

    Added inst FE_PHC8545_FE_OFN300_core_instance_array_out_100 (BUFFD1)

    Added inst FE_PHC8546_FE_OFN271_core_instance_array_out_140 (CKBD0)

    Added inst FE_PHC8547_core_instance_psum_mem_instance_N262 (CKBD2)

    Added inst FE_PHC8548_n11698 (CKBD0)

    Added inst FE_PHC8549_FE_OFN299_core_instance_array_out_101 (CKBD2)

    Added inst FE_PHC8550_FE_OFN285_core_instance_array_out_122 (CKBD2)

    Added inst FE_PHC8551_FE_OFN298_core_instance_array_out_102 (CKBD2)

    Added inst FE_PHC8552_n13640 (CKBD0)

    Added inst FE_PHC8553_core_instance_ofifo_inst_col_idx_4__fifo_instance_N164 (CKBD2)

    Added inst FE_PHC8554_FE_OFN309_core_instance_array_out_83 (CKBD2)

    Added inst FE_PHC8555_core_instance_kmem_instance_N115 (CKBD0)

    Added inst FE_PHC8556_n13633 (BUFFD0)

    Added inst FE_PHC8557_core_instance_qmem_instance_N120 (CKBD0)

    Added inst FE_PHC8558_core_instance_ofifo_inst_col_idx_1__fifo_instance_N157 (CKBD2)

    Added inst FE_PHC8559_core_instance_ofifo_inst_col_idx_1__fifo_instance_N159 (CKBD2)

    Added inst FE_PHC8560_n13644 (BUFFD1)

    Added inst FE_PHC8561_n11704 (BUFFD1)

    Added inst FE_PHC8562_core_instance_ofifo_inst_col_idx_1__fifo_instance_N158 (CKBD2)

    Added inst FE_PHC8563_core_instance_ofifo_inst_col_idx_1__fifo_instance_N162 (CKBD2)

    Added inst FE_PHC8564_core_instance_ofifo_inst_col_idx_1__fifo_instance_N163 (CKBD2)

    Added inst FE_PHC8565_core_instance_ofifo_inst_col_idx_1__fifo_instance_N164 (CKBD2)

    Added inst FE_PHC8566_core_instance_ofifo_inst_col_idx_3__fifo_instance_N162 (CKBD2)

    Added inst FE_PHC8567_FE_OFN334_core_instance_array_out_47 (BUFFD1)

    Added inst FE_PHC8568_core_instance_ofifo_inst_col_idx_3__fifo_instance_N163 (CKBD2)

    Added inst FE_PHC8569_FE_OFN16222_core_instance_ofifo_inst_col_idx_1__fifo_instance_N161 (CKBD2)

    Added inst FE_PHC8570_FE_OFN284_core_instance_array_out_123 (CKBD2)

    Added inst FE_PHC8571_core_instance_array_out_48 (BUFFD1)

    Added inst FE_PHC8572_FE_OFN297_core_instance_array_out_103 (CKBD2)

    Added inst FE_PHC8573_FE_OFN283_core_instance_array_out_124 (CKBD4)

    Added inst FE_PHC8574_FE_OCPN17904_FE_OFN332_core_instance_array_out_49 (CKBD2)

    Added inst FE_PHC8575_DP_OP_1333J1_127_8403_n1629 (CKBD1)

    Added inst FE_PHC8576_FE_OFN357_core_instance_array_out_4 (CKBD2)

    Added inst FE_PHC8577_DP_OP_1333J1_127_8403_n43 (CKBD2)

    Added inst FE_PHC8578_DP_OP_1335J1_129_8403_n727 (BUFFD1)

    Added inst FE_PHC8579_DP_OP_1335J1_129_8403_n43 (CKBD2)

    Added inst FE_PHC8580_DP_OP_1335J1_129_8403_n736 (CKBD0)

    Added inst FE_PHC8581_DP_OP_1333J1_127_8403_n538 (CKBD0)

    Added inst FE_PHC8582_DP_OP_1334J1_128_8403_n22 (BUFFD1)

    Added inst FE_PHC8583_DP_OP_1333J1_127_8403_n227 (CKBD1)

    Added inst FE_PHC8584_n9799 (CKBD4)

    Added inst FE_PHC8585_DP_OP_1335J1_129_8403_n714 (CKBD0)

    Added inst FE_PHC8586_n10802 (CKBD0)

    Added inst FE_PHC8587_DP_OP_1333J1_127_8403_n1089 (BUFFD1)

    Added inst FE_PHC8588_n9750 (BUFFD1)
    Committed inst FE_OFC4455_core_instance_array_out_80, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_OFC1223_core_instance_array_out_1, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_RC_21679_0, resized cell NR2XD0 -> cell NR2D0
    Committed inst FE_RC_20833_0, resized cell INVD1 -> cell CKND1
    Committed inst FE_RC_20479_0, resized cell NR2D1 -> cell NR2XD0
    Committed inst FE_RC_21925_0, resized cell NR2XD0 -> cell NR2D0
    Committed inst FE_RC_13095_0, resized cell INVD1 -> cell CKND1
    Committed inst FE_RC_10869_0, resized cell NR2XD0 -> cell NR2D0
    Committed inst FE_RC_25429_0, resized cell INVD1 -> cell CKND1

    Added inst FE_PHC8589_FE_OCPN17043_core_instance_array_out_142 (CKBD0)

    Added inst FE_PHC8590_core_instance_array_out_141 (CKBD0)

    Added inst FE_PHC8591_n13716 (BUFFD0)

    Added inst FE_PHC8592_n13622 (BUFFD1)

    Added inst FE_PHC8593_core_instance_ofifo_inst_col_idx_1__fifo_instance_N169 (BUFFD1)

    Added inst FE_PHC8594_FE_OCPN16970_core_instance_array_out_144 (BUFFD1)

    Added inst FE_PHC8595_FE_OFN268_core_instance_array_out_143 (BUFFD1)

    Added inst FE_PHC8596_FE_OFN15500_core_instance_ofifo_inst_col_idx_1__fifo_instance_N168 (CKBD2)

    Added inst FE_PHC8597_FE_OFN15514_core_instance_ofifo_inst_col_idx_2__fifo_instance_N154 (CKBD2)

    Added inst FE_PHC8598_FE_OFN16220_core_instance_ofifo_inst_col_idx_2__fifo_instance_N162 (CKBD2)

    Added inst FE_PHC8599_FE_OFN15497_core_instance_ofifo_inst_col_idx_1__fifo_instance_N154 (CKBD2)

    Added inst FE_PHC8600_FE_OFN15521_core_instance_ofifo_inst_col_idx_2__fifo_instance_N166 (CKBD2)

    Added inst FE_PHC8601_FE_OFN16232_core_instance_ofifo_inst_col_idx_2__fifo_instance_N161 (CKBD2)

    Added inst FE_PHC8602_FE_OFN16225_core_instance_ofifo_inst_col_idx_2__fifo_instance_N157 (CKBD2)

    Added inst FE_PHC8603_FE_OFN15493_core_instance_ofifo_inst_col_idx_2__fifo_instance_N168 (CKBD2)

    Added inst FE_PHC8604_FE_OFN15518_core_instance_ofifo_inst_col_idx_2__fifo_instance_N169 (CKBD2)

    Added inst FE_PHC8605_FE_OFN16237_core_instance_ofifo_inst_col_idx_2__fifo_instance_N165 (CKBD2)

    Added inst FE_PHC8606_FE_OFN15531_core_instance_ofifo_inst_col_idx_2__fifo_instance_N167 (CKBD2)

    Added inst FE_PHC8607_FE_OFN16219_core_instance_ofifo_inst_col_idx_2__fifo_instance_N158 (CKBD2)

    Added inst FE_PHC8608_FE_OFN15515_core_instance_ofifo_inst_col_idx_2__fifo_instance_N155 (CKBD2)

    Added inst FE_PHC8609_FE_OFN16231_core_instance_ofifo_inst_col_idx_2__fifo_instance_N160 (CKBD2)

    Added inst FE_PHC8610_FE_OFN16201_core_instance_ofifo_inst_col_idx_2__fifo_instance_N159 (CKBD2)

    Added inst FE_PHC8611_FE_OFN16218_core_instance_ofifo_inst_col_idx_2__fifo_instance_N163 (CKBD2)

    Added inst FE_PHC8612_FE_OFN16224_core_instance_ofifo_inst_col_idx_2__fifo_instance_N164 (CKBD2)

    Added inst FE_PHC8613_core_instance_ofifo_inst_col_idx_2__fifo_instance_N156 (BUFFD3)

    Added inst FE_PHC8614_n11048 (CKBD0)

    Added inst FE_PHC8615_core_instance_array_out_146 (BUFFD2)

    Added inst FE_PHC8616_FE_OFN333_core_instance_array_out_48 (BUFFD1)

    Added inst FE_PHC8617_FE_RN_874_0 (CKBD1)

    Added inst FE_PHC8618_FE_OFN15484_core_instance_array_out_145 (CKBD4)

    Added inst FE_PHC8619_FE_OCPN16894_core_instance_array_out_68 (BUFFD1)

    Added inst FE_PHC8620_FE_RN_880_0 (BUFFD1)

    Added inst FE_PHC8621_DP_OP_1333J1_127_8403_n69 (BUFFD1)

    Added inst FE_PHC8622_DP_OP_1335J1_129_8403_n1629 (CKBD4)

    Added inst FE_PHC8623_DP_OP_1333J1_127_8403_n41 (BUFFD1)

    Added inst FE_PHC8624_FE_OFN296_core_instance_array_out_104 (CKBD4)

    Added inst FE_PHC8625_DP_OP_1332J1_126_8403_n595 (CKBD1)

    Added inst FE_PHC8626_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC8627_core_instance_array_out_86 (CKBD4)

    Added inst FE_PHC8628_DP_OP_1333J1_127_8403_n101 (CKBD4)

    Added inst FE_PHC8629_DP_OP_1333J1_127_8403_n262 (BUFFD1)

    Added inst FE_PHC8630_DP_OP_1333J1_127_8403_n760 (BUFFD1)

    Added inst FE_PHC8631_DP_OP_1333J1_127_8403_n206 (CKBD1)

    Added inst FE_PHC8632_DP_OP_1333J1_127_8403_n233 (CKBD1)

    Added inst FE_PHC8633_FE_RN_9194_0 (CKBD0)

    Added inst FE_PHC8634_core_instance_ofifo_inst_col_idx_0__fifo_instance_N161 (BUFFD1)

    Added inst FE_PHC8635_core_instance_ofifo_inst_col_idx_0__fifo_instance_N157 (BUFFD1)

    Added inst FE_PHC8636_core_instance_ofifo_inst_col_idx_0__fifo_instance_N155 (BUFFD1)

    Added inst FE_PHC8637_core_instance_ofifo_inst_col_idx_0__fifo_instance_N165 (BUFFD1)

    Added inst FE_PHC8638_core_instance_ofifo_inst_col_idx_0__fifo_instance_N163 (BUFFD1)

    Added inst FE_PHC8639_core_instance_ofifo_inst_col_idx_0__fifo_instance_N169 (BUFFD1)

    Added inst FE_PHC8640_core_instance_ofifo_inst_col_idx_0__fifo_instance_N160 (BUFFD1)

    Added inst FE_PHC8641_core_instance_ofifo_inst_col_idx_0__fifo_instance_N158 (BUFFD1)

    Added inst FE_PHC8642_core_instance_ofifo_inst_col_idx_0__fifo_instance_N167 (BUFFD1)

    Added inst FE_PHC8643_core_instance_ofifo_inst_col_idx_0__fifo_instance_N168 (BUFFD1)

    Added inst FE_PHC8644_core_instance_ofifo_inst_col_idx_0__fifo_instance_N166 (BUFFD1)

    Added inst FE_PHC8645_FE_OFN293_core_instance_array_out_107 (BUFFD1)

    Added inst FE_PHC8646_core_instance_ofifo_inst_col_idx_0__fifo_instance_N162 (BUFFD1)

    Added inst FE_PHC8647_core_instance_ofifo_inst_col_idx_0__fifo_instance_N154 (BUFFD1)

    Added inst FE_PHC8648_FE_RN_9184_0 (CKBD4)

    Added inst FE_PHC8649_FE_RN_9187_0 (BUFFD1)

    Added inst FE_PHC8650_core_instance_array_out_147 (CKBD2)

    Added inst FE_PHC8651_FE_OFN305_core_instance_array_out_87 (CKBD2)

    Added inst FE_PHC8652_FE_OFN281_core_instance_array_out_126 (CKBD4)

    Added inst FE_PHC8653_DP_OP_1335J1_129_8403_n395 (CKBD1)

    Added inst FE_PHC8654_DP_OP_1335J1_129_8403_n394 (BUFFD1)

    Added inst FE_PHC8655_n10842 (CKBD1)

    Added inst FE_PHC8656_DP_OP_1335J1_129_8403_n232 (CKBD1)

    Added inst FE_PHC8657_core_instance_array_out_127 (CKBD2)

    Added inst FE_PHC8658_FE_OFN294_core_instance_array_out_106 (CKBD0)

    Added inst FE_PHC8659_DP_OP_1335J1_129_8403_n233 (CKBD0)

    Added inst FE_PHC8660_n4758 (CKBD1)

    Added inst FE_PHC8661_DP_OP_1335J1_129_8403_n221 (CKBD1)

    Added inst FE_PHC8662_FE_OFN303_core_instance_array_out_89 (BUFFD1)

    Added inst FE_PHC8663_FE_RN_3567_0 (CKBD0)

    Added inst FE_PHC8664_FE_RN_12872_0 (CKBD0)

    Added inst FE_PHC8665_FE_OFN295_core_instance_array_out_105 (CKBD12)

    Added inst FE_PHC8666_DP_OP_1333J1_127_8403_n127 (CKBD1)

    Added inst FE_PHC8667_DP_OP_1335J1_129_8403_n139 (CKBD1)

    Added inst FE_PHC8668_DP_OP_1335J1_129_8403_n492 (CKBD0)

    Added inst FE_PHC8669_FE_RN_3565_0 (CKBD1)

    Added inst FE_PHC8670_DP_OP_1335J1_129_8403_n309 (BUFFD1)

    Added inst FE_PHC8671_FE_RN_5736_0 (CKBD1)

    Added inst FE_PHC8672_FE_RN_9190_0 (BUFFD1)

    Added inst FE_PHC8673_FE_RN_3514_0 (CKBD1)

    Added inst FE_PHC8674_FE_RN_3517_0 (BUFFD1)

    Added inst FE_PHC8675_DP_OP_1335J1_129_8403_n26 (CKBD1)

    Added inst FE_PHC8676_FE_RN_3510_0 (BUFFD1)

    Added inst FE_PHC8677_FE_RN_3525_0 (BUFFD1)

    Added inst FE_PHC8678_n9822 (BUFFD1)

    Added inst FE_PHC8679_FE_OCPN6657_n4757 (CKBD1)

    Added inst FE_PHC8680_FE_OFN292_core_instance_array_out_108 (BUFFD1)

    Added inst FE_PHC8681_FE_OCPN16844_core_instance_array_out_109 (CKBD1)

    Added inst FE_PHC8682_FE_OCPN6540_FE_RN_3758_0 (BUFFD1)

    Added inst FE_PHC8683_FE_RN_4033_0 (BUFFD1)

    Added inst FE_PHC8684_n3869 (CKBD1)

    Added inst FE_PHC8685_n3874 (CKBD4)

    Added inst FE_PHC8686_n10844 (CKBD4)

    Added inst FE_PHC8687_DP_OP_1335J1_129_8403_n25 (BUFFD1)

    Added inst FE_PHC8688_DP_OP_1333J1_127_8403_n26 (CKBD1)

    Added inst FE_PHC8689_FE_RN_3598_0 (CKBD1)

    Added inst FE_PHC8690_FE_RN_4067_0 (CKBD1)

    Added inst FE_PHC8691_FE_RN_4071_0 (CKBD1)

    Added inst FE_PHC8692_FE_OFN264_core_instance_array_out_148 (CKBD4)

    Added inst FE_PHC8693_FE_RN_20013_0 (CKBD1)

    Added inst FE_PHC8694_FE_OFN15524_core_instance_array_out_150 (CKBD0)

    Added inst FE_PHC8695_FE_RN_4073_0 (CKBD1)

    Added inst FE_PHC8696_FE_RN_4079_0 (CKBD2)

    Added inst FE_PHC8697_FE_RN_4069_0 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3922
      TNS :    -908.0345
      #VP :         9083
      TNS+:     811.9186/456 improved (1.7805 per commit, 47.206%)
  Density :      93.606%
------------------------------------------------------------------------------------------
 447 buffer added (phase total 447, total 447)
 9 inst resized (phase total 9, total 9)
------------------------------------------------------------------------------------------
 iteration   cpu=0:04:20 real=0:04:19
 accumulated cpu=0:05:39 real=0:05:40 totSessionCpu=7:05:06 mem=3402.6M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 55.31 %
    there are 495 full evals passed out of 895 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst FE_PHC8698_inst_16 (CKBD0)

    Added inst FE_PHC8699_FE_OFN287_core_instance_array_out_120 (CKBD0)

    Added inst FE_PHC8700_mem_in_49 (CKBD0)

    Added inst FE_PHC8701_inst_7 (CKBD0)

    Added inst FE_PHC8702_mem_in_125 (CKBD0)

    Added inst FE_PHC8703_mem_in_6 (CKBD0)

    Added inst FE_PHC8704_mem_in_44 (CKBD0)

    Added inst FE_PHC8705_mem_in_39 (CKBD0)

    Added inst FE_PHC8706_mem_in_40 (CKBD0)

    Added inst FE_PHC8707_mem_in_30 (CKBD0)

    Added inst FE_PHC8708_mem_in_41 (CKBD0)

    Added inst FE_PHC8709_mem_in_31 (CKBD0)

    Added inst FE_PHC8710_mem_in_17 (CKBD0)

    Added inst FE_PHC8711_mem_in_21 (CKBD0)

    Added inst FE_PHC8712_mem_in_1 (CKBD0)

    Added inst FE_PHC8713_mem_in_13 (CKBD0)

    Added inst FE_PHC8714_mem_in_28 (CKBD0)

    Added inst FE_PHC8715_mem_in_43 (CKBD0)

    Added inst FE_PHC8716_mem_in_23 (CKBD0)

    Added inst FE_PHC8717_mem_in_50 (CKBD0)

    Added inst FE_PHC8718_mem_in_46 (CKBD0)

    Added inst FE_PHC8719_mem_in_26 (CKBD0)

    Added inst FE_PHC8720_mem_in_7 (CKBD0)

    Added inst FE_PHC8721_mem_in_12 (CKBD0)

    Added inst FE_PHC8722_mem_in_32 (CKBD0)

    Added inst FE_PHC8723_mem_in_15 (CKBD0)

    Added inst FE_PHC8724_FE_OFN495_core_instance_array_out_0 (CKBD0)

    Added inst FE_PHC8725_mem_in_42 (CKBD0)

    Added inst FE_PHC8726_mem_in_5 (CKBD0)

    Added inst FE_PHC8727_mem_in_36 (CKBD0)

    Added inst FE_PHC8728_mem_in_33 (CKBD0)

    Added inst FE_PHC8729_mem_in_27 (CKBD0)

    Added inst FE_PHC8730_mem_in_2 (CKBD0)

    Added inst FE_PHC8731_mem_in_29 (CKBD0)

    Added inst FE_PHC8732_mem_in_4 (CKBD0)

    Added inst FE_PHC8733_mem_in_35 (CKBD0)

    Added inst FE_PHC8734_mem_in_9 (CKBD0)

    Added inst FE_PHC8735_mem_in_25 (CKBD0)

    Added inst FE_PHC8736_mem_in_19 (CKBD0)

    Added inst FE_PHC8737_mem_in_10 (CKBD0)

    Added inst FE_PHC8738_mem_in_14 (CKBD0)

    Added inst FE_PHC8739_mem_in_37 (CKBD0)

    Added inst FE_PHC8740_mem_in_8 (CKBD0)

    Added inst FE_PHC8741_mem_in_11 (CKBD0)

    Added inst FE_PHC8742_mem_in_24 (CKBD0)

    Added inst FE_PHC8743_mem_in_0 (CKBD0)

    Added inst FE_PHC8744_FE_OFN341_core_instance_array_out_40 (CKBD0)

    Added inst FE_PHC8745_inst_0 (CKBD0)

    Added inst FE_PHC8746_mem_in_20 (CKBD0)

    Added inst FE_PHC8747_mem_in_38 (CKBD0)

    Added inst FE_PHC8748_mem_in_34 (CKBD0)

    Added inst FE_PHC8749_mem_in_16 (CKBD0)

    Added inst FE_PHC8750_mem_in_3 (CKBD0)

    Added inst FE_PHC8751_mem_in_18 (CKBD0)

    Added inst FE_PHC8752_FE_OFN324_core_instance_array_out_60 (BUFFD1)

    Added inst FE_PHC8753_mem_in_22 (BUFFD1)

    Added inst FE_PHC8754_DP_OP_1331J1_125_8403_n22 (CKBD0)

    Added inst FE_PHC8755_FE_OFN286_core_instance_array_out_121 (BUFFD1)

    Added inst FE_PHC8756_core_instance_array_out_81 (BUFFD1)

    Added inst FE_PHC8757_FE_OFN494_core_instance_array_out_20 (CKBD1)

    Added inst FE_PHC8758_DP_OP_1334J1_128_8403_n915 (CKBD1)

    Added inst FE_PHC8759_mem_in_51 (CKBD0)

    Added inst FE_PHC8760_mem_in_47 (CKBD0)

    Added inst FE_PHC8761_mem_in_45 (CKBD0)

    Added inst FE_PHC8762_inst_3 (CKBD0)

    Added inst FE_PHC8763_FE_RN_17511_0 (BUFFD1)

    Added inst FE_PHC8764_FE_OFN322_core_instance_array_out_62 (BUFFD1)

    Added inst FE_PHC8765_DP_OP_1334J1_128_8403_n22 (CKBD0)

    Added inst FE_PHC8766_inst_5 (CKBD0)

    Added inst FE_PHC8767_FE_RN_4257_0 (CKBD1)

    Added inst FE_PHC8768_FE_OFN347_core_instance_array_out_23 (CKBD2)

    Added inst FE_PHC8769_FE_OFN340_core_instance_array_out_41 (BUFFD1)

    Added inst FE_PHC8770_DP_OP_1332J1_126_8403_n22 (CKBD0)

    Added inst FE_PHC8771_FE_OFN346_core_instance_array_out_24 (CKBD2)

    Added inst FE_PHC8772_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_31 (CKBD1)

    Added inst FE_PHC8773_inst_10 (CKBD1)

    Added inst FE_PHC8774_inst_11 (CKBD4)

    Added inst FE_PHC8775_reset (BUFFD12)

    Added inst FE_PHC8776_FE_OFN321_core_instance_array_out_63 (BUFFD1)

    Added inst FE_PHC8777_core_instance_array_out_2 (BUFFD3)

    Added inst FE_PHC8778_core_instance_mac_array_instance_q_temp_799 (CKBD1)

    Added inst FE_PHC8779_inst_13 (BUFFD1)

    Added inst FE_PHC8780_inst_6 (CKBD0)

    Added inst FE_PHC8781_inst_8 (CKBD2)

    Added inst FE_PHC8782_inst_2 (CKBD1)

    Added inst FE_PHC8783_FE_OFN310_core_instance_array_out_82 (BUFFD1)

    Added inst FE_PHC8784_FE_OCPN17582_core_instance_array_out_42 (BUFFD1)

    Added inst FE_PHC8785_inst_9 (BUFFD3)

    Added inst FE_PHC8786_n3755 (CKBD4)

    Added inst FE_PHC8787_inst_4 (BUFFD1)

    Added inst FE_PHC8788_FE_OCPN16894_core_instance_array_out_68 (CKBD1)

    Added inst FE_PHC8789_inst_14 (CKBD2)

    Added inst FE_PHC8790_DP_OP_1334J1_128_8403_n681 (CKBD1)

    Added inst FE_PHC8791_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_64 (CKBD1)

    Added inst FE_PHC8792_DP_OP_1330J1_124_8403_n31 (CKBD1)

    Added inst FE_PHC8793_core_instance_mac_array_instance_q_temp_848 (CKBD1)

    Added inst FE_PHC8794_FE_RN_874_0 (CKBD1)

    Added inst FE_PHC8795_DP_OP_1330J1_124_8403_n170 (BUFFD1)

    Added inst FE_PHC8796_FE_OFN323_core_instance_array_out_61 (CKBD2)

    Added inst FE_PHC8797_core_instance_mac_array_instance_q_temp_823 (CKBD1)

    Added inst FE_PHC8798_inst_12 (CKBD0)

    Added inst FE_PHC8799_core_instance_mac_array_instance_q_temp_1047 (CKBD1)

    Added inst FE_PHC8800_core_instance_mac_array_instance_q_temp_1055 (BUFFD1)

    Added inst FE_PHC8801_inst_15 (CKBD12)

    Added inst FE_PHC8802_n11649 (CKBD1)

    Added inst FE_PHC8803_n9750 (CKBD1)

    Added inst FE_PHC8804_FE_OFN16380_core_instance_mac_array_instance_q_temp_808 (CKBD1)

    Added inst FE_PHC8805_DP_OP_1330J1_124_8403_n22 (CKBD0)

    Added inst FE_PHC8806_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC8807_core_instance_mac_array_instance_q_temp_1095 (CKBD1)

    Added inst FE_PHC8808_DP_OP_1335J1_129_8403_n43 (CKBD4)

    Added inst FE_PHC8809_DP_OP_1330J1_124_8403_n596 (CKBD1)

    Added inst FE_PHC8810_FE_RN_2097_0 (CKBD1)

    Added inst FE_PHC8811_core_instance_array_out_44 (CKBD4)

    Added inst FE_PHC8812_FE_RN_7370_0 (CKBD1)

    Added inst FE_PHC8813_DP_OP_1334J1_128_8403_n595 (BUFFD1)

    Added inst FE_PHC8814_FE_OFN357_core_instance_array_out_4 (BUFFD16)

    Added inst FE_PHC8815_core_instance_mac_array_instance_q_temp_1096 (CKBD1)

    Added inst FE_PHC8816_n11623 (CKBD1)

    Added inst FE_PHC8817_n11531 (CKBD1)

    Added inst FE_PHC8818_core_instance_mac_array_instance_q_temp_1104 (CKBD1)

    Added inst FE_PHC8819_core_instance_mac_array_instance_q_temp_837 (CKBD1)

    Added inst FE_PHC8820_n11197 (CKBD1)

    Added inst FE_PHC8821_core_instance_mac_array_instance_q_temp_1045 (CKBD1)

    Added inst FE_PHC8822_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_40 (BUFFD1)

    Added inst FE_PHC8823_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_7 (CKBD0)

    Added inst FE_PHC8824_FE_OFN358_core_instance_array_out_3 (CKBD4)

    Added inst FE_PHC8825_FE_OCPN17721_FE_OFN846_core_instance_mac_array_instance_q_temp_847 (CKBD1)

    Added inst FE_PHC8826_FE_OFN16239_core_instance_array_out_65 (CKBD0)

    Added inst FE_PHC8827_n10633 (CKBD0)

    Added inst FE_PHC8828_n10614 (BUFFD1)

    Added inst FE_PHC8829_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_47 (CKBD0)

    Added inst FE_PHC8830_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_95 (CKBD1)

    Added inst FE_PHC8831_core_instance_mac_array_instance_q_temp_791 (BUFFD1)

    Added inst FE_PHC8832_core_instance_mac_array_instance_q_temp_1093 (CKBD1)

    Added inst FE_PHC8833_core_instance_mac_array_instance_q_temp_1119 (CKBD1)

    Added inst FE_PHC8834_FE_OFN867_core_instance_mac_array_instance_q_temp_799 (CKBD1)

    Added inst FE_PHC8835_core_instance_mac_array_instance_q_temp_1061 (CKBD1)

    Added inst FE_PHC8836_FE_OFN1037_core_instance_mac_array_instance_q_temp_823 (CKBD1)

    Added inst FE_PHC8837_FE_OFN319_core_instance_array_out_66 (CKBD1)

    Added inst FE_PHC8838_n11343 (CKBD1)

    Added inst FE_PHC8839_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_71 (CKBD0)

    Added inst FE_PHC8840_n10618 (BUFFD1)

    Added inst FE_PHC8841_core_instance_mac_array_instance_q_temp_821 (CKBD1)

    Added inst FE_PHC8842_core_instance_mac_array_instance_q_temp_839 (CKBD1)

    Added inst FE_PHC8843_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_23 (BUFFD1)

    Added inst FE_PHC8844_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_51 (CKBD0)

    Added inst FE_PHC8845_n11190 (CKBD1)

    Added inst FE_PHC8846_DP_OP_1328J1_122_8403_n22 (CKBD4)

    Added inst FE_PHC8847_core_instance_mac_array_instance_q_temp_787 (CKBD0)

    Added inst FE_PHC8848_n11650 (CKBD1)

    Added inst FE_PHC8849_n11617 (CKBD0)

    Added inst FE_PHC8850_n11478 (CKBD1)

    Added inst FE_PHC8851_FE_OCPN17461_core_instance_mac_array_instance_q_temp_853 (CKBD1)

    Added inst FE_PHC8852_n11290 (CKBD1)

    Added inst FE_PHC8853_FE_OFN345_core_instance_array_out_26 (CKBD1)

    Added inst FE_PHC8854_FE_OFN344_core_instance_array_out_27 (BUFFD1)

    Added inst FE_PHC8855_FE_OFN342_core_instance_array_out_29 (CKBD1)

    Added inst FE_PHC8856_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_111 (CKBD1)

    Added inst FE_PHC8857_n11612 (CKBD1)

    Added inst FE_PHC8858_core_instance_mac_array_instance_q_temp_775 (CKBD1)

    Added inst FE_PHC8859_FE_OFN854_core_instance_mac_array_instance_q_temp_863 (BUFFD1)

    Added inst FE_PHC8860_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_72 (CKBD1)

    Added inst FE_PHC8861_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_119 (CKBD0)

    Added inst FE_PHC8862_core_instance_mac_array_instance_q_temp_871 (CKBD1)

    Added inst FE_PHC8863_FE_OCPN16671_FE_OFN1017_core_instance_mac_array_instance_q_temp_853 (CKBD1)

    Added inst FE_PHC8864_FE_OCPN6579_core_instance_mac_array_instance_q_temp_863 (CKBD0)

    Added inst FE_PHC8865_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_80 (CKBD0)

    Added inst FE_PHC8866_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_55 (CKBD1)

    Added inst FE_PHC8867_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_39 (CKBD1)

    Added inst FE_PHC8868_core_instance_mac_array_instance_q_temp_845 (CKBD0)

    Added inst FE_PHC8869_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_79 (CKBD0)

    Added inst FE_PHC8870_n11430 (CKBD1)

    Added inst FE_PHC8871_FE_OFN16225_core_instance_ofifo_inst_col_idx_2__fifo_instance_N157 (CKBD0)

    Added inst FE_PHC8872_FE_OFN16218_core_instance_ofifo_inst_col_idx_2__fifo_instance_N163 (CKBD0)

    Added inst FE_PHC8873_FE_OFN16172_core_instance_ofifo_inst_col_idx_0__fifo_instance_N155 (CKBD0)

    Added inst FE_PHC8874_FE_OFN16220_core_instance_ofifo_inst_col_idx_2__fifo_instance_N162 (BUFFD1)

    Added inst FE_PHC8875_core_instance_array_out_141 (CKBD0)

    Added inst FE_PHC8876_FE_OFN15505_core_instance_ofifo_inst_col_idx_1__fifo_instance_N169 (CKBD0)

    Added inst FE_PHC8877_FE_OFN16156_core_instance_ofifo_inst_col_idx_0__fifo_instance_N165 (CKBD0)

    Added inst FE_PHC8878_n11700 (CKBD0)

    Added inst FE_PHC8879_FE_OFN16224_core_instance_ofifo_inst_col_idx_2__fifo_instance_N164 (CKBD0)

    Added inst FE_PHC8880_FE_OFN15514_core_instance_ofifo_inst_col_idx_2__fifo_instance_N154 (BUFFD1)

    Added inst FE_PHC8881_FE_OFN15497_core_instance_ofifo_inst_col_idx_1__fifo_instance_N154 (CKBD0)

    Added inst FE_PHC8882_FE_OFN16219_core_instance_ofifo_inst_col_idx_2__fifo_instance_N158 (BUFFD1)

    Added inst FE_PHC8883_FE_OFN15511_core_instance_ofifo_inst_col_idx_1__fifo_instance_N167 (CKBD0)

    Added inst FE_PHC8884_FE_OFN16201_core_instance_ofifo_inst_col_idx_2__fifo_instance_N159 (BUFFD1)

    Added inst FE_PHC8885_FE_OFN271_core_instance_array_out_140 (CKBD0)

    Added inst FE_PHC8886_FE_OCPN17043_core_instance_array_out_142 (CKBD0)

    Added inst FE_PHC8887_core_instance_psum_mem_instance_N262 (CKBD0)

    Added inst FE_PHC8888_FE_OFN300_core_instance_array_out_100 (BUFFD1)

    Added inst FE_PHC8889_FE_OFN16232_core_instance_ofifo_inst_col_idx_2__fifo_instance_N161 (CKBD2)

    Added inst FE_PHC8890_FE_OFN16155_core_instance_ofifo_inst_col_idx_0__fifo_instance_N164 (CKBD0)

    Added inst FE_PHC8891_FE_OFN15521_core_instance_ofifo_inst_col_idx_2__fifo_instance_N166 (CKBD2)

    Added inst FE_PHC8892_FE_OFN16237_core_instance_ofifo_inst_col_idx_2__fifo_instance_N165 (CKBD2)

    Added inst FE_PHC8893_FE_OFN15518_core_instance_ofifo_inst_col_idx_2__fifo_instance_N169 (BUFFD1)

    Added inst FE_PHC8894_FE_OFN15515_core_instance_ofifo_inst_col_idx_2__fifo_instance_N155 (CKBD2)

    Added inst FE_PHC8895_FE_OFN268_core_instance_array_out_143 (CKBD0)

    Added inst FE_PHC8896_FE_OFN15531_core_instance_ofifo_inst_col_idx_2__fifo_instance_N167 (CKBD2)

    Added inst FE_PHC8897_FE_OFN285_core_instance_array_out_122 (CKBD2)

    Added inst FE_PHC8898_core_instance_qmem_instance_N120 (CKBD0)

    Added inst FE_PHC8899_core_instance_kmem_instance_N115 (CKBD0)

    Added inst FE_PHC8900_DP_OP_1332J1_126_8403_n22 (BUFFD1)

    Added inst FE_PHC8901_FE_OFN284_core_instance_array_out_123 (BUFFD1)

    Added inst FE_PHC8902_core_instance_ofifo_inst_col_idx_2__fifo_instance_N156 (CKBD0)

    Added inst FE_PHC8903_FE_OFN309_core_instance_array_out_83 (BUFFD1)

    Added inst FE_PHC8904_FE_OFN16166_core_instance_ofifo_inst_col_idx_0__fifo_instance_N163 (CKBD0)

    Added inst FE_PHC8905_FE_OCPN16970_core_instance_array_out_144 (BUFFD1)

    Added inst FE_PHC8906_FE_OFN16153_core_instance_ofifo_inst_col_idx_0__fifo_instance_N157 (CKBD0)

    Added inst FE_PHC8907_FE_OFN283_core_instance_array_out_124 (CKBD2)

    Added inst FE_PHC8908_FE_OFN16204_core_instance_ofifo_inst_col_idx_0__fifo_instance_N158 (CKBD0)

    Added inst FE_PHC8909_FE_OFN16157_core_instance_ofifo_inst_col_idx_0__fifo_instance_N162 (CKBD0)

    Added inst FE_PHC8910_core_instance_array_out_127 (CKBD1)

    Added inst FE_PHC8911_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_39 (CKBD1)

    Added inst FE_PHC8912_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_79 (CKBD1)

    Added inst FE_PHC8913_FE_OFN16177_core_instance_ofifo_inst_col_idx_0__fifo_instance_N161 (CKBD0)

    Added inst FE_PHC8914_FE_RN_815_0 (BUFFD1)

    Added inst FE_PHC8915_FE_OCPN17396_core_instance_mac_array_instance_q_temp_847 (CKBD1)

    Added inst FE_PHC8916_FE_OFN305_core_instance_array_out_87 (CKBD1)

    Added inst FE_PHC8917_core_instance_ofifo_inst_col_idx_0__fifo_instance_N156 (CKBD2)

    Added inst FE_PHC8918_DP_OP_1330J1_124_8403_n31 (CKBD1)

    Added inst FE_PHC8919_FE_OFN15484_core_instance_array_out_145 (BUFFD2)

    Added inst FE_PHC8920_FE_OFN281_core_instance_array_out_126 (CKBD4)

    Added inst FE_PHC8921_FE_RN_5749_0 (CKBD0)

    Added inst FE_PHC8922_DP_OP_1333J1_127_8403_n43 (CKBD2)

    Added inst FE_PHC8923_FE_OFN303_core_instance_array_out_89 (CKBD1)

    Added inst FE_PHC8924_DP_OP_1335J1_129_8403_n1629 (CKBD4)

    Added inst FE_PHC8925_FE_OCPN17904_FE_OFN332_core_instance_array_out_49 (CKBD4)

    Added inst FE_PHC8926_FE_OFN279_core_instance_array_out_128 (BUFFD6)

    Added inst FE_PHC8927_FE_RN_15165_0 (CKBD0)

    Added inst FE_PHC8928_FE_OFN1457_core_instance_mac_array_instance_q_temp_1063 (CKBD1)

    Added inst FE_PHC8929_n10802 (BUFFD1)

    Added inst FE_PHC8930_core_instance_array_out_48 (BUFFD1)

    Added inst FE_PHC8931_FE_OFN334_core_instance_array_out_47 (CKBD1)

    Added inst FE_PHC8932_FE_RN_3463_0 (CKBD0)

    Added inst FE_PHC8933_FE_OFN299_core_instance_array_out_101 (BUFFD1)

    Added inst FE_PHC8934_FE_OFN298_core_instance_array_out_102 (BUFFD6)

    Added inst FE_PHC8935_FE_OFN334_core_instance_array_out_47 (BUFFD1)

    Added inst FE_PHC8936_core_instance_array_out_146 (BUFFD2)

    Added inst FE_PHC8937_FE_RN_3514_0 (CKBD1)

    Added inst FE_PHC8938_FE_RN_3517_0 (CKBD1)

    Added inst FE_PHC8939_DP_OP_1335J1_129_8403_n493 (CKBD1)

    Added inst FE_PHC8940_n10844 (CKBD0)

    Added inst FE_PHC8941_DP_OP_1333J1_127_8403_n69 (CKBD1)

    Added inst FE_PHC8942_FE_RN_3510_0 (BUFFD1)

    Added inst FE_PHC8943_FE_RN_3756_0 (BUFFD1)

    Added inst FE_PHC8944_DP_OP_1333J1_127_8403_n760 (CKBD4)

    Added inst FE_PHC8945_DP_OP_1335J1_129_8403_n25 (CKBD0)

    Added inst FE_PHC8946_DP_OP_1335J1_129_8403_n26 (CKBD1)

    Added inst FE_PHC8947_DP_OP_1333J1_127_8403_n822 (CKBD0)

    Added inst FE_PHC8948_FE_RN_16441_0 (BUFFD1)

    Added inst FE_PHC8949_FE_RN_16444_0 (BUFFD1)

    Added inst FE_PHC8950_DP_OP_1333J1_127_8403_n681 (BUFFD1)

    Added inst FE_PHC8951_DP_OP_1333J1_127_8403_n682 (BUFFD1)

    Added inst FE_PHC8952_FE_RN_6562_0 (CKBD0)

    Added inst FE_PHC8953_DP_OP_1335J1_129_8403_n232 (CKBD1)

    Added inst FE_PHC8954_DP_OP_1335J1_129_8403_n394 (CKBD0)

    Added inst FE_PHC8955_DP_OP_1335J1_129_8403_n492 (CKBD1)

    Added inst FE_PHC8956_DP_OP_1333J1_127_8403_n596 (CKBD1)

    Added inst FE_PHC8957_n10840 (CKBD0)

    Added inst FE_PHC8958_n9824 (CKBD1)

    Added inst FE_PHC8959_core_instance_array_out_147 (CKBD2)

    Added inst FE_PHC8960_n3884 (CKBD0)

    Added inst FE_PHC8961_FE_RN_4073_0 (CKBD1)

    Added inst FE_PHC8962_FE_RN_4079_0 (BUFFD1)

    Added inst FE_PHC8963_DP_OP_1333J1_127_8403_n26 (CKBD1)

    Added inst FE_PHC8964_FE_RN_11017_0 (BUFFD1)

    Added inst FE_PHC8965_FE_RN_616_0 (CKBD0)

    Added inst FE_PHC8966_FE_RN_4046_0 (CKBD0)

    Added inst FE_PHC8967_n10842 (CKBD0)

    Added inst FE_PHC8968_FE_RN_9194_0 (CKBD0)

    Added inst FE_PHC8969_FE_RN_9184_0 (CKBD1)

    Added inst FE_PHC8970_FE_RN_9187_0 (BUFFD1)

    Added inst FE_PHC8971_FE_RN_4067_0 (CKBD1)

    Added inst FE_PHC8972_FE_OFN295_core_instance_array_out_105 (CKBD0)

    Added inst FE_PHC8973_FE_OCPN16844_core_instance_array_out_109 (CKBD1)

    Added inst FE_PHC8974_FE_OFN296_core_instance_array_out_104 (CKBD4)

    Added inst FE_PHC8975_FE_OFN293_core_instance_array_out_107 (BUFFD1)

    Added inst FE_PHC8976_FE_RN_9190_0 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3654
      TNS :    -759.4930
      #VP :         8430
      TNS+:     148.5415/279 improved (0.5324 per commit, 16.359%)
  Density :      93.766%
------------------------------------------------------------------------------------------
 279 buffer added (phase total 726, total 726)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:18.2 real=0:00:18.0
 accumulated cpu=0:05:58 real=0:05:58 totSessionCpu=7:05:25 mem=3457.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 43.64 %
    there are 312 full evals passed out of 715 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst FE_PHC8977_mem_in_41 (CKBD0)

    Added inst FE_PHC8978_mem_in_6 (CKBD0)

    Added inst FE_PHC8979_mem_in_38 (CKBD0)

    Added inst FE_PHC8980_mem_in_44 (CKBD0)

    Added inst FE_PHC8981_mem_in_15 (CKBD0)

    Added inst FE_PHC8982_mem_in_4 (CKBD0)

    Added inst FE_PHC8983_FE_OFN287_core_instance_array_out_120 (CKBD0)

    Added inst FE_PHC8984_mem_in_2 (CKBD0)

    Added inst FE_PHC8985_mem_in_34 (CKBD0)

    Added inst FE_PHC8986_mem_in_12 (CKBD0)

    Added inst FE_PHC8987_mem_in_23 (CKBD0)

    Added inst FE_PHC8988_mem_in_33 (CKBD0)

    Added inst FE_PHC8989_mem_in_31 (CKBD0)

    Added inst FE_PHC8990_mem_in_11 (CKBD0)

    Added inst FE_PHC8991_mem_in_7 (CKBD0)

    Added inst FE_PHC8992_mem_in_26 (CKBD0)

    Added inst FE_PHC8993_mem_in_10 (CKBD0)

    Added inst FE_PHC8994_mem_in_3 (CKBD0)

    Added inst FE_PHC8995_mem_in_32 (CKBD0)

    Added inst FE_PHC8996_mem_in_43 (CKBD0)

    Added inst FE_PHC8997_mem_in_39 (CKBD0)

    Added inst FE_PHC8998_mem_in_1 (CKBD0)

    Added inst FE_PHC8999_FE_OFN341_core_instance_array_out_40 (CKBD0)

    Added inst FE_PHC9000_DP_OP_1334J1_128_8403_n915 (CKBD0)

    Added inst FE_PHC9001_mem_in_22 (CKBD0)

    Added inst FE_PHC9002_mem_in_13 (CKBD0)

    Added inst FE_PHC9003_mem_in_46 (CKBD0)

    Added inst FE_PHC9004_mem_in_0 (CKBD0)

    Added inst FE_PHC9005_mem_in_42 (CKBD0)

    Added inst FE_PHC9006_mem_in_9 (CKBD0)

    Added inst FE_PHC9007_mem_in_14 (CKBD0)

    Added inst FE_PHC9008_mem_in_28 (CKBD0)

    Added inst FE_PHC9009_mem_in_29 (CKBD0)

    Added inst FE_PHC9010_mem_in_8 (CKBD0)

    Added inst FE_PHC9011_mem_in_21 (CKBD0)

    Added inst FE_PHC9012_mem_in_27 (CKBD0)

    Added inst FE_PHC9013_mem_in_50 (CKBD0)

    Added inst FE_PHC9014_mem_in_19 (CKBD0)

    Added inst FE_PHC9015_mem_in_37 (CKBD0)

    Added inst FE_PHC9016_mem_in_24 (CKBD0)

    Added inst FE_PHC9017_mem_in_25 (CKBD0)

    Added inst FE_PHC9018_mem_in_36 (CKBD0)

    Added inst FE_PHC9019_mem_in_30 (CKBD0)

    Added inst FE_PHC9020_mem_in_40 (CKBD0)

    Added inst FE_PHC9021_mem_in_17 (CKBD0)

    Added inst FE_PHC9022_mem_in_20 (CKBD0)

    Added inst FE_PHC9023_mem_in_18 (CKBD0)

    Added inst FE_PHC9024_mem_in_35 (CKBD0)

    Added inst FE_PHC9025_mem_in_16 (CKBD0)

    Added inst FE_PHC9026_FE_OFN324_core_instance_array_out_60 (BUFFD1)

    Added inst FE_PHC9027_mem_in_5 (BUFFD1)

    Added inst FE_PHC9028_mem_in_49 (CKBD0)

    Added inst FE_PHC9029_mem_in_47 (CKBD0)

    Added inst FE_PHC9030_mem_in_51 (CKBD0)

    Added inst FE_PHC9031_FE_OFN286_core_instance_array_out_121 (BUFFD1)

    Added inst FE_PHC9032_DP_OP_1331J1_125_8403_n22 (CKBD0)

    Added inst FE_PHC9033_inst_0 (CKBD0)

    Added inst FE_PHC9034_mem_in_125 (CKBD0)

    Added inst FE_PHC9035_core_instance_array_out_81 (BUFFD1)

    Added inst FE_PHC9036_inst_7 (CKBD0)

    Added inst FE_PHC9037_mem_in_45 (CKBD0)

    Added inst FE_PHC9038_inst_5 (CKBD0)

    Added inst FE_PHC9039_FE_OFN495_core_instance_array_out_0 (CKBD0)

    Added inst FE_PHC9040_FE_OFN322_core_instance_array_out_62 (CKBD4)

    Added inst FE_PHC9041_FE_OFN16239_core_instance_array_out_65 (CKBD1)

    Added inst FE_PHC9042_FE_OFN494_core_instance_array_out_20 (CKBD1)

    Added inst FE_PHC9043_inst_3 (CKBD0)

    Added inst FE_PHC9044_FE_OFN347_core_instance_array_out_23 (CKBD2)

    Added inst FE_PHC9045_DP_OP_1334J1_128_8403_n22 (CKBD1)

    Added inst FE_PHC9046_FE_RN_4257_0 (CKBD0)

    Added inst FE_PHC9047_FE_OFN319_core_instance_array_out_66 (CKBD1)

    Added inst FE_PHC9048_core_instance_array_out_2 (CKBD4)

    Added inst FE_PHC9049_FE_OFN340_core_instance_array_out_41 (BUFFD1)

    Added inst FE_PHC9050_inst_11 (CKBD1)

    Added inst FE_PHC9051_FE_OFN346_core_instance_array_out_24 (CKBD2)

    Added inst FE_PHC9052_inst_14 (CKBD2)

    Added inst FE_PHC9053_reset (BUFFD0)

    Added inst FE_PHC9054_FE_OFN334_core_instance_array_out_47 (CKBD1)

    Added inst FE_PHC9055_inst_6 (CKBD0)

    Added inst FE_PHC9056_inst_10 (BUFFD1)

    Added inst FE_PHC9057_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_31 (CKBD1)

    Added inst FE_PHC9058_DP_OP_1332J1_126_8403_n22 (BUFFD1)

    Added inst FE_PHC9059_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_23 (CKBD1)

    Added inst FE_PHC9060_FE_OFN344_core_instance_array_out_27 (BUFFD1)

    Added inst FE_PHC9061_FE_OFN310_core_instance_array_out_82 (CKBD4)

    Added inst FE_PHC9062_FE_OFN867_core_instance_mac_array_instance_q_temp_799 (CKBD1)

    Added inst FE_PHC9063_FE_OFN854_core_instance_mac_array_instance_q_temp_863 (CKBD1)

    Added inst FE_PHC9064_inst_8 (CKBD2)

    Added inst FE_PHC9065_inst_15 (CKBD2)

    Added inst FE_PHC9066_FE_OFN321_core_instance_array_out_63 (CKBD4)

    Added inst FE_PHC9067_inst_2 (BUFFD1)

    Added inst FE_PHC9068_core_instance_mac_array_instance_q_temp_799 (BUFFD1)

    Added inst FE_PHC9069_inst_9 (BUFFD3)

    Added inst FE_PHC9070_DP_OP_1335J1_129_8403_n43 (CKBD0)

    Added inst FE_PHC9071_FE_RN_1622_0 (CKBD1)

    Added inst FE_PHC9072_core_instance_mac_array_instance_q_temp_1055 (CKBD1)

    Added inst FE_PHC9073_core_instance_mac_array_instance_q_temp_1095 (CKBD4)

    Added inst FE_PHC9074_DP_OP_1330J1_124_8403_n31 (CKBD1)

    Added inst FE_PHC9075_n11709 (BUFFD1)

    Added inst FE_PHC9076_DP_OP_1333J1_127_8403_n43 (CKBD0)

    Added inst FE_PHC9077_inst_12 (CKBD0)

    Added inst FE_PHC9078_FE_RN_874_0 (CKBD1)

    Added inst FE_PHC9079_FE_OFN1037_core_instance_mac_array_instance_q_temp_823 (CKBD4)

    Added inst FE_PHC9080_FE_OFN357_core_instance_array_out_4 (CKBD0)

    Added inst FE_PHC9081_inst_13 (CKBD2)

    Added inst FE_PHC9082_DP_OP_1330J1_124_8403_n22 (CKBD1)

    Added inst FE_PHC9083_FE_OFN309_core_instance_array_out_83 (CKBD0)

    Added inst FE_PHC9084_n3755 (CKBD1)

    Added inst FE_PHC9085_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_39 (BUFFD1)

    Added inst FE_PHC9086_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_40 (CKBD1)

    Added inst FE_PHC9087_FE_OFN333_core_instance_array_out_48 (BUFFD8)

    Added inst FE_PHC9088_FE_RN_423_0 (CKBD4)

    Added inst FE_PHC9089_FE_OFN305_core_instance_array_out_87 (CKBD1)

    Added inst FE_PHC9090_n11430 (CKBD1)

    Added inst FE_PHC9091_core_instance_mac_array_instance_q_temp_775 (CKBD1)

    Added inst FE_PHC9092_n10266 (BUFFD1)

    Added inst FE_PHC9093_FE_OCPN17721_FE_OFN846_core_instance_mac_array_instance_q_temp_847 (CKBD1)

    Added inst FE_PHC9094_n11291 (CKBD4)

    Added inst FE_PHC9095_core_instance_mac_array_instance_q_temp_821 (CKBD1)

    Added inst FE_PHC9096_FE_OFN303_core_instance_array_out_89 (CKBD1)

    Added inst FE_PHC9097_DP_OP_1328J1_122_8403_n22 (CKBD4)

    Added inst FE_PHC9098_FE_OCPN17553_core_instance_mac_array_instance_q_temp_1061 (CKBD1)

    Added inst FE_PHC9099_core_instance_mac_array_instance_q_temp_787 (CKBD1)

    Added inst FE_PHC9100_FE_OFN1486_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_71 (CKBD0)

    Added inst FE_PHC9101_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_48 (CKBD1)

    Added inst FE_PHC9102_FE_OCPN16894_core_instance_array_out_68 (CKBD1)

    Added inst FE_PHC9103_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC9104_FE_OFN345_core_instance_array_out_26 (CKBD1)

    Added inst FE_PHC9105_FE_OFN342_core_instance_array_out_29 (CKBD1)

    Added inst FE_PHC9106_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_7 (CKBD1)

    Added inst FE_PHC9107_DP_OP_1333J1_127_8403_n2111 (BUFFD1)

    Added inst FE_PHC9108_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_111 (BUFFD1)

    Added inst FE_PHC9109_n11367 (CKBD1)

    Added inst FE_PHC9110_core_instance_mac_array_instance_q_temp_837 (CKBD1)

    Added inst FE_PHC9111_n11788 (CKBD2)

    Added inst FE_PHC9112_FE_OFN271_core_instance_array_out_140 (CKBD0)

    Added inst FE_PHC9113_FE_OFN300_core_instance_array_out_100 (BUFFD1)

    Added inst FE_PHC9114_FE_OCPN17055_core_instance_array_out_141 (BUFFD1)

    Added inst FE_PHC9115_core_instance_psum_mem_instance_N262 (CKBD0)

    Added inst FE_PHC9116_FE_OCPN17043_core_instance_array_out_142 (CKBD0)

    Added inst FE_PHC9117_FE_OFN322_core_instance_array_out_62 (BUFFD1)

    Added inst FE_PHC9118_core_instance_qmem_instance_N76 (CKBD0)

    Added inst FE_PHC9119_FE_OFN494_core_instance_array_out_20 (CKBD0)

    Added inst FE_PHC9120_core_instance_qmem_instance_N102 (CKBD0)

    Added inst FE_PHC9121_core_instance_qmem_instance_N81 (CKBD0)

    Added inst FE_PHC9122_core_instance_qmem_instance_N84 (CKBD0)

    Added inst FE_PHC9123_core_instance_kmem_instance_N75 (CKBD0)

    Added inst FE_PHC9124_core_instance_qmem_instance_N83 (CKBD0)

    Added inst FE_PHC9125_core_instance_qmem_instance_N91 (CKBD0)

    Added inst FE_PHC9126_core_instance_qmem_instance_N77 (CKBD0)

    Added inst FE_PHC9127_core_instance_qmem_instance_N87 (CKBD0)

    Added inst FE_PHC9128_core_instance_qmem_instance_N80 (CKBD0)

    Added inst FE_PHC9129_FE_OFN299_core_instance_array_out_101 (CKBD2)

    Added inst FE_PHC9130_DP_OP_1328J1_122_8403_n22 (CKBD1)

    Added inst FE_PHC9131_core_instance_qmem_instance_N230 (BUFFD1)

    Added inst FE_PHC9132_FE_OFN268_core_instance_array_out_143 (BUFFD1)

    Added inst FE_PHC9133_core_instance_qmem_instance_N200 (CKBD1)

    Added inst FE_PHC9134_FE_OFN285_core_instance_array_out_122 (CKBD2)

    Added inst FE_PHC9135_n3755 (CKBD0)

    Added inst FE_PHC9136_FE_OFN321_core_instance_array_out_63 (CKBD2)

    Added inst FE_PHC9137_FE_OFN309_core_instance_array_out_83 (BUFFD1)

    Added inst FE_PHC9138_FE_RN_5749_0 (CKBD0)

    Added inst FE_PHC9139_FE_OFN1457_core_instance_mac_array_instance_q_temp_1063 (CKBD1)

    Added inst FE_PHC9140_FE_OFN334_core_instance_array_out_47 (BUFFD1)

    Added inst FE_PHC9141_FE_RN_815_0 (BUFFD1)

    Added inst FE_PHC9142_n15452 (CKBD1)

    Added inst FE_PHC9143_core_instance_array_out_127 (CKBD1)

    Added inst FE_PHC9144_FE_OFN283_core_instance_array_out_124 (CKBD4)

    Added inst FE_PHC9145_FE_OCPN17721_FE_OFN846_core_instance_mac_array_instance_q_temp_847 (CKBD1)

    Added inst FE_PHC9146_FE_OFN345_core_instance_array_out_26 (CKBD1)

    Added inst FE_PHC9147_core_instance_qmem_instance_N254 (BUFFD1)

    Added inst FE_PHC9148_FE_RN_616_0 (CKBD1)

    Added inst FE_PHC9149_core_instance_array_out_146 (BUFFD2)

    Added inst FE_PHC9150_core_instance_qmem_instance_N228 (CKBD1)

    Added inst FE_PHC9151_core_instance_qmem_instance_N216 (BUFFD1)

    Added inst FE_PHC9152_FE_OFN342_core_instance_array_out_29 (CKBD1)

    Added inst FE_PHC9153_n15455 (CKBD1)

    Added inst FE_PHC9154_core_instance_qmem_instance_N204 (BUFFD1)

    Added inst FE_PHC9155_n15350 (BUFFD1)

    Added inst FE_PHC9156_core_instance_qmem_instance_N202 (CKBD0)

    Added inst FE_PHC9157_core_instance_qmem_instance_N212 (BUFFD1)

    Added inst FE_PHC9158_FE_OFN15484_core_instance_array_out_145 (BUFFD2)

    Added inst FE_PHC9159_FE_OCPN6752_DP_OP_1335J1_129_8403_n395 (CKBD4)

    Added inst FE_PHC9160_FE_OFN284_core_instance_array_out_123 (BUFFD1)

    Added inst FE_PHC9161_FE_OFN281_core_instance_array_out_126 (BUFFD8)

    Added inst FE_PHC9162_FE_RN_16441_0 (BUFFD1)

    Added inst FE_PHC9163_FE_OCPN7546_DP_OP_1335J1_129_8403_n595 (CKBD1)

    Added inst FE_PHC9164_DP_OP_1335J1_129_8403_n493 (CKBD1)

    Added inst FE_PHC9165_FE_RN_6562_0 (CKBD1)

    Added inst FE_PHC9166_FE_RN_3463_0 (BUFFD1)

    Added inst FE_PHC9167_FE_OCPN16970_core_instance_array_out_144 (CKBD4)

    Added inst FE_PHC9168_FE_OFN298_core_instance_array_out_102 (BUFFD1)

    Added inst FE_PHC9169_FE_OFN142_core_instance_kmem_instance_N246 (CKBD0)

    Added inst FE_PHC9170_FE_OFN139_core_instance_kmem_instance_N248 (BUFFD1)

    Added inst FE_PHC9171_FE_OFN268_core_instance_array_out_143 (CKBD0)

    Added inst FE_PHC9172_FE_OFN143_core_instance_kmem_instance_N244 (CKBD2)

    Added inst FE_PHC9173_DP_OP_1335J1_129_8403_n22 (BUFFD1)

    Added inst FE_PHC9174_core_instance_qmem_instance_N256 (CKBD0)

    Added inst FE_PHC9175_core_instance_qmem_instance_N232 (CKBD0)

    Added inst FE_PHC9176_core_instance_qmem_instance_N252 (CKBD0)

    Added inst FE_PHC9177_core_instance_qmem_instance_N248 (BUFFD1)

    Added inst FE_PHC9178_core_instance_kmem_instance_N238 (CKBD0)

    Added inst FE_PHC9179_core_instance_kmem_instance_N240 (BUFFD1)

    Added inst FE_PHC9180_DP_OP_1333J1_127_8403_n22 (BUFFD1)

    Added inst FE_PHC9181_core_instance_qmem_instance_N224 (CKBD1)

    Added inst FE_PHC9182_n15454 (BUFFD1)

    Added inst FE_PHC9183_core_instance_qmem_instance_N226 (CKBD1)

    Added inst FE_PHC9184_FE_OFN283_core_instance_array_out_124 (BUFFD3)

    Added inst FE_PHC9185_DP_OP_1333J1_127_8403_n27 (CKBD0)

    Added inst FE_PHC9186_FE_OFN296_core_instance_array_out_104 (CKBD0)

    Added inst FE_PHC9187_FE_OFN297_core_instance_array_out_103 (CKBD4)

    Added inst FE_PHC9188_FE_OFN295_core_instance_array_out_105 (CKBD0)

    Added inst FE_PHC9189_core_instance_array_out_147 (CKBD2)

    Added inst FE_PHC9190_FE_OFN294_core_instance_array_out_106 (CKBD2)

    Added inst FE_PHC9191_FE_OFN293_core_instance_array_out_107 (CKBD1)

    Added inst FE_PHC9192_DP_OP_1335J1_129_8403_n25 (CKBD1)

    Added inst FE_PHC9193_DP_OP_1333J1_127_8403_n26 (CKBD1)

    Added inst FE_PHC9194_FE_OCPN16844_core_instance_array_out_109 (CKBD1)

    Added inst FE_PHC9195_n10842 (CKBD1)

    Added inst FE_PHC9196_FE_OFN144_core_instance_kmem_instance_N244 (CKBD0)

    Added inst FE_PHC9197_core_instance_kmem_instance_N260 (CKBD0)

    Added inst FE_PHC9198_core_instance_qmem_instance_N198 (CKBD0)

    Added inst FE_PHC9199_core_instance_qmem_instance_N262 (BUFFD1)

    Added inst FE_PHC9200_n10844 (CKBD0)

    Added inst FE_PHC9201_FE_RN_3512_0 (CKBD0)

    Added inst FE_PHC9202_n9824 (CKBD1)

    Added inst FE_PHC9203_FE_RN_9194_0 (CKBD1)

    Added inst FE_PHC9204_FE_RN_9184_0 (CKBD1)

    Added inst FE_PHC9205_FE_RN_3514_0 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3404
      TNS :    -624.2325
      #VP :         7765
      TNS+:     135.2605/229 improved (0.5907 per commit, 17.809%)
  Density :      93.895%
------------------------------------------------------------------------------------------
 229 buffer added (phase total 955, total 955)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:12.7 real=0:00:13.0
 accumulated cpu=0:06:10 real=0:06:10 totSessionCpu=7:05:37 mem=3457.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 49.02 %
    there are 251 full evals passed out of 512 
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...

    Added inst FE_PHC9206_mem_in_10 (CKBD0)

    Added inst FE_PHC9207_mem_in_2 (CKBD0)

    Added inst FE_PHC9208_mem_in_0 (CKBD0)

    Added inst FE_PHC9209_mem_in_43 (CKBD0)

    Added inst FE_PHC9210_mem_in_14 (CKBD0)

    Added inst FE_PHC9211_mem_in_42 (CKBD0)

    Added inst FE_PHC9212_mem_in_28 (CKBD0)

    Added inst FE_PHC9213_mem_in_1 (CKBD0)

    Added inst FE_PHC9214_mem_in_44 (CKBD0)

    Added inst FE_PHC9215_mem_in_12 (CKBD0)

    Added inst FE_PHC9216_mem_in_7 (CKBD0)

    Added inst FE_PHC9217_mem_in_46 (CKBD0)

    Added inst FE_PHC9218_mem_in_37 (CKBD0)

    Added inst FE_PHC9219_mem_in_27 (CKBD0)

    Added inst FE_PHC9220_mem_in_13 (CKBD0)

    Added inst FE_PHC9221_mem_in_36 (CKBD0)

    Added inst FE_PHC9222_mem_in_26 (CKBD0)

    Added inst FE_PHC9223_mem_in_35 (CKBD0)

    Added inst FE_PHC9224_mem_in_23 (CKBD0)

    Added inst FE_PHC9225_FE_OFN324_core_instance_array_out_60 (BUFFD1)

    Added inst FE_PHC9226_mem_in_19 (CKBD0)

    Added inst FE_PHC9227_mem_in_18 (CKBD0)

    Added inst FE_PHC9228_mem_in_31 (CKBD0)

    Added inst FE_PHC9229_mem_in_6 (BUFFD1)

    Added inst FE_PHC9230_mem_in_15 (CKBD0)

    Added inst FE_PHC9231_mem_in_16 (CKBD0)

    Added inst FE_PHC9232_FE_OFN287_core_instance_array_out_120 (CKBD0)

    Added inst FE_PHC9233_mem_in_4 (CKBD0)

    Added inst FE_PHC9234_mem_in_32 (CKBD0)

    Added inst FE_PHC9235_mem_in_9 (CKBD0)

    Added inst FE_PHC9236_mem_in_29 (CKBD0)

    Added inst FE_PHC9237_mem_in_11 (CKBD0)

    Added inst FE_PHC9238_mem_in_21 (CKBD0)

    Added inst FE_PHC9239_mem_in_8 (CKBD0)

    Added inst FE_PHC9240_mem_in_24 (CKBD0)

    Added inst FE_PHC9241_mem_in_25 (CKBD0)

    Added inst FE_PHC9242_mem_in_3 (CKBD0)

    Added inst FE_PHC9243_mem_in_50 (CKBD0)

    Added inst FE_PHC9244_mem_in_38 (BUFFD1)

    Added inst FE_PHC9245_FE_OFN341_core_instance_array_out_40 (CKBD0)

    Added inst FE_PHC9246_mem_in_34 (BUFFD1)

    Added inst FE_PHC9247_mem_in_33 (BUFFD1)

    Added inst FE_PHC9248_mem_in_41 (CKBD0)

    Added inst FE_PHC9249_mem_in_22 (CKBD0)

    Added inst FE_PHC9250_mem_in_20 (CKBD0)

    Added inst FE_PHC9251_mem_in_30 (CKBD0)

    Added inst FE_PHC9252_mem_in_40 (CKBD0)

    Added inst FE_PHC9253_mem_in_17 (CKBD0)

    Added inst FE_PHC9254_mem_in_5 (BUFFD1)

    Added inst FE_PHC9255_inst_1 (CKBD0)

    Added inst FE_PHC9256_mem_in_39 (BUFFD1)

    Added inst FE_PHC9257_mem_in_51 (CKBD0)

    Added inst FE_PHC9258_mem_in_125 (CKBD0)

    Added inst FE_PHC9259_mem_in_47 (CKBD0)

    Added inst FE_PHC9260_FE_OFN286_core_instance_array_out_121 (BUFFD1)

    Added inst FE_PHC9261_inst_7 (CKBD0)

    Added inst FE_PHC9262_mem_in_45 (CKBD0)

    Added inst FE_PHC9263_inst_0 (CKBD0)

    Added inst FE_PHC9264_FE_OFN494_core_instance_array_out_20 (BUFFD1)

    Added inst FE_PHC9265_core_instance_array_out_81 (BUFFD1)

    Added inst FE_PHC9266_DP_OP_1331J1_125_8403_n22 (CKBD1)

    Added inst FE_PHC9267_mem_in_49 (CKBD0)

    Added inst FE_PHC9268_core_instance_mac_array_instance_q_temp_775 (CKBD1)

    Added inst FE_PHC9269_inst_5 (BUFFD1)

    Added inst FE_PHC9270_inst_3 (CKBD0)

    Added inst FE_PHC9271_FE_OFN319_core_instance_array_out_66 (CKBD1)

    Added inst FE_PHC9272_reset (CKBD0)

    Added inst FE_PHC9273_FE_OFN347_core_instance_array_out_23 (CKBD2)

    Added inst FE_PHC9274_FE_OFN285_core_instance_array_out_122 (CKBD2)

    Added inst FE_PHC9275_FE_OFN322_core_instance_array_out_62 (CKBD2)

    Added inst FE_PHC9276_DP_OP_1334J1_128_8403_n22 (CKBD1)

    Added inst FE_PHC9277_core_instance_array_out_2 (BUFFD6)

    Added inst FE_PHC9278_FE_OFN309_core_instance_array_out_83 (BUFFD1)

    Added inst FE_PHC9279_FE_RN_4257_0 (BUFFD1)

    Added inst FE_PHC9280_FE_OFN344_core_instance_array_out_27 (CKBD1)

    Added inst FE_PHC9281_FE_OFN346_core_instance_array_out_24 (CKBD2)

    Added inst FE_PHC9282_inst_11 (CKBD4)

    Added inst FE_PHC9283_FE_OFN284_core_instance_array_out_123 (BUFFD1)

    Added inst FE_PHC9284_FE_OCPN16894_core_instance_array_out_68 (CKBD1)

    Added inst FE_PHC9285_inst_10 (CKBD1)

    Added inst FE_PHC9286_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_23 (CKBD1)

    Added inst FE_PHC9287_FE_OFN283_core_instance_array_out_124 (CKBD4)

    Added inst FE_PHC9288_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_31 (CKBD1)

    Added inst FE_PHC9289_DP_OP_1332J1_126_8403_n22 (BUFFD1)

    Added inst FE_PHC9290_FE_OFN342_core_instance_array_out_29 (CKBD1)

    Added inst FE_PHC9291_FE_OCPN7808_DP_OP_1334J1_128_8403_n596 (CKBD1)

    Added inst FE_PHC9292_DP_OP_1335J1_129_8403_n43 (CKBD0)

    Added inst FE_PHC9293_FE_OFN321_core_instance_array_out_63 (CKBD4)

    Added inst FE_PHC9294_FE_OFN854_core_instance_mac_array_instance_q_temp_863 (CKBD1)

    Added inst FE_PHC9295_DP_OP_1333J1_127_8403_n43 (CKBD0)

    Added inst FE_PHC9296_inst_8 (CKBD2)

    Added inst FE_PHC9297_FE_OFN867_core_instance_mac_array_instance_q_temp_799 (CKBD2)

    Added inst FE_PHC9298_n3755 (BUFFD1)

    Added inst FE_PHC9299_inst_12 (CKBD0)

    Added inst FE_PHC9300_inst_9 (BUFFD3)

    Added inst FE_PHC9301_FE_OFN357_core_instance_array_out_4 (CKBD2)

    Added inst FE_PHC9302_inst_13 (CKBD0)

    Added inst FE_PHC9303_inst_14 (BUFFD1)

    Added inst FE_PHC9304_inst_15 (CKBD2)

    Added inst FE_PHC9305_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_111 (BUFFD1)

    Added inst FE_PHC9306_n11710 (BUFFD1)

    Added inst FE_PHC9307_n11367 (BUFFD1)

    Added inst FE_PHC9308_n10599 (BUFFD1)

    Added inst FE_PHC9309_FE_OFN305_core_instance_array_out_87 (CKBD1)

    Added inst FE_PHC9310_core_instance_array_out_127 (CKBD1)

    Added inst FE_PHC9311_n11430 (CKBD1)

    Added inst FE_PHC9312_FE_OFN16239_core_instance_array_out_65 (CKBD1)

    Added inst FE_PHC9313_FE_RN_5749_0 (CKBD4)

    Added inst FE_PHC9314_core_instance_mac_array_instance_q_temp_1095 (BUFFD1)

    Added inst FE_PHC9315_FE_OFN303_core_instance_array_out_89 (BUFFD1)

    Added inst FE_PHC9316_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_7 (CKBD1)

    Added inst FE_PHC9317_FE_OFN334_core_instance_array_out_47 (CKBD1)

    Added inst FE_PHC9318_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_39 (BUFFD1)

    Added inst FE_PHC9319_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_40 (CKBD0)

    Added inst FE_PHC9320_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_48 (CKBD1)

    Added inst FE_PHC9321_FE_OFN345_core_instance_array_out_26 (CKBD1)

    Added inst FE_PHC9322_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC9323_FE_RN_423_0 (CKBD0)

    Added inst FE_PHC9324_n10266 (CKBD2)

    Added inst FE_PHC9325_DP_OP_1328J1_122_8403_n22 (CKBD1)

    Added inst FE_PHC9326_FE_OFN310_core_instance_array_out_82 (CKBD4)

    Added inst FE_PHC9327_FE_OFN135_core_instance_qmem_instance_N230 (BUFFD1)

    Added inst FE_PHC9328_n14137 (CKBD0)

    Added inst FE_PHC9329_FE_OFN300_core_instance_array_out_100 (CKBD0)

    Added inst FE_PHC9330_FE_OFN298_core_instance_array_out_102 (CKBD2)

    Added inst FE_PHC9331_FE_OFN271_core_instance_array_out_140 (CKBD0)

    Added inst FE_PHC9332_core_instance_qmem_instance_N110 (CKBD0)

    Added inst FE_PHC9333_FE_OCPN17055_core_instance_array_out_141 (BUFFD1)

    Added inst FE_PHC9334_n11788 (CKBD0)

    Added inst FE_PHC9335_core_instance_qmem_instance_N106 (CKBD0)

    Added inst FE_PHC9336_FE_OFN310_core_instance_array_out_82 (CKBD0)

    Added inst FE_PHC9337_core_instance_mac_array_instance_col_idx_1__mac_col_inst_N34 (CKBD0)

    Added inst FE_PHC9338_core_instance_qmem_instance_N76 (CKBD0)

    Added inst FE_PHC9339_FE_OFN494_core_instance_array_out_20 (CKBD0)

    Added inst FE_PHC9340_core_instance_kmem_instance_N75 (CKBD0)

    Added inst FE_PHC9341_n15839 (CKBD0)

    Added inst FE_PHC9342_core_instance_kmem_instance_N74 (CKBD0)

    Added inst FE_PHC9343_FE_OCPN17043_core_instance_array_out_142 (CKBD0)

    Added inst FE_PHC9344_FE_OFN268_core_instance_array_out_143 (CKBD0)

    Added inst FE_PHC9345_FE_OCPN16970_core_instance_array_out_144 (CKBD0)

    Added inst FE_PHC9346_FE_OFN298_core_instance_array_out_102 (BUFFD1)

    Added inst FE_PHC9347_FE_OFN321_core_instance_array_out_63 (BUFFD3)

    Added inst FE_PHC9348_n3755 (CKBD0)

    Added inst FE_PHC9349_DP_OP_1328J1_122_8403_n22 (CKBD1)

    Added inst FE_PHC9350_FE_OFN1457_core_instance_mac_array_instance_q_temp_1063 (CKBD1)

    Added inst FE_PHC9351_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_111 (CKBD1)

    Added inst FE_PHC9352_FE_RN_423_0 (CKBD1)

    Added inst FE_PHC9353_FE_OFN345_core_instance_array_out_26 (CKBD1)

    Added inst FE_PHC9354_core_instance_array_out_127 (CKBD1)

    Added inst FE_PHC9355_FE_OFN283_core_instance_array_out_124 (CKBD4)

    Added inst FE_PHC9356_DP_OP_1335J1_129_8403_n681 (CKBD1)

    Added inst FE_PHC9357_FE_RN_815_0 (BUFFD1)

    Added inst FE_PHC9358_DP_OP_1335J1_129_8403_n596 (BUFFD1)

    Added inst FE_PHC9359_FE_OFN16239_core_instance_array_out_65 (CKBD0)

    Added inst FE_PHC9360_FE_OFN296_core_instance_array_out_104 (CKBD0)

    Added inst FE_PHC9361_FE_RN_616_0 (CKBD1)

    Added inst FE_PHC9362_FE_OFN295_core_instance_array_out_105 (BUFFD1)

    Added inst FE_PHC9363_FE_OFN15484_core_instance_array_out_145 (CKBD0)

    Added inst FE_PHC9364_FE_OFN293_core_instance_array_out_107 (CKBD1)

    Added inst FE_PHC9365_FE_OCPN16844_core_instance_array_out_109 (CKBD1)

    Added inst FE_PHC9366_FE_OCPN7546_DP_OP_1335J1_129_8403_n595 (BUFFD1)

    Added inst FE_PHC9367_n10676 (CKBD1)

    Added inst FE_PHC9368_FE_OFN297_core_instance_array_out_103 (BUFFD6)

    Added inst FE_PHC9369_FE_OFN299_core_instance_array_out_101 (CKBD0)

    Added inst FE_PHC9370_FE_OFN397_core_instance_qmem_instance_N262 (BUFFD1)

    Added inst FE_PHC9371_FE_OFN402_core_instance_qmem_instance_N258 (BUFFD1)

    Added inst FE_PHC9372_FE_OFN412_core_instance_qmem_instance_N232 (BUFFD1)

    Added inst FE_PHC9373_FE_OFN437_core_instance_kmem_instance_N232 (CKBD0)

    Added inst FE_PHC9374_FE_OFN414_core_instance_kmem_instance_N262 (CKBD0)

    Added inst FE_PHC9375_FE_OFN400_core_instance_qmem_instance_N260 (BUFFD1)

    Added inst FE_PHC9376_FE_OFN421_core_instance_kmem_instance_N258 (BUFFD1)

    Added inst FE_PHC9377_FE_OFN409_core_instance_qmem_instance_N250 (BUFFD1)

    Added inst FE_PHC9378_FE_OCPN16970_core_instance_array_out_144 (CKBD0)

    Added inst FE_PHC9379_FE_OFN268_core_instance_array_out_143 (CKBD0)

    Added inst FE_PHC9380_FE_OFN403_core_instance_qmem_instance_N256 (BUFFD0)

    Added inst FE_PHC9381_DP_OP_1333J1_127_8403_n22 (CKBD1)

    Added inst FE_PHC9382_core_instance_qmem_instance_N254 (CKBD0)

    Added inst FE_PHC9383_DP_OP_1333J1_127_8403_n27 (CKBD1)

    Added inst FE_PHC9384_DP_OP_1335J1_129_8403_n41 (BUFFD1)

    Added inst FE_PHC9385_core_instance_array_out_147 (CKBD4)

    Added inst FE_PHC9386_FE_OFN119_core_instance_qmem_instance_N248 (BUFFD1)

    Added inst FE_PHC9387_FE_OFN696_core_instance_kmem_instance_N236 (CKBD0)

    Added inst FE_PHC9388_FE_OFN761_core_instance_qmem_instance_N234 (BUFFD1)

    Added inst FE_PHC9389_FE_OFN692_core_instance_kmem_instance_N238 (CKBD0)

    Added inst FE_PHC9390_FE_OFN144_core_instance_kmem_instance_N244 (CKBD0)

    Added inst FE_PHC9391_FE_OFN764_core_instance_qmem_instance_N236 (BUFFD1)

    Added inst FE_PHC9392_FE_OFN153_core_instance_kmem_instance_N234 (CKBD0)

    Added inst FE_PHC9393_FE_OFN142_core_instance_kmem_instance_N246 (CKBD0)

    Added inst FE_PHC9394_core_instance_qmem_instance_N240 (CKBD0)

    Added inst FE_PHC9395_FE_OFN121_core_instance_qmem_instance_N246 (CKBD2)

    Added inst FE_PHC9396_FE_OFN694_core_instance_kmem_instance_N240 (CKBD0)

    Added inst FE_PHC9397_FE_OFN123_core_instance_qmem_instance_N244 (CKBD2)

    Added inst FE_PHC9398_DP_OP_1335J1_129_8403_n22 (CKBD1)

    Added inst FE_PHC9399_core_instance_qmem_instance_N238 (CKBD0)

    Added inst FE_PHC9400_core_instance_kmem_instance_N248 (BUFFD0)

    Added inst FE_PHC9401_DP_OP_1335J1_129_8403_n27 (CKBD1)

    Added inst FE_PHC9402_core_instance_qmem_instance_N206 (CKBD0)

    Added inst FE_PHC9403_n9824 (CKBD0)
    Committed inst FE_OFC1333_core_instance_kmem_instance_N260, resized cell CKBD1 -> cell CKBD0

    Added inst FE_PHC9404_FE_OFN733_core_instance_qmem_instance_N238 (BUFFD1)

    Added inst FE_PHC9405_FE_OFN139_core_instance_kmem_instance_N248 (CKBD0)

    Added inst FE_PHC9406_core_instance_kmem_instance_N242 (BUFFD1)

    Added inst FE_PHC9407_FE_RN_9194_0 (CKBD1)

    Added inst FE_PHC9408_n10844 (CKBD0)

    Added inst FE_PHC9409_FE_RN_3514_0 (CKBD1)

    Added inst FE_PHC9410_core_instance_qmem_instance_N242 (BUFFD1)

    Added inst FE_PHC9411_FE_OFN146_core_instance_kmem_instance_N242 (CKBD0)

    Added inst FE_PHC9412_FE_RN_4065_0 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3160
      TNS :    -512.2167
      #VP :         6903
      TNS+:     112.0158/208 improved (0.5385 per commit, 17.945%)
  Density :      94.008%
------------------------------------------------------------------------------------------
 207 buffer added (phase total 1162, total 1162)
 1 inst resized (phase total 10, total 10)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:09.7 real=0:00:10.0
 accumulated cpu=0:06:20 real=0:06:20 totSessionCpu=7:05:47 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 78.05 %
    there are 224 full evals passed out of 287 
===========================================================================================

Starting Phase 1 Step 2 Iter 5 ...

    Added inst FE_PHC9413_mem_in_42 (CKBD0)

    Added inst FE_PHC9414_mem_in_14 (CKBD0)

    Added inst FE_PHC9415_mem_in_12 (CKBD0)

    Added inst FE_PHC9416_mem_in_1 (CKBD0)

    Added inst FE_PHC9417_mem_in_13 (CKBD0)

    Added inst FE_PHC9418_mem_in_11 (CKBD0)

    Added inst FE_PHC9419_mem_in_31 (CKBD0)

    Added inst FE_PHC9420_mem_in_7 (CKBD0)

    Added inst FE_PHC9421_FE_OFN271_core_instance_array_out_140 (CKBD0)

    Added inst FE_PHC9422_mem_in_15 (CKBD0)

    Added inst FE_PHC9423_mem_in_8 (CKBD0)

    Added inst FE_PHC9424_mem_in_24 (CKBD0)

    Added inst FE_PHC9425_mem_in_10 (CKBD0)

    Added inst FE_PHC9426_mem_in_19 (CKBD0)

    Added inst FE_PHC9427_mem_in_46 (CKBD0)

    Added inst FE_PHC9428_mem_in_41 (CKBD0)

    Added inst FE_PHC9429_mem_in_18 (CKBD0)

    Added inst FE_PHC9430_mem_in_37 (CKBD0)

    Added inst FE_PHC9431_FE_OFN341_core_instance_array_out_40 (CKBD0)

    Added inst FE_PHC9432_mem_in_36 (CKBD0)

    Added inst FE_PHC9433_inst_0 (CKBD0)

    Added inst FE_PHC9434_mem_in_9 (CKBD0)

    Added inst FE_PHC9435_mem_in_32 (CKBD0)

    Added inst FE_PHC9436_mem_in_4 (CKBD0)

    Added inst FE_PHC9437_FE_OFN300_core_instance_array_out_100 (BUFFD1)

    Added inst FE_PHC9438_mem_in_16 (CKBD0)

    Added inst FE_PHC9439_mem_in_26 (CKBD0)

    Added inst FE_PHC9440_mem_in_28 (CKBD0)

    Added inst FE_PHC9441_mem_in_23 (CKBD0)

    Added inst FE_PHC9442_mem_in_21 (CKBD0)

    Added inst FE_PHC9443_mem_in_25 (CKBD0)

    Added inst FE_PHC9444_mem_in_27 (CKBD0)

    Added inst FE_PHC9445_mem_in_3 (CKBD0)

    Added inst FE_PHC9446_mem_in_50 (CKBD0)

    Added inst FE_PHC9447_FE_OFN287_core_instance_array_out_120 (CKBD0)

    Added inst FE_PHC9448_mem_in_22 (CKBD0)

    Added inst FE_PHC9449_mem_in_29 (CKBD0)

    Added inst FE_PHC9450_mem_in_20 (CKBD0)

    Added inst FE_PHC9451_mem_in_30 (CKBD0)

    Added inst FE_PHC9452_mem_in_35 (CKBD0)

    Added inst FE_PHC9453_mem_in_40 (CKBD0)

    Added inst FE_PHC9454_mem_in_17 (CKBD0)

    Added inst FE_PHC9455_mem_in_34 (BUFFD1)

    Added inst FE_PHC9456_mem_in_38 (BUFFD1)

    Added inst FE_PHC9457_mem_in_39 (BUFFD1)

    Added inst FE_PHC9458_mem_in_33 (BUFFD1)

    Added inst FE_PHC9459_FE_OFN324_core_instance_array_out_60 (BUFFD1)

    Added inst FE_PHC9460_mem_in_5 (BUFFD1)

    Added inst FE_PHC9461_mem_in_51 (CKBD0)

    Added inst FE_PHC9462_mem_in_47 (CKBD0)

    Added inst FE_PHC9463_inst_1 (CKBD0)

    Added inst FE_PHC9464_mem_in_0 (CKBD0)

    Added inst FE_PHC9465_mem_in_6 (CKBD0)

    Added inst FE_PHC9466_FE_OFN494_core_instance_array_out_20 (CKBD0)

    Added inst FE_PHC9467_mem_in_45 (CKBD0)

    Added inst FE_PHC9468_FE_RN_15831_0 (BUFFD1)

    Added inst FE_PHC9469_mem_in_125 (CKBD0)

    Added inst FE_PHC9470_inst_7 (CKBD0)

    Added inst FE_PHC9471_inst_13 (CKBD0)

    Added inst FE_PHC9472_FE_OCPN17055_core_instance_array_out_141 (BUFFD1)

    Added inst FE_PHC9473_mem_in_2 (CKBD0)

    Added inst FE_PHC9474_mem_in_43 (CKBD0)

    Added inst FE_PHC9475_mem_in_44 (CKBD0)

    Added inst FE_PHC9476_FE_OFN286_core_instance_array_out_121 (BUFFD1)

    Added inst FE_PHC9477_inst_3 (CKBD0)

    Added inst FE_PHC9478_FE_RN_20047_0 (CKBD1)

    Added inst FE_PHC9479_FE_OCPN17043_core_instance_array_out_142 (CKBD0)

    Added inst FE_PHC9480_FE_OFN268_core_instance_array_out_143 (CKBD1)

    Added inst FE_PHC9481_DP_OP_1331J1_125_8403_n22 (CKBD1)

    Added inst FE_PHC9482_core_instance_array_out_81 (BUFFD1)

    Added inst FE_PHC9483_FE_OCPN16970_core_instance_array_out_144 (CKBD1)

    Added inst FE_PHC9484_FE_OFN299_core_instance_array_out_101 (BUFFD0)

    Added inst FE_PHC9485_FE_OFN298_core_instance_array_out_102 (CKBD2)

    Added inst FE_PHC9486_inst_5 (CKBD1)

    Added inst FE_PHC9487_FE_OFN347_core_instance_array_out_23 (CKBD2)

    Added inst FE_PHC9488_FE_OFN319_core_instance_array_out_66 (CKBD1)

    Added inst FE_PHC9489_FE_OCPN16894_core_instance_array_out_68 (CKBD1)

    Added inst FE_PHC9490_FE_OFN322_core_instance_array_out_62 (CKBD2)

    Added inst FE_PHC9491_DP_OP_1334J1_128_8403_n22 (CKBD1)

    Added inst FE_PHC9492_core_instance_array_out_2 (BUFFD8)

    Added inst FE_PHC9493_n3755 (CKBD0)

    Added inst FE_PHC9494_FE_OFN344_core_instance_array_out_27 (CKBD1)

    Added inst FE_PHC9495_DP_OP_1332J1_126_8403_n878 (CKBD1)

    Added inst FE_PHC9496_FE_OFN346_core_instance_array_out_24 (CKBD2)

    Added inst FE_PHC9497_inst_11 (CKBD4)

    Added inst FE_PHC9498_FE_OFN284_core_instance_array_out_123 (CKBD1)

    Added inst FE_PHC9499_DP_OP_1335J1_129_8403_n43 (CKBD0)

    Added inst FE_PHC9500_FE_OFN297_core_instance_array_out_103 (CKBD0)

    Added inst FE_PHC9501_DP_OP_1333J1_127_8403_n43 (CKBD0)

    Added inst FE_PHC9502_FE_OFN295_core_instance_array_out_105 (BUFFD1)

    Added inst FE_PHC9503_reset (BUFFD8)

    Added inst FE_PHC9504_FE_OFN296_core_instance_array_out_104 (CKBD0)

    Added inst FE_PHC9505_core_instance_array_out_127 (CKBD1)

    Added inst FE_PHC9506_FE_OFN15484_core_instance_array_out_145 (CKBD0)

    Added inst FE_PHC9507_inst_10 (BUFFD1)

    Added inst FE_PHC9508_n11430 (CKBD4)

    Added inst FE_PHC9509_FE_OFN321_core_instance_array_out_63 (BUFFD6)

    Added inst FE_PHC9510_FE_OFN342_core_instance_array_out_29 (CKBD1)

    Added inst FE_PHC9511_inst_12 (CKBD0)

    Added inst FE_PHC9512_inst_8 (BUFFD3)

    Added inst FE_PHC9513_inst_15 (CKBD1)

    Added inst FE_PHC9514_DP_OP_1332J1_126_8403_n22 (CKBD1)

    Added inst FE_PHC9515_inst_9 (BUFFD8)

    Added inst FE_PHC9516_FE_RN_4257_0 (CKBD1)

    Added inst FE_PHC9517_FE_OCPN17653_FE_OFN919_core_instance_mac_array_instance_q_temp_775 (CKBD1)

    Added inst FE_PHC9518_FE_OFN16239_core_instance_array_out_65 (CKBD1)

    Added inst FE_PHC9519_n10599 (BUFFD1)

    Added inst FE_PHC9520_n10605 (CKBD1)

    Added inst FE_PHC9521_FE_OFN334_core_instance_array_out_47 (CKBD1)

    Added inst FE_PHC9522_DP_OP_1328J1_122_8403_n22 (CKBD1)

    Added inst FE_PHC9523_DP_OP_1335J1_129_8403_n681 (CKBD1)

    Added inst FE_PHC9524_n10676 (CKBD1)

    Added inst FE_PHC9525_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC9526_FE_OFN1457_core_instance_mac_array_instance_q_temp_1063 (CKBD1)

    Added inst FE_PHC9527_FE_OFN283_core_instance_array_out_124 (BUFFD16)

    Added inst FE_PHC9528_n11402 (CKBD0)

    Added inst FE_PHC9529_core_instance_psum_mem_instance_N282 (CKBD0)

    Added inst FE_PHC9530_FE_OFN157_core_instance_kmem_instance_N230 (CKBD0)

    Added inst FE_PHC9531_FE_OFN146_core_instance_kmem_instance_N242 (CKBD0)

    Added inst FE_PHC9532_FE_OFN153_core_instance_kmem_instance_N234 (CKBD0)

    Added inst FE_PHC9533_FE_OFN692_core_instance_kmem_instance_N238 (CKBD0)

    Added inst FE_PHC9534_FE_OFN694_core_instance_kmem_instance_N240 (CKBD0)

    Added inst FE_PHC9535_n14137 (BUFFD1)

    Added inst FE_PHC9536_FE_OFN142_core_instance_kmem_instance_N246 (CKBD0)

    Added inst FE_PHC9537_FE_OFN426_core_instance_kmem_instance_N254 (BUFFD1)

    Added inst FE_PHC9538_core_instance_qmem_instance_N76 (CKBD0)

    Added inst FE_PHC9539_core_instance_qmem_instance_N254 (CKBD0)

    Added inst FE_PHC9540_FE_OFN412_core_instance_qmem_instance_N232 (CKBD0)

    Added inst FE_PHC9541_core_instance_mac_array_instance_col_idx_1__mac_col_inst_N34 (CKBD0)

    Added inst FE_PHC9542_FE_OFN397_core_instance_qmem_instance_N262 (CKBD0)

    Added inst FE_PHC9543_n3712 (CKBD0)

    Added inst FE_PHC9544_n11788 (CKBD0)

    Added inst FE_PHC9545_FE_OFN298_core_instance_array_out_102 (CKBD2)

    Added inst FE_PHC9546_core_instance_kmem_instance_N72 (CKBD0)

    Added inst FE_PHC9547_FE_OFN119_core_instance_qmem_instance_N248 (CKBD0)

    Added inst FE_PHC9548_FE_OFN268_core_instance_array_out_143 (CKBD0)

    Added inst FE_PHC9549_FE_OFN432_core_instance_kmem_instance_N250 (CKBD2)

    Added inst FE_PHC9550_FE_OCPN16970_core_instance_array_out_144 (BUFFD1)

    Added inst FE_PHC9551_FE_OFN435_core_instance_kmem_instance_N232 (CKBD2)

    Added inst FE_PHC9552_FE_OFN401_core_instance_qmem_instance_N258 (BUFFD1)

    Added inst FE_PHC9553_n11700 (CKBD0)

    Added inst FE_PHC9554_FE_OFN319_core_instance_array_out_66 (CKBD1)

    Added inst FE_PHC9555_FE_OFN423_core_instance_kmem_instance_N256 (CKBD2)

    Added inst FE_PHC9556_FE_OFN310_core_instance_array_out_82 (CKBD4)

    Added inst FE_PHC9557_n3882 (BUFFD1)

    Added inst FE_PHC9558_FE_OFN285_core_instance_array_out_122 (CKBD2)

    Added inst FE_PHC9559_FE_OFN321_core_instance_array_out_63 (BUFFD3)

    Added inst FE_PHC9560_FE_OFN284_core_instance_array_out_123 (BUFFD3)

    Added inst FE_PHC9561_core_instance_qmem_instance_N242 (CKBD0)

    Added inst FE_PHC9562_FE_OFN344_core_instance_array_out_27 (BUFFD1)

    Added inst FE_PHC9563_FE_OFN305_core_instance_array_out_87 (CKBD1)

    Added inst FE_PHC9564_FE_RN_423_0 (CKBD0)

    Added inst FE_PHC9565_FE_OFN16239_core_instance_array_out_65 (CKBD0)

    Added inst FE_PHC9566_FE_RN_815_0 (CKBD2)

    Added inst FE_PHC9567_FE_OFN293_core_instance_array_out_107 (CKBD1)

    Added inst FE_PHC9568_FE_OFN309_core_instance_array_out_83 (CKBD2)

    Added inst FE_PHC9569_core_instance_array_out_146 (BUFFD6)

    Added inst FE_PHC9570_FE_OCPN16844_core_instance_array_out_109 (CKBD1)

    Added inst FE_PHC9571_n15325 (BUFFD1)

    Added inst FE_PHC9572_FE_OFN310_core_instance_array_out_82 (CKBD0)

    Added inst FE_PHC9573_DP_OP_1335J1_129_8403_n22 (CKBD1)

    Added inst FE_PHC9574_FE_OFN309_core_instance_array_out_83 (BUFFD1)

    Added inst FE_PHC9575_DP_OP_1335J1_129_8403_n27 (CKBD1)

    Added inst FE_PHC9576_FE_RN_9185_0 (CKBD0)

    Added inst FE_PHC9577_n10844 (CKBD0)

    Added inst FE_PHC9578_FE_RN_4065_0 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2953
      TNS :    -436.0220
      #VP :         5994
      TNS+:      76.1947/166 improved (0.4590 per commit, 14.875%)
  Density :      94.106%
------------------------------------------------------------------------------------------
 166 buffer added (phase total 1328, total 1328)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:10.2 real=0:00:10.0
 accumulated cpu=0:06:30 real=0:06:30 totSessionCpu=7:05:57 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 72.20 %
    there are 187 full evals passed out of 259 
===========================================================================================

Starting Phase 1 Step 2 Iter 6 ...

    Added inst FE_PHC9579_mem_in_40 (CKBD0)

    Added inst FE_PHC9580_mem_in_12 (CKBD0)

    Added inst FE_PHC9581_mem_in_14 (CKBD0)

    Added inst FE_PHC9582_mem_in_42 (CKBD0)

    Added inst FE_PHC9583_FE_OFN324_core_instance_array_out_60 (BUFFD1)

    Added inst FE_PHC9584_mem_in_20 (BUFFD1)

    Added inst FE_PHC9585_mem_in_23 (CKBD0)

    Added inst FE_PHC9586_mem_in_33 (BUFFD1)

    Added inst FE_PHC9587_mem_in_29 (CKBD0)

    Added inst FE_PHC9588_mem_in_30 (CKBD0)

    Added inst FE_PHC9589_mem_in_34 (BUFFD1)

    Added inst FE_PHC9590_mem_in_32 (CKBD0)

    Added inst FE_PHC9591_mem_in_22 (CKBD0)

    Added inst FE_PHC9592_mem_in_26 (CKBD0)

    Added inst FE_PHC9593_mem_in_28 (CKBD0)

    Added inst FE_PHC9594_FE_OFN287_core_instance_array_out_120 (CKBD0)

    Added inst FE_PHC9595_mem_in_24 (CKBD0)

    Added inst FE_PHC9596_mem_in_36 (CKBD0)

    Added inst FE_PHC9597_mem_in_50 (CKBD0)

    Added inst FE_PHC9598_mem_in_16 (CKBD0)

    Added inst FE_PHC9599_mem_in_21 (CKBD0)

    Added inst FE_PHC9600_mem_in_39 (BUFFD1)

    Added inst FE_PHC9601_mem_in_5 (BUFFD1)

    Added inst FE_PHC9602_mem_in_17 (CKBD0)

    Added inst FE_PHC9603_mem_in_25 (CKBD0)

    Added inst FE_PHC9604_mem_in_15 (CKBD0)

    Added inst FE_PHC9605_mem_in_27 (CKBD0)

    Added inst FE_PHC9606_mem_in_38 (CKBD0)

    Added inst FE_PHC9607_inst_1 (CKBD0)

    Added inst FE_PHC9608_mem_in_51 (CKBD0)

    Added inst FE_PHC9609_FE_OFN494_core_instance_array_out_20 (CKBD0)

    Added inst FE_PHC9610_mem_in_10 (CKBD0)

    Added inst FE_PHC9611_mem_in_47 (CKBD0)

    Added inst FE_PHC9612_FE_OFN300_core_instance_array_out_100 (BUFFD1)

    Added inst FE_PHC9613_mem_in_18 (CKBD0)

    Added inst FE_PHC9614_inst_7 (CKBD0)

    Added inst FE_PHC9615_mem_in_125 (CKBD0)

    Added inst FE_PHC9616_mem_in_19 (CKBD0)

    Added inst FE_PHC9617_FE_OFN341_core_instance_array_out_40 (BUFFD0)

    Added inst FE_PHC9618_mem_in_8 (CKBD0)

    Added inst FE_PHC9619_mem_in_31 (CKBD0)

    Added inst FE_PHC9620_mem_in_37 (CKBD0)

    Added inst FE_PHC9621_mem_in_35 (CKBD0)

    Added inst FE_PHC9622_mem_in_13 (CKBD0)

    Added inst FE_PHC9623_inst_13 (BUFFD1)

    Added inst FE_PHC9624_inst_0 (BUFFD0)

    Added inst FE_PHC9625_mem_in_41 (CKBD0)

    Added inst FE_PHC9626_mem_in_4 (CKBD1)

    Added inst FE_PHC9627_mem_in_45 (CKBD0)

    Added inst FE_PHC9628_FE_RN_4257_0 (CKBD1)

    Added inst FE_PHC9629_inst_3 (CKBD1)

    Added inst FE_PHC9630_mem_in_1 (CKBD0)

    Added inst FE_PHC9631_FE_OFN299_core_instance_array_out_101 (BUFFD1)

    Added inst FE_PHC9632_FE_OFN286_core_instance_array_out_121 (BUFFD1)

    Added inst FE_PHC9633_mem_in_11 (CKBD0)

    Added inst FE_PHC9634_core_instance_array_out_81 (CKBD2)

    Added inst FE_PHC9635_DP_OP_1331J1_125_8403_n22 (CKBD1)

    Added inst FE_PHC9636_FE_OFN298_core_instance_array_out_102 (CKBD4)

    Added inst FE_PHC9637_FE_OFN298_core_instance_array_out_102 (BUFFD1)

    Added inst FE_PHC9638_FE_OFN347_core_instance_array_out_23 (CKBD2)

    Added inst FE_PHC9639_DP_OP_1335J1_129_8403_n945 (CKBD1)

    Added inst FE_PHC9640_FE_OFN16239_core_instance_array_out_65 (CKBD1)

    Added inst FE_PHC9641_FE_RN_815_0 (CKBD0)

    Added inst FE_PHC9642_FE_OFN322_core_instance_array_out_62 (CKBD2)

    Added inst FE_PHC9643_FE_OCPN16894_core_instance_array_out_68 (CKBD1)

    Added inst FE_PHC9644_DP_OP_1334J1_128_8403_n22 (CKBD1)

    Added inst FE_PHC9645_inst_10 (CKBD0)

    Added inst FE_PHC9646_FE_OFN283_core_instance_array_out_124 (CKBD4)

    Added inst FE_PHC9647_FE_OCPN17653_FE_OFN919_core_instance_mac_array_instance_q_temp_775 (CKBD1)

    Added inst FE_PHC9648_n11402 (CKBD1)

    Added inst FE_PHC9649_DP_OP_1333J1_127_8403_n43 (CKBD1)

    Added inst FE_PHC9650_inst_8 (CKBD0)

    Added inst FE_PHC9651_core_instance_array_out_127 (BUFFD1)

    Added inst FE_PHC9652_FE_OFN296_core_instance_array_out_104 (CKBD0)

    Added inst FE_PHC9653_FE_OFN346_core_instance_array_out_24 (CKBD2)

    Added inst FE_PHC9654_FE_OFN297_core_instance_array_out_103 (CKBD0)

    Added inst FE_PHC9655_FE_OFN310_core_instance_array_out_82 (CKBD2)

    Added inst FE_PHC9656_inst_9 (CKBD0)

    Added inst FE_PHC9657_n3755 (CKBD1)

    Added inst FE_PHC9658_FE_OFN321_core_instance_array_out_63 (CKBD4)

    Added inst FE_PHC9659_inst_11 (CKBD4)

    Added inst FE_PHC9660_DP_OP_1333J1_127_8403_n760 (CKBD4)

    Added inst FE_PHC9661_FE_OFN309_core_instance_array_out_83 (BUFFD1)

    Added inst FE_PHC9662_FE_OFN284_core_instance_array_out_123 (CKBD4)

    Added inst FE_PHC9663_reset (CKBD4)

    Added inst FE_PHC9664_FE_OFN305_core_instance_array_out_87 (CKBD1)

    Added inst FE_PHC9665_n15456 (CKBD0)

    Added inst FE_PHC9666_n15458 (CKBD1)

    Added inst FE_PHC9667_FE_OFN319_core_instance_array_out_66 (CKBD1)

    Added inst FE_PHC9668_inst_15 (CKBD2)

    Added inst FE_PHC9669_n10605 (BUFFD1)

    Added inst FE_PHC9670_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC9671_FE_OFN344_core_instance_array_out_27 (CKBD1)

    Added inst FE_PHC9672_n10599 (CKBD0)

    Added inst FE_PHC9673_FE_OCPN17055_core_instance_array_out_141 (CKBD0)

    Added inst FE_PHC9674_FE_OFN271_core_instance_array_out_140 (CKBD0)

    Added inst FE_PHC9675_FE_OFN692_core_instance_kmem_instance_N238 (CKBD0)

    Added inst FE_PHC9676_n15335 (CKBD0)

    Added inst FE_PHC9677_FE_OFN146_core_instance_kmem_instance_N242 (CKBD0)

    Added inst FE_PHC9678_FE_OFN153_core_instance_kmem_instance_N234 (CKBD0)

    Added inst FE_PHC9679_FE_OFN694_core_instance_kmem_instance_N240 (CKBD0)

    Added inst FE_PHC9680_FE_OFN142_core_instance_kmem_instance_N246 (CKBD0)

    Added inst FE_PHC9681_core_instance_qmem_instance_N254 (CKBD0)

    Added inst FE_PHC9682_core_instance_mac_array_instance_col_idx_1__mac_col_inst_N34 (CKBD0)

    Added inst FE_PHC9683_FE_RN_18017_0 (CKBD0)

    Added inst FE_PHC9684_FE_OFN297_core_instance_array_out_103 (CKBD0)

    Added inst FE_PHC9685_n11788 (CKBD0)

    Added inst FE_PHC9686_FE_RN_4257_0 (BUFFD1)

    Added inst FE_PHC9687_core_instance_qmem_instance_N72 (CKBD0)

    Added inst FE_PHC9688_core_instance_kmem_instance_N78 (CKBD0)

    Added inst FE_PHC9689_n3712 (CKBD0)

    Added inst FE_PHC9690_FE_OFN293_core_instance_array_out_107 (CKBD1)

    Added inst FE_PHC9691_core_instance_qmem_instance_N76 (CKBD1)

    Added inst FE_PHC9692_DP_OP_1333J1_127_8403_n22 (CKBD4)

    Added inst FE_PHC9693_FE_OCPN17043_core_instance_array_out_142 (BUFFD12)

    Added inst FE_PHC9694_FE_OFN319_core_instance_array_out_66 (CKBD1)

    Added inst FE_PHC9695_FE_OFN310_core_instance_array_out_82 (CKBD2)

    Added inst FE_PHC9696_FE_OCPN16970_core_instance_array_out_144 (CKBD1)

    Added inst FE_PHC9697_FE_OFN305_core_instance_array_out_87 (CKBD1)

    Added inst FE_PHC9698_FE_OFN344_core_instance_array_out_27 (CKBD1)

    Added inst FE_PHC9699_core_instance_qmem_instance_N242 (CKBD0)

    Added inst FE_PHC9700_DP_OP_1335J1_129_8403_n27 (CKBD4)

    Added inst FE_PHC9701_n10676 (CKBD1)

    Added inst FE_PHC9702_DP_OP_1335J1_129_8403_n22 (CKBD4)

    Added inst FE_PHC9703_DP_OP_1335J1_129_8403_n22 (CKBD0)

    Added inst FE_PHC9704_DP_OP_1333J1_127_8403_n22 (CKBD0)

    Added inst FE_PHC9705_core_instance_psum_mem_instance_N282 (CKBD0)

    Added inst FE_PHC9706_core_instance_qmem_instance_N103 (CKBD0)

    Added inst FE_PHC9707_FE_OCPN16970_core_instance_array_out_144 (BUFFD1)

    Added inst FE_PHC9708_n9824 (CKBD0)

    Added inst FE_PHC9709_n10844 (CKBD1)
    Committed inst FE_PHC9480_FE_OFN268_core_instance_array_out_143, resized cell CKBD1 -> cell CKBD0

    Added inst FE_PHC9710_FE_RN_4065_0 (CKBD0)
    Committed inst FE_PHC9132_FE_OFN268_core_instance_array_out_143, resized cell BUFFD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2767
      TNS :    -376.2173
      #VP :         4903
      TNS+:      59.8047/134 improved (0.4463 per commit, 13.716%)
  Density :      94.182%
------------------------------------------------------------------------------------------
 132 buffer added (phase total 1460, total 1460)
 2 inst resized (phase total 12, total 12)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:07.8 real=0:00:08.0
 accumulated cpu=0:06:38 real=0:06:38 totSessionCpu=7:06:05 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 87.13 %
    there are 149 full evals passed out of 171 
===========================================================================================

Starting Phase 1 Step 2 Iter 7 ...

    Added inst FE_PHC9711_mem_in_38 (CKBD0)

    Added inst FE_PHC9712_mem_in_37 (CKBD0)

    Added inst FE_PHC9713_mem_in_36 (CKBD0)

    Added inst FE_PHC9714_mem_in_35 (CKBD0)

    Added inst FE_PHC9715_mem_in_23 (CKBD0)

    Added inst FE_PHC9716_mem_in_34 (CKBD0)

    Added inst FE_PHC9717_mem_in_33 (CKBD0)

    Added inst FE_PHC9718_mem_in_39 (BUFFD1)

    Added inst FE_PHC9719_mem_in_32 (CKBD0)

    Added inst FE_PHC9720_mem_in_26 (CKBD0)

    Added inst FE_PHC9721_mem_in_28 (CKBD0)

    Added inst FE_PHC9722_mem_in_20 (BUFFD1)

    Added inst FE_PHC9723_mem_in_22 (CKBD0)

    Added inst FE_PHC9724_mem_in_12 (CKBD0)

    Added inst FE_PHC9725_mem_in_10 (CKBD0)

    Added inst FE_PHC9726_mem_in_18 (CKBD0)

    Added inst FE_PHC9727_mem_in_19 (BUFFD1)

    Added inst FE_PHC9728_inst_7 (CKBD0)

    Added inst FE_PHC9729_FE_OFN324_core_instance_array_out_60 (BUFFD1)

    Added inst FE_PHC9730_mem_in_14 (CKBD0)

    Added inst FE_PHC9731_mem_in_30 (CKBD0)

    Added inst FE_PHC9732_inst_1 (CKBD0)

    Added inst FE_PHC9733_inst_16 (CKBD0)

    Added inst FE_PHC9734_mem_in_125 (CKBD0)

    Added inst FE_PHC9735_mem_in_41 (CKBD0)

    Added inst FE_PHC9736_FE_OFN299_core_instance_array_out_101 (BUFFD1)

    Added inst FE_PHC9737_FE_OFN287_core_instance_array_out_120 (BUFFD8)

    Added inst FE_PHC9738_mem_in_5 (BUFFD1)

    Added inst FE_PHC9739_inst_0 (BUFFD1)

    Added inst FE_PHC9740_core_instance_array_out_81 (CKBD1)

    Added inst FE_PHC9741_DP_OP_1331J1_125_8403_n22 (CKBD1)

    Added inst FE_PHC9742_FE_OFN298_core_instance_array_out_102 (BUFFD6)

    Added inst FE_PHC9743_DP_OP_1333J1_127_8403_n22 (CKBD1)

    Added inst FE_PHC9744_FE_OFN298_core_instance_array_out_102 (BUFFD1)

    Added inst FE_PHC9745_reset (CKBD0)

    Added inst FE_PHC9746_FE_RN_4257_0 (BUFFD1)

    Added inst FE_PHC9747_FE_RN_815_0 (BUFFD1)

    Added inst FE_PHC9748_FE_OFN297_core_instance_array_out_103 (CKBD0)

    Added inst FE_PHC9749_FE_OFN296_core_instance_array_out_104 (CKBD0)

    Added inst FE_PHC9750_DP_OP_1335J1_129_8403_n43 (BUFFD1)

    Added inst FE_PHC9751_FE_OFN284_core_instance_array_out_123 (BUFFD1)

    Added inst FE_PHC9752_inst_8 (CKBD1)

    Added inst FE_PHC9753_FE_OFN310_core_instance_array_out_82 (CKBD4)

    Added inst FE_PHC9754_inst_13 (CKBD0)

    Added inst FE_PHC9755_FE_OFN347_core_instance_array_out_23 (CKBD4)

    Added inst FE_PHC9756_inst_9 (BUFFD1)

    Added inst FE_PHC9757_DP_OP_1335J1_129_8403_n945 (CKBD4)

    Added inst FE_PHC9758_FE_OFN284_core_instance_array_out_123 (CKBD1)

    Added inst FE_PHC9759_FE_OFN293_core_instance_array_out_107 (CKBD1)

    Added inst FE_PHC9760_inst_10 (CKBD0)

    Added inst FE_PHC9761_FE_OFN283_core_instance_array_out_124 (BUFFD6)

    Added inst FE_PHC9762_FE_OFN321_core_instance_array_out_63 (BUFFD6)

    Added inst FE_PHC9763_FE_OFN305_core_instance_array_out_87 (CKBD1)

    Added inst FE_PHC9764_inst_11 (CKBD4)

    Added inst FE_PHC9765_inst_15 (CKBD0)

    Added inst FE_PHC9766_FE_OFN346_core_instance_array_out_24 (BUFFD8)

    Added inst FE_PHC9767_FE_OFN16239_core_instance_array_out_65 (CKBD1)

    Added inst FE_PHC9768_FE_OFN319_core_instance_array_out_66 (CKBD1)

    Added inst FE_PHC9769_FE_OCPN16894_core_instance_array_out_68 (CKBD1)

    Added inst FE_PHC9770_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC9771_FE_OFN344_core_instance_array_out_27 (CKBD1)

    Added inst FE_PHC9772_FE_OFN271_core_instance_array_out_140 (CKBD0)

    Added inst FE_PHC9773_DP_OP_1335J1_129_8403_n22 (CKBD0)

    Added inst FE_PHC9774_FE_OFN694_core_instance_kmem_instance_N240 (CKBD0)

    Added inst FE_PHC9775_n15046 (BUFFD1)

    Added inst FE_PHC9776_core_instance_psum_mem_instance_N272 (CKBD2)

    Added inst FE_PHC9777_FE_OFN692_core_instance_kmem_instance_N238 (CKBD0)

    Added inst FE_PHC9778_core_instance_psum_mem_instance_N264 (CKBD0)

    Added inst FE_PHC9779_FE_OFN153_core_instance_kmem_instance_N234 (CKBD0)

    Added inst FE_PHC9780_core_instance_mac_array_instance_col_idx_1__mac_col_inst_N34 (CKBD0)

    Added inst FE_PHC9781_FE_OFN142_core_instance_kmem_instance_N246 (CKBD0)

    Added inst FE_PHC9782_core_instance_qmem_instance_N105 (CKBD0)

    Added inst FE_PHC9783_FE_OFN146_core_instance_kmem_instance_N242 (CKBD0)

    Added inst FE_PHC9784_FE_OCPN17055_core_instance_array_out_141 (BUFFD1)

    Added inst FE_PHC9785_core_instance_kmem_instance_N109 (CKBD1)

    Added inst FE_PHC9786_FE_RN_18017_0 (CKBD1)

    Added inst FE_PHC9787_n15335 (BUFFD1)

    Added inst FE_PHC9788_core_instance_psum_mem_instance_N288 (BUFFD1)

    Added inst FE_PHC9789_n3882 (CKBD0)

    Added inst FE_PHC9790_FE_RN_3524_0 (CKBD2)

    Added inst FE_PHC9791_FE_OFN319_core_instance_array_out_66 (CKBD1)

    Added inst FE_PHC9792_core_instance_psum_mem_instance_N268 (BUFFD1)

    Added inst FE_PHC9793_n11700 (BUFFD1)

    Added inst FE_PHC9794_FE_OFN297_core_instance_array_out_103 (BUFFD1)

    Added inst FE_PHC9795_FE_OFN268_core_instance_array_out_143 (BUFFD1)

    Added inst FE_PHC9796_FE_OCPN16970_core_instance_array_out_144 (CKBD2)

    Added inst FE_PHC9797_FE_OCPN16894_core_instance_array_out_68 (CKBD1)

    Added inst FE_PHC9798_n11701 (BUFFD1)

    Added inst FE_PHC9799_FE_OFN344_core_instance_array_out_27 (CKBD1)

    Added inst FE_PHC9800_FE_OFN16239_core_instance_array_out_65 (CKBD0)

    Added inst FE_PHC9801_FE_OCPN17043_core_instance_array_out_142 (CKBD0)
    Committed inst FE_PHC9042_FE_OFN494_core_instance_array_out_20, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_OCPC6865_DP_OP_1332J1_126_8403_n823, resized cell CKBD1 -> cell BUFFD0
    Uncommitted inst FE_OCPC6865_DP_OP_1332J1_126_8403_n823, resized cell BUFFD0 -> cell CKBD1

    Added inst FE_PHC9802_FE_OCPN17055_core_instance_array_out_141 (CKBD0)

    Added inst FE_PHC9803_core_instance_psum_mem_instance_N276 (CKBD0)

    Added inst FE_PHC9804_n15319 (CKBD2)

    Added inst FE_PHC9805_n15220 (CKBD0)

    Added inst FE_PHC9806_FE_RN_4257_0 (BUFFD1)

    Added inst FE_PHC9807_core_instance_psum_mem_instance_N274 (BUFFD1)

    Added inst FE_PHC9808_FE_RN_9185_0 (BUFFD1)

    Added inst FE_PHC9809_FE_RN_4065_0 (CKBD1)

    Added inst FE_PHC9810_FE_OFN309_core_instance_array_out_83 (CKBD4)
    Committed inst FE_PHC9204_FE_RN_9184_0, resized cell CKBD1 -> cell BUFFD0
===========================================================================================
  Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2491
      TNS :    -295.0742
      #VP :         4086
      TNS+:      81.1431/102 improved (0.7955 per commit, 21.568%)
  Density :      94.241%
------------------------------------------------------------------------------------------
 100 buffer added (phase total 1560, total 1560)
 2 inst resized (phase total 14, total 14)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:07.1 real=0:00:07.0
 accumulated cpu=0:06:45 real=0:06:45 totSessionCpu=7:06:12 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 68.32 %
    there are 110 full evals passed out of 161 
===========================================================================================

Starting Phase 1 Step 2 Iter 8 ...

    Added inst FE_PHC9811_mem_in_33 (CKBD0)

    Added inst FE_PHC9812_mem_in_28 (CKBD0)

    Added inst FE_PHC9813_mem_in_38 (CKBD0)

    Added inst FE_PHC9814_mem_in_39 (CKBD0)

    Added inst FE_PHC9815_FE_OFN271_core_instance_array_out_140 (CKBD0)

    Added inst FE_PHC9816_mem_in_34 (CKBD0)

    Added inst FE_PHC9817_mem_in_32 (CKBD0)

    Added inst FE_PHC9818_mem_in_23 (CKBD0)

    Added inst FE_PHC9819_mem_in_26 (CKBD0)

    Added inst FE_PHC9820_mem_in_20 (BUFFD1)

    Added inst FE_PHC9821_FE_OFN692_core_instance_kmem_instance_N238 (CKBD0)

    Added inst FE_PHC9822_DP_OP_1335J1_129_8403_n22 (CKBD0)

    Added inst FE_PHC9823_mem_in_10 (CKBD0)

    Added inst FE_PHC9824_mem_in_19 (CKBD0)

    Added inst FE_PHC9825_mem_in_22 (CKBD0)

    Added inst FE_PHC9826_mem_in_18 (CKBD0)

    Added inst FE_PHC9827_mem_in_30 (CKBD0)

    Added inst FE_PHC9828_mem_in_41 (CKBD0)

    Added inst FE_PHC9829_FE_OFN494_core_instance_array_out_20 (CKBD1)

    Added inst FE_PHC9830_inst_1 (CKBD0)

    Added inst FE_PHC9831_mem_in_36 (CKBD0)

    Added inst FE_PHC9832_FE_OFN153_core_instance_kmem_instance_N234 (CKBD0)

    Added inst FE_PHC9833_mem_in_125 (CKBD0)

    Added inst FE_PHC9834_inst_0 (CKBD0)

    Added inst FE_PHC9835_mem_in_14 (CKBD0)

    Added inst FE_PHC9836_FE_OFN694_core_instance_kmem_instance_N240 (CKBD0)

    Added inst FE_PHC9837_FE_OFN293_core_instance_array_out_107 (CKBD1)

    Added inst FE_PHC9838_FE_RN_3524_0 (CKBD0)

    Added inst FE_PHC9839_FE_OCPN17055_core_instance_array_out_141 (CKBD1)

    Added inst FE_PHC9840_FE_RN_14564_0 (CKBD1)

    Added inst FE_PHC9841_DP_OP_1331J1_125_8403_n22 (CKBD1)

    Added inst FE_PHC9842_FE_OCPN16970_core_instance_array_out_144 (CKBD2)

    Added inst FE_PHC9843_reset (CKBD0)

    Added inst FE_PHC9844_FE_OFN297_core_instance_array_out_103 (CKBD0)

    Added inst FE_PHC9845_FE_OCPN16894_core_instance_array_out_68 (CKBD1)

    Added inst FE_PHC9846_FE_OFN296_core_instance_array_out_104 (CKBD0)

    Added inst FE_PHC9847_DP_OP_1333J1_127_8403_n22 (CKBD4)

    Added inst FE_PHC9848_FE_OFN305_core_instance_array_out_87 (CKBD1)

    Added inst FE_PHC9849_FE_OFN284_core_instance_array_out_123 (CKBD1)

    Added inst FE_PHC9850_FE_OFN268_core_instance_array_out_143 (BUFFD1)

    Added inst FE_PHC9851_inst_11 (CKBD0)

    Added inst FE_PHC9852_inst_10 (CKBD1)

    Added inst FE_PHC9853_FE_OFN298_core_instance_array_out_102 (BUFFD1)

    Added inst FE_PHC9854_inst_9 (BUFFD1)

    Added inst FE_PHC9855_FE_RN_4257_0 (CKBD1)

    Added inst FE_PHC9856_FE_OFN16239_core_instance_array_out_65 (CKBD1)

    Added inst FE_PHC9857_FE_OFN319_core_instance_array_out_66 (CKBD1)

    Added inst FE_PHC9858_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC9859_FE_OFN344_core_instance_array_out_27 (CKBD1)

    Added inst FE_PHC9860_FE_OCPN17043_core_instance_array_out_142 (CKBD6)

    Added inst FE_PHC9861_mem_in_20 (CKBD0)

    Added inst FE_PHC9862_mem_in_38 (CKBD0)

    Added inst FE_PHC9863_DP_OP_1333J1_127_8403_n22 (CKBD0)

    Added inst FE_PHC9864_core_instance_mac_array_instance_col_idx_1__mac_col_inst_N34 (CKBD0)

    Added inst FE_PHC9865_core_instance_mac_array_instance_col_idx_1__mac_col_inst_N35 (CKBD0)

    Added inst FE_PHC9866_FE_OCPN17043_core_instance_array_out_142 (CKBD2)

    Added inst FE_PHC9867_core_instance_psum_mem_instance_N290 (CKBD2)

    Added inst FE_PHC9868_core_instance_psum_mem_instance_N274 (CKBD0)

    Added inst FE_PHC9869_FE_OFN293_core_instance_array_out_107 (CKBD1)

    Added inst FE_PHC9870_n15220 (BUFFD1)

    Added inst FE_PHC9871_FE_OFN16239_core_instance_array_out_65 (CKBD1)

    Added inst FE_PHC9872_core_instance_psum_mem_instance_N266 (BUFFD1)

    Added inst FE_PHC9873_n15221 (BUFFD1)

    Added inst FE_PHC9874_n15249 (CKBD2)

    Added inst FE_PHC9875_FE_RN_4257_0 (CKBD0)

    Added inst FE_PHC9876_n11702 (BUFFD1)

    Added inst FE_PHC9877_n15326 (BUFFD1)

    Added inst FE_PHC9878_FE_OFN297_core_instance_array_out_103 (CKBD0)

    Added inst FE_PHC9879_n15228 (CKBD0)

    Added inst FE_PHC9880_FE_OFN16239_core_instance_array_out_65 (CKBD0)

    Added inst FE_PHC9881_FE_OFN310_core_instance_array_out_82 (CKBD4)

    Added inst FE_PHC9882_core_instance_psum_mem_instance_N284 (CKBD1)
    Committed inst FE_PHC9736_FE_OFN299_core_instance_array_out_101, resized cell BUFFD1 -> cell CKBD0

    Added inst FE_PHC9883_core_instance_psum_mem_instance_N272 (CKBD0)

    Added inst FE_PHC9884_n15319 (CKBD4)

    Added inst FE_PHC9885_core_instance_psum_mem_instance_N276 (BUFFD1)

    Added inst FE_PHC9886_n15209 (BUFFD3)

    Added inst FE_PHC9887_FE_OFN482_core_instance_psum_mem_instance_N268 (CKBD0)

    Added inst FE_PHC9888_FE_OFN16239_core_instance_array_out_65 (CKBD1)
    Committed inst FE_OFC4749_n14795, resized cell BUFFD1 -> cell CKBD0

    Added inst FE_PHC9889_core_instance_psum_mem_instance_N123 (CKBD0)

    Added inst FE_PHC9890_core_instance_psum_mem_instance_N124 (CKBD0)

    Added inst FE_PHC9891_core_instance_psum_mem_instance_N132 (CKBD0)

    Added inst FE_PHC9892_core_instance_psum_mem_instance_N125 (CKBD0)

    Added inst FE_PHC9893_core_instance_psum_mem_instance_N121 (CKBD0)

    Added inst FE_PHC9894_core_instance_psum_mem_instance_N126 (CKBD0)

    Added inst FE_PHC9895_core_instance_psum_mem_instance_N122 (CKBD0)

    Added inst FE_PHC9896_core_instance_psum_mem_instance_N294 (BUFFD1)
    Committed inst U21188, resized cell CKND2D1 -> cell ND2D0
    Committed inst U21355, resized cell AN4XD1 -> cell AN4D0
===========================================================================================
  Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2294
      TNS :    -246.7954
      #VP :         3724
      TNS+:      48.2788/90 improved (0.5364 per commit, 16.362%)
  Density :      94.288%
------------------------------------------------------------------------------------------
 86 buffer added (phase total 1646, total 1646)
 4 inst resized (phase total 18, total 18)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:06.3 real=0:00:06.0
 accumulated cpu=0:06:51 real=0:06:52 totSessionCpu=7:06:18 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 71.22 %
    there are 99 full evals passed out of 139 
===========================================================================================

Starting Phase 1 Step 2 Iter 9 ...

    Added inst FE_PHC9897_mem_in_33 (CKBD0)

    Added inst FE_PHC9898_mem_in_38 (CKBD0)

    Added inst FE_PHC9899_mem_in_32 (CKBD0)

    Added inst FE_PHC9900_mem_in_39 (CKBD0)

    Added inst FE_PHC9901_mem_in_28 (CKBD0)

    Added inst FE_PHC9902_mem_in_26 (CKBD0)

    Added inst FE_PHC9903_mem_in_23 (CKBD0)

    Added inst FE_PHC9904_mem_in_34 (BUFFD1)

    Added inst FE_PHC9905_mem_in_19 (CKBD0)

    Added inst FE_PHC9906_mem_in_22 (CKBD0)

    Added inst FE_PHC9907_FE_OFN692_core_instance_kmem_instance_N238 (CKBD0)

    Added inst FE_PHC9908_mem_in_30 (CKBD0)

    Added inst FE_PHC9909_mem_in_18 (CKBD0)

    Added inst FE_PHC9910_mem_in_20 (CKBD0)

    Added inst FE_PHC9911_mem_in_41 (CKBD0)

    Added inst FE_PHC9912_DP_OP_1335J1_129_8403_n22 (CKBD1)

    Added inst FE_PHC9913_inst_1 (CKBD0)

    Added inst FE_PHC9914_mem_in_10 (CKBD0)

    Added inst FE_PHC9915_FE_OFN271_core_instance_array_out_140 (CKBD0)

    Added inst FE_PHC9916_FE_OCPN17043_core_instance_array_out_142 (BUFFD1)

    Added inst FE_PHC9917_FE_RN_3524_0 (CKBD0)

    Added inst FE_PHC9918_inst_0 (BUFFD1)

    Added inst FE_PHC9919_DP_OP_1333J1_127_8403_n22 (CKBD2)

    Added inst FE_PHC9920_FE_OFN299_core_instance_array_out_101 (BUFFD1)

    Added inst FE_PHC9921_reset (CKBD0)

    Added inst FE_PHC9922_FE_OFN296_core_instance_array_out_104 (CKBD1)

    Added inst FE_PHC9923_FE_OFN316_core_instance_array_out_69 (BUFFD1)

    Added inst FE_PHC9924_FE_OFN297_core_instance_array_out_103 (CKBD1)

    Added inst FE_PHC9925_inst_9 (CKBD0)

    Added inst FE_PHC9926_FE_OCPN16970_core_instance_array_out_144 (CKBD4)

    Added inst FE_PHC9927_inst_11 (CKBD0)

    Added inst FE_PHC9928_FE_OFN293_core_instance_array_out_107 (CKBD4)

    Added inst FE_PHC9929_core_instance_array_out_82 (BUFFD8)

    Added inst FE_PHC9930_FE_OFN16239_core_instance_array_out_65 (CKBD1)

    Added inst FE_PHC9931_FE_OFN268_core_instance_array_out_143 (CKBD4)

    Added inst FE_PHC9932_FE_OFN344_core_instance_array_out_27 (CKBD1)

    Added inst FE_PHC9933_FE_OFN481_core_instance_psum_mem_instance_N270 (CKBD0)

    Added inst FE_PHC9934_core_instance_mac_array_instance_col_idx_1__mac_col_inst_N34 (CKBD0)

    Added inst FE_PHC9935_core_instance_mac_array_instance_col_idx_1__mac_col_inst_N35 (CKBD0)

    Added inst FE_PHC9936_n3882 (BUFFD1)

    Added inst FE_PHC9937_core_instance_psum_mem_instance_N272 (CKBD0)

    Added inst FE_PHC9938_core_instance_psum_mem_instance_N274 (CKBD0)

    Added inst FE_PHC9939_core_instance_psum_mem_instance_N290 (BUFFD1)

    Added inst FE_PHC9940_core_instance_psum_mem_instance_N294 (CKBD0)

    Added inst FE_PHC9941_FE_OCPN17043_core_instance_array_out_142 (CKBD2)

    Added inst FE_PHC9942_FE_OFN293_core_instance_array_out_107 (CKBD1)

    Added inst FE_PHC9943_n15249 (BUFFD1)

    Added inst FE_PHC9944_FE_OFN16239_core_instance_array_out_65 (CKBD1)

    Added inst FE_PHC9945_n15227 (BUFFD3)
    Committed inst FE_PHC9806_FE_RN_4257_0, resized cell BUFFD1 -> cell CKBD0
    Uncommitted inst FE_PHC9806_FE_RN_4257_0, resized cell CKBD0 -> cell BUFFD1

    Added inst FE_PHC9946_n14743 (CKBD0)

    Added inst FE_PHC9947_core_instance_psum_mem_instance_N280 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2097
      TNS :    -208.4738
      #VP :         3328
      TNS+:      38.3216/51 improved (0.7514 per commit, 15.528%)
  Density :      94.318%
------------------------------------------------------------------------------------------
 51 buffer added (phase total 1697, total 1697)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:05.2 real=0:00:05.0
 accumulated cpu=0:06:57 real=0:06:57 totSessionCpu=7:06:24 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 90.16 %
    there are 55 full evals passed out of 61 
===========================================================================================

Starting Phase 1 Step 2 Iter 10 ...

    Added inst FE_PHC9948_mem_in_34 (CKBD0)

    Added inst FE_PHC9949_mem_in_33 (CKBD0)

    Added inst FE_PHC9950_mem_in_32 (CKBD0)

    Added inst FE_PHC9951_mem_in_39 (BUFFD1)

    Added inst FE_PHC9952_mem_in_26 (CKBD0)

    Added inst FE_PHC9953_mem_in_28 (CKBD0)

    Added inst FE_PHC9954_mem_in_22 (CKBD0)

    Added inst FE_PHC9955_mem_in_20 (CKBD0)

    Added inst FE_PHC9956_mem_in_38 (CKBD0)

    Added inst FE_PHC9957_mem_in_19 (CKBD0)

    Added inst FE_PHC9958_mem_in_30 (CKBD0)

    Added inst FE_PHC9959_mem_in_18 (CKBD0)

    Added inst FE_PHC9960_mem_in_23 (CKBD0)

    Added inst FE_PHC9961_mem_in_41 (CKBD0)

    Added inst FE_PHC9962_inst_1 (CKBD0)

    Added inst FE_PHC9963_inst_0 (CKBD0)

    Added inst FE_PHC9964_FE_OCPN17043_core_instance_array_out_142 (CKBD2)

    Added inst FE_PHC9965_DP_OP_1333J1_127_8403_n22 (CKBD4)

    Added inst FE_PHC9966_DP_OP_1335J1_129_8403_n22 (CKBD1)

    Added inst FE_PHC9967_reset (CKBD0)

    Added inst FE_PHC9968_FE_OFN297_core_instance_array_out_103 (CKBD0)

    Added inst FE_PHC9969_FE_RN_4257_0 (CKBD1)

    Added inst FE_PHC9970_FE_OFN296_core_instance_array_out_104 (CKBD1)

    Added inst FE_PHC9971_inst_11 (CKBD0)

    Added inst FE_PHC9972_FE_OFN293_core_instance_array_out_107 (CKBD4)

    Added inst FE_PHC9973_core_instance_array_out_82 (CKBD4)

    Added inst FE_PHC9974_inst_9 (BUFFD1)

    Added inst FE_PHC9975_FE_OFN16239_core_instance_array_out_65 (CKBD1)

    Added inst FE_PHC9976_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC9977_FE_OFN439_core_instance_psum_mem_instance_N294 (CKBD0)

    Added inst FE_PHC9978_FE_OFN15520_n (CKBD0)

    Added inst FE_PHC9979_core_instance_mac_array_instance_col_idx_1__mac_col_inst_N34 (CKBD0)

    Added inst FE_PHC9980_core_instance_psum_mem_instance_N284 (CKBD0)

    Added inst FE_PHC9981_core_instance_psum_mem_instance_N272 (CKBD0)

    Added inst FE_PHC9982_core_instance_psum_mem_instance_N290 (CKBD0)

    Added inst FE_PHC9983_n3882 (BUFFD1)

    Added inst FE_PHC9984_DP_OP_1335J1_129_8403_n22 (CKBD1)

    Added inst FE_PHC9985_FE_OFN293_core_instance_array_out_107 (CKBD1)

    Added inst FE_PHC9986_FE_RN_3524_0 (BUFFD1)

    Added inst FE_PHC9987_n15227 (CKBD4)

    Added inst FE_PHC9988_n14813 (CKBD0)

    Added inst FE_PHC9989_core_instance_psum_mem_instance_N278 (BUFFD1)

    Added inst FE_PHC9990_FE_OFN16239_core_instance_array_out_65 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 10 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :    -173.2426
      #VP :         3045
      TNS+:      35.2312/43 improved (0.8193 per commit, 16.900%)
  Density :      94.342%
------------------------------------------------------------------------------------------
 43 buffer added (phase total 1740, total 1740)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:04.3 real=0:00:05.0
 accumulated cpu=0:07:01 real=0:07:01 totSessionCpu=7:06:28 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 96.23 %
    there are 51 full evals passed out of 53 
===========================================================================================

Starting Phase 1 Step 2 Iter 11 ...

    Added inst FE_PHC9991_mem_in_26 (CKBD0)

    Added inst FE_PHC9992_mem_in_34 (CKBD0)

    Added inst FE_PHC9993_mem_in_33 (CKBD0)

    Added inst FE_PHC9994_mem_in_28 (CKBD0)

    Added inst FE_PHC9995_mem_in_30 (CKBD0)

    Added inst FE_PHC9996_mem_in_19 (CKBD0)

    Added inst FE_PHC9997_mem_in_22 (CKBD0)

    Added inst FE_PHC9998_mem_in_39 (CKBD0)

    Added inst FE_PHC9999_mem_in_20 (CKBD0)

    Added inst FE_PHC10000_mem_in_18 (CKBD0)

    Added inst FE_PHC10001_inst_1 (CKBD1)

    Added inst FE_PHC10002_inst_0 (CKBD0)

    Added inst FE_PHC10003_reset (CKBD0)

    Added inst FE_PHC10004_FE_OFN296_core_instance_array_out_104 (BUFFD1)

    Added inst FE_PHC10005_DP_OP_1335J1_129_8403_n22 (CKBD4)

    Added inst FE_PHC10006_FE_OFN293_core_instance_array_out_107 (CKBD4)

    Added inst FE_PHC10007_FE_OFN297_core_instance_array_out_103 (CKBD4)

    Added inst FE_PHC10008_FE_OFN16239_core_instance_array_out_65 (CKBD1)

    Added inst FE_PHC10009_core_instance_psum_mem_instance_N272 (CKBD0)

    Added inst FE_PHC10010_FE_OFN293_core_instance_array_out_107 (BUFFD1)

    Added inst FE_PHC10011_FE_OFN16239_core_instance_array_out_65 (CKBD1)

    Added inst FE_PHC10012_FE_OFN297_core_instance_array_out_103 (CKBD0)
    Committed inst FE_PHC9964_FE_OCPN17043_core_instance_array_out_142, resized cell CKBD2 -> cell CKBD0
    Committed inst FE_PHC9984_DP_OP_1335J1_129_8403_n22, resized cell CKBD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 11 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :    -147.8429
      #VP :         2657
      TNS+:      25.3997/24 improved (1.0583 per commit, 14.661%)
  Density :      94.355%
------------------------------------------------------------------------------------------
 22 buffer added (phase total 1762, total 1762)
 2 inst resized (phase total 20, total 20)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:04.0 real=0:00:04.0
 accumulated cpu=0:07:05 real=0:07:05 totSessionCpu=7:06:32 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 80.65 %
    there are 25 full evals passed out of 31 
===========================================================================================

Starting Phase 1 Step 2 Iter 12 ...

    Added inst FE_PHC10013_mem_in_34 (CKBD0)

    Added inst FE_PHC10014_mem_in_26 (CKBD0)

    Added inst FE_PHC10015_mem_in_33 (CKBD0)

    Added inst FE_PHC10016_mem_in_30 (CKBD0)

    Added inst FE_PHC10017_inst_0 (CKBD0)

    Added inst FE_PHC10018_FE_RN_16438_0 (CKBD1)

    Added inst FE_PHC10019_reset (CKBD0)

    Added inst FE_PHC10020_DP_OP_1335J1_129_8403_n22 (CKBD4)

    Added inst FE_PHC10021_FE_OFN296_core_instance_array_out_104 (CKBD1)

    Added inst FE_PHC10022_FE_OCPN17043_core_instance_array_out_142 (BUFFD12)

    Added inst FE_PHC10023_FE_OFN293_core_instance_array_out_107 (CKBD1)

    Added inst FE_PHC10024_FE_OFN16239_core_instance_array_out_65 (CKBD1)

    Added inst FE_PHC10025_core_instance_psum_mem_instance_N272 (CKBD0)

    Added inst FE_PHC10026_FE_OFN293_core_instance_array_out_107 (CKBD1)

    Added inst FE_PHC10027_FE_RN_3524_0 (BUFFD1)

    Added inst FE_PHC10028_FE_OFN297_core_instance_array_out_103 (CKBD0)

    Added inst FE_PHC10029_FE_OFN297_core_instance_array_out_103 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 12 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :    -130.3742
      #VP :         2180
      TNS+:      17.4687/17 improved (1.0276 per commit, 11.816%)
  Density :      94.366%
------------------------------------------------------------------------------------------
 17 buffer added (phase total 1779, total 1779)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.5 real=0:00:03.0
 accumulated cpu=0:07:08 real=0:07:09 totSessionCpu=7:06:35 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 82.61 %
    there are 19 full evals passed out of 23 
===========================================================================================

Starting Phase 1 Step 2 Iter 13 ...

    Added inst FE_PHC10030_mem_in_26 (CKBD0)

    Added inst FE_PHC10031_mem_in_34 (CKBD0)

    Added inst FE_PHC10032_mem_in_33 (CKBD0)

    Added inst FE_PHC10033_FE_RN_1337_0 (CKBD1)

    Added inst FE_PHC10034_FE_OFN297_core_instance_array_out_103 (CKBD0)

    Added inst FE_PHC10035_FE_RN_3524_0 (CKBD1)

    Added inst FE_PHC10036_reset (CKBD0)

    Added inst FE_PHC10037_inst_0 (BUFFD1)

    Added inst FE_PHC10038_FE_OFN293_core_instance_array_out_107 (CKBD1)

    Added inst FE_PHC10039_core_instance_psum_mem_instance_N272 (CKBD0)

    Added inst FE_PHC10040_FE_OFN293_core_instance_array_out_107 (CKBD1)

    Added inst FE_PHC10041_FE_RN_3524_0 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 13 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :    -120.6879
      #VP :         1900
      TNS+:       9.6863/12 improved (0.8072 per commit, 7.430%)
  Density :      94.372%
------------------------------------------------------------------------------------------
 12 buffer added (phase total 1791, total 1791)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.7 real=0:00:04.0
 accumulated cpu=0:07:12 real=0:07:12 totSessionCpu=7:06:39 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 73.68 %
    there are 14 full evals passed out of 19 
===========================================================================================

Starting Phase 1 Step 2 Iter 14 ...

    Added inst FE_PHC10042_mem_in_26 (CKBD0)

    Added inst FE_PHC10043_mem_in_33 (CKBD0)

    Added inst FE_PHC10044_inst_0 (CKBD0)

    Added inst FE_PHC10045_FE_OFN297_core_instance_array_out_103 (CKBD1)

    Added inst FE_PHC10046_reset (CKBD0)

    Added inst FE_PHC10047_FE_OFN293_core_instance_array_out_107 (CKBD1)

    Added inst FE_PHC10048_core_instance_psum_mem_instance_N272 (CKBD0)
    Committed inst FE_PHC10033_FE_RN_1337_0, resized cell CKBD1 -> cell BUFFD0
===========================================================================================
  Phase 1 : Step 2 Iter 14 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :    -115.6428
      #VP :         1767
      TNS+:       5.0451/8 improved (0.6306 per commit, 4.180%)
  Density :      94.375%
------------------------------------------------------------------------------------------
 7 buffer added (phase total 1798, total 1798)
 1 inst resized (phase total 21, total 21)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.4 real=0:00:03.0
 accumulated cpu=0:07:16 real=0:07:16 totSessionCpu=7:06:42 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 90.00 %
    there are 9 full evals passed out of 10 
===========================================================================================

Starting Phase 1 Step 2 Iter 15 ...

    Added inst FE_PHC10049_mem_in_26 (CKBD0)

    Added inst FE_PHC10050_reset (CKBD0)

    Added inst FE_PHC10051_inst_0 (BUFFD1)

    Added inst FE_PHC10052_n11707 (CKBD0)

    Added inst FE_PHC10053_core_instance_psum_mem_instance_N272 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 15 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :    -109.6460
      #VP :         1614
      TNS+:       5.9968/5 improved (1.1994 per commit, 5.186%)
  Density :      94.378%
------------------------------------------------------------------------------------------
 5 buffer added (phase total 1803, total 1803)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.4 real=0:00:04.0
 accumulated cpu=0:07:19 real=0:07:19 totSessionCpu=7:06:46 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 50.00 %
    there are 5 full evals passed out of 10 
===========================================================================================

Starting Phase 1 Step 2 Iter 16 ...

    Added inst FE_PHC10054_mem_in_26 (CKBD0)

    Added inst FE_PHC10055_inst_0 (CKBD0)

    Added inst FE_PHC10056_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 16 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :    -107.1941
      #VP :         1550
      TNS+:       2.4519/3 improved (0.8173 per commit, 2.236%)
  Density :      94.379%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 1806, total 1806)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.2 real=0:00:03.0
 accumulated cpu=0:07:22 real=0:07:22 totSessionCpu=7:06:49 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 50.00 %
    there are 3 full evals passed out of 6 
===========================================================================================

Starting Phase 1 Step 2 Iter 17 ...

    Added inst FE_PHC10057_mem_in_26 (CKBD0)

    Added inst FE_PHC10058_inst_0 (CKBD0)

    Added inst FE_PHC10059_reset (CKBD0)

    Added inst FE_PHC10060_inst_0 (CKBD0)

    Added inst FE_PHC10061_reset (BUFFD12)
===========================================================================================
  Phase 1 : Step 2 Iter 17 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :    -105.7273
      #VP :         1466
      TNS+:       1.4668/5 improved (0.2934 per commit, 1.368%)
  Density :      94.384%
------------------------------------------------------------------------------------------
 5 buffer added (phase total 1811, total 1811)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.5 real=0:00:03.0
 accumulated cpu=0:07:26 real=0:07:26 totSessionCpu=7:06:53 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 33.33 %
    there are 6 full evals passed out of 18 
===========================================================================================

Starting Phase 1 Step 2 Iter 18 ...

    Added inst FE_PHC10062_n13668 (CKBD0)

    Added inst FE_PHC10063_mem_in_26 (CKBD0)

    Added inst FE_PHC10064_FE_OFN469_core_instance_psum_mem_instance_N276 (CKBD0)

    Added inst FE_PHC10065_reset (BUFFD12)

    Added inst FE_PHC10066_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 18 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :    -103.7703
      #VP :         1433
      TNS+:       1.9570/5 improved (0.3914 per commit, 1.851%)
  Density :      94.389%
------------------------------------------------------------------------------------------
 5 buffer added (phase total 1816, total 1816)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.4 real=0:00:04.0
 accumulated cpu=0:07:29 real=0:07:29 totSessionCpu=7:06:56 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 50.00 %
    there are 5 full evals passed out of 10 
===========================================================================================

Starting Phase 1 Step 2 Iter 19 ...

    Added inst FE_PHC10067_reset (CKBD0)

    Added inst FE_PHC10068_reset (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 19 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :    -103.4468
      #VP :         1423
      TNS+:       0.3235/2 improved (0.1618 per commit, 0.312%)
  Density :      94.390%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 1818, total 1818)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.4 real=0:00:03.0
 accumulated cpu=0:07:32 real=0:07:32 totSessionCpu=7:06:59 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 2 full evals passed out of 2 
===========================================================================================

Starting Phase 1 Step 2 Iter 20 ...

    Added inst FE_PHC10069_reset (CKBD0)

    Added inst FE_PHC10070_n11799 (CKBD0)

    Added inst FE_PHC10071_FE_OFN15856_reset (CKBD2)
===========================================================================================
  Phase 1 : Step 2 Iter 20 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :    -102.6126
      #VP :         1418
      TNS+:       0.8342/3 improved (0.2781 per commit, 0.806%)
  Density :      94.392%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 1821, total 1821)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.3 real=0:00:03.0
 accumulated cpu=0:07:36 real=0:07:36 totSessionCpu=7:07:03 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 57.14 %
    there are 4 full evals passed out of 7 
===========================================================================================

Starting Phase 1 Step 2 Iter 21 ...

    Added inst FE_PHC10072_reset (CKBD0)

    Added inst FE_PHC10073_FE_OFN15856_reset (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 21 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :    -101.4541
      #VP :         1418
      TNS+:       1.1585/2 improved (0.5793 per commit, 1.129%)
  Density :      94.393%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 1823, total 1823)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.2 real=0:00:04.0
 accumulated cpu=0:07:39 real=0:07:39 totSessionCpu=7:07:06 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 75.00 %
    there are 3 full evals passed out of 4 
===========================================================================================

Starting Phase 1 Step 2 Iter 22 ...

    Added inst FE_PHC10074_reset (CKBD1)

    Added inst FE_PHC10075_FE_OFN666_reset (BUFFD2)

    Added inst FE_PHC10076_FE_OFN15856_reset (CKBD2)
===========================================================================================
  Phase 1 : Step 2 Iter 22 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :    -101.2863
      #VP :         1401
      TNS+:       0.1678/3 improved (0.0559 per commit, 0.165%)
  Density :      94.395%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 1826, total 1826)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.2 real=0:00:03.0
 accumulated cpu=0:07:42 real=0:07:42 totSessionCpu=7:07:09 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 75.00 %
    there are 3 full evals passed out of 4 
===========================================================================================

Starting Phase 1 Step 2 Iter 23 ...

    Added inst FE_PHC10077_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 23 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :     -99.8703
      #VP :         1374
      TNS+:       1.4160/1 improved (1.4160 per commit, 1.398%)
  Density :      94.395%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 1827, total 1827)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.1 real=0:00:03.0
 accumulated cpu=0:07:45 real=0:07:45 totSessionCpu=7:07:12 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 1 Step 2 Iter 24 ...

    Added inst FE_PHC10078_reset (CKBD2)
===========================================================================================
  Phase 1 : Step 2 Iter 24 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :     -99.6700
      #VP :         1370
      TNS+:       0.2003/1 improved (0.2003 per commit, 0.201%)
  Density :      94.396%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 1828, total 1828)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.2 real=0:00:03.0
 accumulated cpu=0:07:48 real=0:07:48 totSessionCpu=7:07:15 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 40.00 %
    there are 2 full evals passed out of 5 
===========================================================================================

Starting Phase 1 Step 2 Iter 25 ...

    Added inst FE_PHC10079_FE_OFN666_reset (CKBD4)

    Added inst FE_PHC10080_FE_OFN16150_n (BUFFD2)

    Added inst FE_PHC10081_core_instance_mac_array_instance_col_idx_3__mac_col_inst_N35 (CKBD0)

    Added inst FE_PHC10082_core_instance_mac_array_instance_col_idx_6__mac_col_inst_N35 (CKBD0)

    Added inst FE_PHC10083_core_instance_mac_array_instance_col_idx_5__mac_col_inst_N34 (CKBD0)

    Added inst FE_PHC10084_core_instance_mac_array_instance_col_idx_4__mac_col_inst_N34 (CKBD0)

    Added inst FE_PHC10085_core_instance_mac_array_instance_col_idx_8__mac_col_inst_N36 (CKBD0)

    Added inst FE_PHC10086_FE_OFN15856_reset (CKBD0)
    Committed inst FE_OFC1337_n11798, resized cell INVD1 -> cell CKND0
===========================================================================================
  Phase 1 : Step 2 Iter 25 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :     -99.4609
      #VP :         1353
      TNS+:       0.2091/9 improved (0.0232 per commit, 0.210%)
  Density :      94.401%
------------------------------------------------------------------------------------------
 8 buffer added (phase total 1836, total 1836)
 1 inst resized (phase total 22, total 22)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.5 real=0:00:04.0
 accumulated cpu=0:07:52 real=0:07:52 totSessionCpu=7:07:19 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 90.91 %
    there are 10 full evals passed out of 11 
===========================================================================================

Starting Phase 1 Step 2 Iter 26 ...

    Added inst FE_PHC10087_core_instance_mac_array_instance_col_idx_8__mac_col_inst_N36 (CKBD0)

    Added inst FE_PHC10088_FE_OFN15856_reset (CKBD0)

    Added inst FE_PHC10089_n11799 (CKBD0)

    Added inst FE_PHC10090_n11801 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 26 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :     -99.3848
      #VP :         1350
      TNS+:       0.0761/4 improved (0.0190 per commit, 0.077%)
  Density :      94.403%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 1840, total 1840)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.2 real=0:00:03.0
 accumulated cpu=0:07:55 real=0:07:55 totSessionCpu=7:07:22 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 4 full evals passed out of 4 
===========================================================================================

Starting Phase 1 Step 2 Iter 27 ...

    Added inst FE_PHC10091_n11801 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 27 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :     -99.3616
      #VP :         1350
      TNS+:       0.0232/1 improved (0.0232 per commit, 0.023%)
  Density :      94.403%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 1841, total 1841)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.2 real=0:00:03.0
 accumulated cpu=0:07:58 real=0:07:58 totSessionCpu=7:07:25 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 1 Step 2 Iter 28 ...

    Added inst FE_PHC10092_n11801 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 28 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :     -99.3586
      #VP :         1349
      TNS+:       0.0030/1 improved (0.0030 per commit, 0.003%)
  Density :      94.404%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 1842, total 1842)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.2 real=0:00:03.0
 accumulated cpu=0:08:01 real=0:08:01 totSessionCpu=7:07:28 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 1 Step 2 Iter 29 ...
===========================================================================================
  Phase 1 : Step 2 Iter 29 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :     -99.3586
      #VP :         1349
  Density :      94.404%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 1842, total 1842)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.1 real=0:00:03.0
 accumulated cpu=0:08:05 real=0:08:05 totSessionCpu=7:07:32 mem=3458.8M
===========================================================================================


*info:    Total 1842 cells added for Phase I
*info:    Total 22 instances resized for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=3458.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=3458.8M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3458.8M

Phase II ......
Executing transform: AddBuffer
===========================================================================================
  Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2090
      TNS :     -99.3586
      #VP :         1349
  Density :      94.404%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:08:06 real=0:08:06 totSessionCpu=7:07:33 mem=3458.8M
===========================================================================================

Starting Phase 2 Step 1 Iter 1 ...

    Added inst FE_PHC10093_DP_OP_1334J1_128_8403_n394 (CKBD0)

    Added inst FE_PHC10094_DP_OP_1330J1_124_8403_n170 (CKBD0)

    Added inst FE_PHC10095_DP_OP_1332J1_126_8403_n233 (BUFFD1)

    Added inst FE_PHC10096_n3906 (BUFFD1)

    Added inst FE_PHC10097_FE_OCPN16970_core_instance_array_out_144 (BUFFD1)

    Added inst FE_PHC10098_FE_RN_14304_0 (CKBD1)

    Added inst FE_PHC10099_FE_OCPN16970_core_instance_array_out_144 (CKBD4)

    Added inst FE_PHC10100_n4758 (CKBD1)

    Added inst FE_PHC10101_FE_OFN15484_core_instance_array_out_145 (BUFFD2)

    Added inst FE_PHC10102_core_instance_array_out_147 (CKBD4)

    Added inst FE_PHC10103_FE_OCPN17904_FE_OFN332_core_instance_array_out_49 (BUFFD2)

    Added inst FE_PHC10104_FE_OFN321_core_instance_array_out_63 (CKBD4)

    Added inst FE_PHC10105_DP_OP_1332J1_126_8403_n822 (CKBD0)

    Added inst FE_PHC10106_FE_OFN264_core_instance_array_out_148 (CKBD4)

    Added inst FE_PHC10107_FE_OFN282_core_instance_array_out_125 (CKBD4)

    Added inst FE_PHC10108_core_instance_array_out_146 (BUFFD2)

    Added inst FE_PHC10109_FE_OFN281_core_instance_array_out_126 (CKBD4)

    Added inst FE_PHC10110_FE_OFN284_core_instance_array_out_123 (BUFFD3)

    Added inst FE_PHC10111_core_instance_array_out_46 (CKBD4)

    Added inst FE_PHC10112_FE_RN_14569_0 (CKBD1)

    Added inst FE_PHC10113_FE_OFN16253_core_instance_array_out_10 (CKBD4)

    Added inst FE_PHC10114_DP_OP_1332J1_126_8403_n171 (BUFFD1)

    Added inst FE_PHC10115_FE_OFN309_core_instance_array_out_83 (CKBD4)

    Added inst FE_PHC10116_FE_OCPN17572_core_instance_array_out_43 (CKBD4)

    Added inst FE_PHC10117_core_instance_array_out_44 (CKBD4)

    Added inst FE_PHC10118_FE_OFN346_core_instance_array_out_24 (CKBD4)

    Added inst FE_PHC10119_FE_OFN263_core_instance_array_out_149 (CKBD4)

    Added inst FE_PHC10120_FE_OFN357_core_instance_array_out_4 (BUFFD6)

    Added inst FE_PHC10121_FE_RN_423_0 (BUFFD1)

    Added inst FE_PHC10122_DP_OP_1329J1_123_8403_n31 (CKBD1)

    Added inst FE_PHC10123_core_instance_array_out_127 (BUFFD6)

    Added inst FE_PHC10124_FE_OFN15492_core_instance_array_out_32 (CKBD1)

    Added inst FE_PHC10125_core_instance_array_out_14 (BUFFD2)

    Added inst FE_PHC10126_DP_OP_1329J1_123_8403_n46 (CKBD1)

    Added inst FE_PHC10127_FE_OFN320_core_instance_array_out_64 (CKBD12)

    Added inst FE_PHC10128_FE_OCPN16692_core_instance_array_out_15 (CKBD4)

    Added inst FE_PHC10129_FE_OFN15616_core_instance_array_out_73 (BUFFD1)

    Added inst FE_PHC10130_FE_OFN16239_core_instance_array_out_65 (CKBD8)

    Added inst FE_PHC10131_FE_OFN319_core_instance_array_out_66 (CKBD4)

    Added inst FE_PHC10132_FE_OFN314_core_instance_array_out_74 (BUFFD1)

    Added inst FE_PHC10133_FE_RN_4249_0 (CKBD1)

    Added inst FE_PHC10134_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_71 (BUFFD2)

    Added inst FE_PHC10135_core_instance_array_out_5 (CKBD4)

    Added inst FE_PHC10136_FE_RN_15049_0 (CKBD1)

    Added inst FE_PHC10137_FE_RN_3890_0 (BUFFD1)

    Added inst FE_PHC10138_FE_OFN16248_core_instance_array_out_33 (BUFFD6)

    Added inst FE_PHC10139_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_64 (CKBD2)

    Added inst FE_PHC10140_FE_OFN334_core_instance_array_out_47 (CKBD4)

    Added inst FE_PHC10141_core_instance_array_out_48 (BUFFD3)

    Added inst FE_PHC10142_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_126 (BUFFD1)

    Added inst FE_PHC10143_DP_OP_1335J1_129_8403_n30 (BUFFD1)

    Added inst FE_PHC10144_core_instance_array_out_45 (CKBD4)

    Added inst FE_PHC10145_core_instance_mac_array_instance_q_temp_839 (CKBD4)

    Added inst FE_PHC10146_FE_OFN312_core_instance_array_out_77 (CKBD1)

    Added inst FE_PHC10147_n3881 (CKBD1)

    Added inst FE_PHC10148_n3800 (BUFFD1)

    Added inst FE_PHC10149_n10837 (CKBD0)

    Added inst FE_PHC10150_FE_OCPN17861_FE_RN_13280_0 (BUFFD1)

    Added inst FE_PHC10151_FE_OCPN16894_core_instance_array_out_68 (CKBD4)

    Added inst FE_PHC10152_n5761 (BUFFD1)

    Added inst FE_PHC10153_FE_RN_3697_0 (CKBD2)

    Added inst FE_PHC10154_FE_RN_3598_0 (CKBD2)

    Added inst FE_PHC10155_n15387 (CKBD1)

    Added inst FE_PHC10156_FE_RN_3755_0 (CKBD2)

    Added inst FE_PHC10157_DP_OP_1335J1_129_8403_n171 (CKBD2)

    Added inst FE_PHC10158_FE_RN_3758_0 (CKBD2)

    Added inst FE_PHC10159_DP_OP_1335J1_129_8403_n46 (BUFFD1)

    Added inst FE_PHC10160_FE_OFN316_core_instance_array_out_69 (BUFFD3)

    Added inst FE_PHC10161_FE_OFN344_core_instance_array_out_27 (BUFFD6)

    Added inst FE_PHC10162_FE_OFN16258_core_instance_array_out_12 (CKBD4)

    Added inst FE_PHC10163_FE_OFN345_core_instance_array_out_26 (CKBD6)

    Added inst FE_PHC10164_FE_OFN342_core_instance_array_out_29 (CKBD6)

    Added inst FE_PHC10165_FE_OFN315_core_instance_array_out_70 (BUFFD12)

    Added inst FE_PHC10166_FE_OFN15477_core_instance_array_out_30 (CKBD4)

    Added inst FE_PHC10167_FE_OFN15613_core_instance_array_out_71 (BUFFD12)

    Added inst FE_PHC10168_FE_RN_4071_0 (CKBD1)

    Added inst FE_PHC10169_FE_RN_1626_0 (CKBD1)

    Added inst FE_PHC10170_FE_OFN16239_core_instance_array_out_65 (CKBD1)

    Added inst FE_PHC10171_FE_OCPN16894_core_instance_array_out_68 (BUFFD1)

    Added inst FE_PHC10172_n3792 (BUFFD1)

    Added inst FE_PHC10173_FE_OFN309_core_instance_array_out_83 (CKBD1)

    Added inst FE_PHC10174_FE_OFN345_core_instance_array_out_26 (CKBD1)

    Added inst FE_PHC10175_FE_OFN344_core_instance_array_out_27 (CKBD1)

    Added inst FE_PHC10176_FE_RN_4079_0 (CKBD1)

    Added inst FE_PHC10177_FE_OFN319_core_instance_array_out_66 (CKBD1)

    Added inst FE_PHC10178_FE_RN_11144_0 (BUFFD1)

    Added inst FE_PHC10179_FE_OFN329_core_instance_array_out_52 (CKBD4)

    Added inst FE_PHC10180_FE_OCPN16894_core_instance_array_out_68 (CKBD1)

    Added inst FE_PHC10181_FE_RN_3796_0 (CKBD1)

    Added inst FE_PHC10182_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC10183_n8819 (BUFFD1)

    Added inst FE_PHC10184_core_instance_array_out_127 (CKBD2)

    Added inst FE_PHC10185_FE_OFN333_core_instance_array_out_48 (BUFFD2)

    Added inst FE_PHC10186_FE_OFN334_core_instance_array_out_47 (CKBD1)

    Added inst FE_PHC10187_FE_OFN328_core_instance_array_out_53 (CKBD1)

    Added inst FE_PHC10188_FE_OFN278_core_instance_array_out_129 (CKBD4)

    Added inst FE_PHC10189_n3869 (BUFFD1)

    Added inst FE_PHC10190_FE_OCPN17852_FE_OFN325_core_instance_array_out_56 (BUFFD3)

    Added inst FE_PHC10191_DP_OP_1333J1_127_8403_n26 (BUFFD1)

    Added inst FE_PHC10192_FE_OFN326_core_instance_array_out_55 (BUFFD6)

    Added inst FE_PHC10193_core_instance_array_out_86 (CKBD4)

    Added inst FE_PHC10194_FE_OFN350_core_instance_array_out_18 (BUFFD1)

    Added inst FE_PHC10195_DP_OP_1333J1_127_8403_n823 (CKBD4)

    Added inst FE_PHC10196_core_instance_array_out_85 (CKBD2)

    Added inst FE_PHC10197_n3830 (CKBD1)

    Added inst FE_PHC10198_DP_OP_1333J1_127_8403_n31 (BUFFD1)

    Added inst FE_PHC10199_FE_RN_11017_0 (BUFFD1)

    Added inst FE_PHC10200_FE_RN_16676_0 (CKBD1)

    Added inst FE_PHC10201_DP_OP_1333J1_127_8403_n30 (BUFFD1)

    Added inst FE_PHC10202_FE_OFN16255_core_instance_array_out_35 (CKBD4)

    Added inst FE_PHC10203_DP_OP_1333J1_127_8403_n47 (BUFFD1)

    Added inst FE_PHC10204_FE_OCPN8069_FE_OFN15508_core_instance_array_out_37 (CKBD4)

    Added inst FE_PHC10205_FE_RN_3567_0 (BUFFD1)

    Added inst FE_PHC10206_FE_RN_3757_0 (CKBD2)

    Added inst FE_PHC10207_FE_OFN15510_core_instance_array_out_137 (CKBD1)

    Added inst FE_PHC10208_FE_RN_3565_0 (CKBD2)

    Added inst FE_PHC10209_n3777 (BUFFD1)

    Added inst FE_PHC10210_FE_RN_3463_0 (CKBD2)

    Added inst FE_PHC10211_FE_OCPN17855_n15392 (BUFFD3)

    Added inst FE_PHC10212_FE_OFN277_core_instance_array_out_130 (CKBD4)

    Added inst FE_PHC10213_FE_OFN327_core_instance_array_out_54 (CKBD4)

    Added inst FE_PHC10214_FE_OFN15538_n15388 (CKBD1)

    Added inst FE_PHC10215_FE_OFN15548_core_instance_array_out_57 (BUFFD16)

    Added inst FE_PHC10216_FE_RN_4069_0 (CKBD1)

    Added inst FE_PHC10217_core_instance_array_out_86 (BUFFD1)

    Added inst FE_PHC10218_FE_RN_4032_0 (CKBD1)

    Added inst FE_PHC10219_n3869 (CKBD1)

    Added inst FE_PHC10220_FE_OFN297_core_instance_array_out_103 (CKBD1)

    Added inst FE_PHC10221_FE_OFN297_core_instance_array_out_103 (CKBD4)

    Added inst FE_PHC10222_FE_OFN15526_core_instance_array_out_151 (CKBD4)

    Added inst FE_PHC10223_FE_OFN279_core_instance_array_out_128 (BUFFD6)

    Added inst FE_PHC10224_FE_OFN294_core_instance_array_out_106 (CKBD4)

    Added inst FE_PHC10225_FE_OFN15524_core_instance_array_out_150 (CKBD4)

    Added inst FE_PHC10226_FE_OFN292_core_instance_array_out_108 (CKBD12)

    Added inst FE_PHC10227_n8815 (BUFFD1)

    Added inst FE_PHC10228_FE_OFN295_core_instance_array_out_105 (CKBD4)

    Added inst FE_PHC10229_FE_OFN15603_core_instance_array_out_111 (BUFFD8)

    Added inst FE_PHC10230_FE_OFN15585_core_instance_array_out_110 (BUFFD8)

    Added inst FE_PHC10231_FE_OFN293_core_instance_array_out_107 (BUFFD12)

    Added inst FE_PHC10232_FE_OFN305_core_instance_array_out_87 (BUFFD6)

    Added inst FE_PHC10233_FE_OFN296_core_instance_array_out_104 (BUFFD8)

    Added inst FE_PHC10234_FE_OCPN17543_core_instance_array_out_153 (CKBD4)

    Added inst FE_PHC10235_FE_OFN15564_core_instance_array_out_155 (CKBD4)

    Added inst FE_PHC10236_FE_OFN15460_core_instance_array_out_157 (CKBD4)

    Added inst FE_PHC10237_FE_OFN303_core_instance_array_out_89 (BUFFD6)

    Added inst FE_PHC10238_n3870 (BUFFD1)

    Added inst FE_PHC10239_FE_OCPN16844_core_instance_array_out_109 (CKBD4)

    Added inst FE_PHC10240_n3867 (BUFFD1)

    Added inst FE_PHC10241_FE_OFN262_core_instance_array_out_154 (CKBD4)

    Added inst FE_PHC10242_FE_OCPN17584_n9827 (BUFFD1)

    Added inst FE_PHC10243_FE_RN_4033_0 (BUFFD1)

    Added inst FE_PHC10244_core_instance_array_out_152 (CKBD4)

    Added inst FE_PHC10245_FE_RN_4034_0 (CKBD2)

    Added inst FE_PHC10246_FE_RN_3807_0 (CKBD2)

    Added inst FE_PHC10247_FE_OFN304_core_instance_array_out_88 (BUFFD3)

    Added inst FE_PHC10248_n9826 (CKBD2)

    Added inst FE_PHC10249_FE_OFN1540_core_instance_array_out_158 (BUFFD3)

    Added inst FE_PHC10250_n3805 (BUFFD6)

    Added inst FE_PHC10251_FE_OFN293_core_instance_array_out_107 (CKBD1)

    Added inst FE_PHC10252_FE_OFN296_core_instance_array_out_104 (CKBD1)

    Added inst FE_PHC10253_core_instance_array_out_90 (CKBD1)

    Added inst FE_PHC10254_FE_OFN294_core_instance_array_out_106 (BUFFD1)

    Added inst FE_PHC10255_FE_OFN303_core_instance_array_out_89 (BUFFD1)

    Added inst FE_PHC10256_FE_OFN15524_core_instance_array_out_150 (CKBD1)

    Added inst FE_PHC10257_FE_OCPN16844_core_instance_array_out_109 (CKBD1)

    Added inst FE_PHC10258_FE_OCPN7378_core_instance_array_out_113 (CKBD4)

    Added inst FE_PHC10259_FE_OFN15565_core_instance_array_out_91 (CKBD4)

    Added inst FE_PHC10260_FE_OFN289_core_instance_array_out_114 (BUFFD12)

    Added inst FE_PHC10261_core_instance_array_out_156 (BUFFD6)

    Added inst FE_PHC10262_FE_RN_18887_0 (CKBD1)

    Added inst FE_PHC10263_FE_OFN290_core_instance_array_out_112 (CKBD4)

    Added inst FE_PHC10264_FE_OFN1539_n3902 (CKBD1)

    Added inst FE_PHC10265_n9823 (BUFFD1)

    Added inst FE_PHC10266_core_instance_array_out_92 (CKBD4)

    Added inst FE_PHC10267_FE_OFN15541_core_instance_array_out_94 (CKBD4)

    Added inst FE_PHC10268_FE_OFN15607_core_instance_array_out_118 (CKBD4)

    Added inst FE_PHC10269_n3890 (BUFFD6)
===========================================================================================
  Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1970
      TNS :     -71.5242
      #VP :         1124
      TNS+:      27.8344/177 improved (0.1573 per commit, 28.014%)
  Density :      94.564%
------------------------------------------------------------------------------------------
 177 buffer added (phase total 177, total 2019)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:08.5 real=0:00:09.0
 accumulated cpu=0:08:15 real=0:08:15 totSessionCpu=7:07:42 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 93.43 %
    there are 185 full evals passed out of 198 
===========================================================================================

Starting Phase 2 Step 1 Iter 2 ...

    Added inst FE_PHC10270_core_instance_array_out_44 (CKBD4)

    Added inst FE_PHC10271_core_instance_array_out_146 (BUFFD1)

    Added inst FE_PHC10272_FE_RN_717_0 (CKBD1)

    Added inst FE_PHC10273_FE_RN_248_0 (BUFFD1)

    Added inst FE_PHC10274_FE_RN_1662_0 (CKBD1)

    Added inst FE_PHC10275_FE_OCPN17572_core_instance_array_out_43 (CKBD4)

    Added inst FE_PHC10276_FE_OFN321_core_instance_array_out_63 (CKBD4)

    Added inst FE_PHC10277_FE_RN_1623_0 (CKBD1)

    Added inst FE_PHC10278_DP_OP_1332J1_126_8403_n232 (BUFFD1)

    Added inst FE_PHC10279_core_instance_array_out_46 (CKBD4)

    Added inst FE_PHC10280_FE_OCPN7823_FE_RN_3799_0 (BUFFD1)

    Added inst FE_PHC10281_DP_OP_1333J1_127_8403_n115 (CKBD0)

    Added inst FE_PHC10282_FE_OCPN16970_core_instance_array_out_144 (CKBD1)

    Added inst FE_PHC10283_FE_OFN282_core_instance_array_out_125 (CKBD4)

    Added inst FE_PHC10284_FE_OFN15484_core_instance_array_out_145 (BUFFD2)

    Added inst FE_PHC10285_FE_OFN316_core_instance_array_out_69 (BUFFD3)

    Added inst FE_PHC10286_FE_OCPN17904_FE_OFN332_core_instance_array_out_49 (BUFFD2)

    Added inst FE_PHC10287_FE_RN_4067_0 (CKBD1)

    Added inst FE_PHC10288_n10839 (CKBD1)

    Added inst FE_PHC10289_DP_OP_1333J1_127_8403_n76 (CKBD1)

    Added inst FE_PHC10290_DP_OP_1333J1_127_8403_n171 (CKBD1)

    Added inst FE_PHC10291_FE_RN_4060_0 (CKBD1)

    Added inst FE_PHC10292_FE_OFN16253_core_instance_array_out_10 (CKBD4)

    Added inst FE_PHC10293_DP_OP_1335J1_129_8403_n115 (CKBD1)

    Added inst FE_PHC10294_FE_OFN328_core_instance_array_out_53 (CKBD1)

    Added inst FE_PHC10295_FE_OFN309_core_instance_array_out_83 (CKBD4)

    Added inst FE_PHC10296_FE_RN_9187_0 (CKBD1)

    Added inst FE_PHC10297_FE_RN_1625_0 (CKBD1)

    Added inst FE_PHC10298_DP_OP_1333J1_127_8403_n30 (BUFFD1)

    Added inst FE_PHC10299_FE_RN_5781_0 (CKBD1)

    Added inst FE_PHC10300_FE_OFN278_core_instance_array_out_129 (CKBD4)

    Added inst FE_PHC10301_FE_RN_4032_0 (CKBD1)

    Added inst FE_PHC10302_core_instance_array_out_86 (CKBD1)

    Added inst FE_PHC10303_DP_OP_1334J1_128_8403_n22 (BUFFD1)

    Added inst FE_PHC10304_FE_RN_4034_0 (CKBD1)

    Added inst FE_PHC10305_core_instance_array_out_127 (CKBD4)

    Added inst FE_PHC10306_FE_OFN15548_core_instance_array_out_57 (CKBD2)

    Added inst FE_PHC10307_n3884 (BUFFD1)

    Added inst FE_PHC10308_DP_OP_1335J1_129_8403_n76 (CKBD1)

    Added inst FE_PHC10309_FE_OCPN17852_FE_OFN325_core_instance_array_out_56 (BUFFD3)

    Added inst FE_PHC10310_FE_OFN305_core_instance_array_out_87 (CKBD4)

    Added inst FE_PHC10311_FE_OFN326_core_instance_array_out_55 (BUFFD6)

    Added inst FE_PHC10312_core_instance_array_out_14 (BUFFD2)

    Added inst FE_PHC10313_n3792 (BUFFD1)

    Added inst FE_PHC10314_FE_OCPN16692_core_instance_array_out_15 (CKBD4)

    Added inst FE_PHC10315_FE_OFN15616_core_instance_array_out_73 (CKBD1)

    Added inst FE_PHC10316_FE_OFN16239_core_instance_array_out_65 (CKBD8)

    Added inst FE_PHC10317_FE_OFN334_core_instance_array_out_47 (CKBD4)

    Added inst FE_PHC10318_FE_OFN319_core_instance_array_out_66 (CKBD4)

    Added inst FE_PHC10319_FE_RN_3563_0 (BUFFD1)

    Added inst FE_PHC10320_FE_OFN303_core_instance_array_out_89 (BUFFD6)

    Added inst FE_PHC10321_core_instance_array_out_85 (CKBD2)

    Added inst FE_PHC10322_DP_OP_1333J1_127_8403_n26 (CKBD0)

    Added inst FE_PHC10323_FE_OFN314_core_instance_array_out_74 (BUFFD1)

    Added inst FE_PHC10324_FE_OFN16248_core_instance_array_out_33 (BUFFD6)

    Added inst FE_PHC10325_DP_OP_1333J1_127_8403_n46 (CKBD0)

    Added inst FE_PHC10326_DP_OP_1335J1_129_8403_n232 (CKBD0)

    Added inst FE_PHC10327_core_instance_array_out_45 (BUFFD2)

    Added inst FE_PHC10328_core_instance_array_out_48 (BUFFD3)

    Added inst FE_PHC10329_DP_OP_1335J1_129_8403_n26 (BUFFD1)

    Added inst FE_PHC10330_DP_OP_1333J1_127_8403_n25 (CKBD2)

    Added inst FE_PHC10331_FE_RN_6561_0 (CKBD0)

    Added inst FE_PHC10332_n3881 (CKBD1)

    Added inst FE_PHC10333_FE_OFN16255_core_instance_array_out_35 (CKBD4)

    Added inst FE_PHC10334_FE_RN_4055_0 (CKBD0)

    Added inst FE_PHC10335_FE_OFN304_core_instance_array_out_88 (CKBD4)

    Added inst FE_PHC10336_DP_OP_1333J1_127_8403_n822 (CKBD1)

    Added inst FE_PHC10337_DP_OP_1335J1_129_8403_n75 (CKBD0)

    Added inst FE_PHC10338_FE_OCPN16894_core_instance_array_out_68 (BUFFD3)

    Added inst FE_PHC10339_FE_OCPN8069_FE_OFN15508_core_instance_array_out_37 (BUFFD2)

    Added inst FE_PHC10340_FE_RN_3890_0 (CKBD2)

    Added inst FE_PHC10341_FE_OCPN17861_FE_RN_13280_0 (BUFFD1)

    Added inst FE_PHC10342_FE_OFN344_core_instance_array_out_27 (BUFFD6)

    Added inst FE_PHC10343_FE_OFN345_core_instance_array_out_26 (CKBD4)

    Added inst FE_PHC10344_FE_OFN16258_core_instance_array_out_12 (CKBD4)

    Added inst FE_PHC10345_FE_OFN277_core_instance_array_out_130 (CKBD4)

    Added inst FE_PHC10346_FE_OFN342_core_instance_array_out_29 (BUFFD6)

    Added inst FE_PHC10347_FE_OFN315_core_instance_array_out_70 (CKBD4)

    Added inst FE_PHC10348_FE_OFN15492_core_instance_array_out_32 (CKBD1)

    Added inst FE_PHC10349_FE_OFN327_core_instance_array_out_54 (CKBD4)

    Added inst FE_PHC10350_FE_OFN15477_core_instance_array_out_30 (CKBD4)

    Added inst FE_PHC10351_FE_OFN15613_core_instance_array_out_71 (BUFFD8)

    Added inst FE_PHC10352_n3830 (CKBD1)

    Added inst FE_PHC10353_FE_OFN312_core_instance_array_out_77 (CKBD1)

    Added inst FE_PHC10354_FE_OFN350_core_instance_array_out_18 (CKBD1)

    Added inst FE_PHC10355_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC10356_FE_RN_718_0 (CKBD1)

    Added inst FE_PHC10357_FE_OFN305_core_instance_array_out_87 (CKBD1)

    Added inst FE_PHC10358_FE_OCPN16894_core_instance_array_out_68 (CKBD1)

    Added inst FE_PHC10359_FE_OFN309_core_instance_array_out_83 (CKBD1)

    Added inst FE_PHC10360_FE_RN_211_0 (BUFFD1)

    Added inst FE_PHC10361_core_instance_array_out_147 (CKBD4)

    Added inst FE_PHC10362_FE_OFN292_core_instance_array_out_108 (CKBD4)

    Added inst FE_PHC10363_FE_OFN264_core_instance_array_out_148 (CKBD4)

    Added inst FE_PHC10364_FE_RN_3791_0 (CKBD1)

    Added inst FE_PHC10365_FE_OFN344_core_instance_array_out_27 (CKBD1)

    Added inst FE_PHC10366_FE_OFN303_core_instance_array_out_89 (CKBD1)

    Added inst FE_PHC10367_FE_OFN345_core_instance_array_out_26 (CKBD1)

    Added inst FE_PHC10368_FE_OFN319_core_instance_array_out_66 (CKBD1)

    Added inst FE_PHC10369_n3793 (CKBD1)

    Added inst FE_PHC10370_FE_OFN329_core_instance_array_out_52 (CKBD4)

    Added inst FE_PHC10371_FE_OFN16239_core_instance_array_out_65 (BUFFD1)

    Added inst FE_PHC10372_FE_RN_3679_0 (BUFFD1)

    Added inst FE_PHC10373_core_instance_array_out_127 (CKBD2)

    Added inst FE_PHC10374_FE_OFN293_core_instance_array_out_107 (BUFFD12)

    Added inst FE_PHC10375_n3896 (BUFFD1)

    Added inst FE_PHC10376_FE_RN_18425_0 (CKBD1)

    Added inst FE_PHC10377_FE_OFN334_core_instance_array_out_47 (CKBD1)

    Added inst FE_PHC10378_FE_OFN294_core_instance_array_out_106 (CKBD4)

    Added inst FE_PHC10379_FE_RN_4071_0 (CKBD1)

    Added inst FE_PHC10380_FE_OFN333_core_instance_array_out_48 (BUFFD2)

    Added inst FE_PHC10381_n3795 (BUFFD1)

    Added inst FE_PHC10382_n3869 (BUFFD1)

    Added inst FE_PHC10383_FE_OFN279_core_instance_array_out_128 (CKBD4)

    Added inst FE_PHC10384_FE_RN_4073_0 (CKBD1)

    Added inst FE_PHC10385_FE_RN_3598_0 (CKBD1)

    Added inst FE_PHC10386_FE_RN_4079_0 (CKBD1)

    Added inst FE_PHC10387_n3870 (BUFFD1)

    Added inst FE_PHC10388_FE_OCPN17709_FE_OFN350_core_instance_array_out_18 (CKBD2)

    Added inst FE_PHC10389_FE_OCPN16844_core_instance_array_out_109 (CKBD4)

    Added inst FE_PHC10390_FE_RN_4137_0 (BUFFD1)

    Added inst FE_PHC10391_n3881 (CKBD1)

    Added inst FE_PHC10392_n15390 (BUFFD1)

    Added inst FE_PHC10393_n15387 (CKBD0)

    Added inst FE_PHC10394_n10836 (CKBD0)

    Added inst FE_PHC10395_FE_RN_3697_0 (CKBD0)

    Added inst FE_PHC10396_core_instance_array_out_92 (CKBD4)

    Added inst FE_PHC10397_FE_OFN1539_n3902 (CKBD1)

    Added inst FE_PHC10398_FE_OFN15541_core_instance_array_out_94 (BUFFD6)

    Added inst FE_PHC10399_n9822 (BUFFD1)

    Added inst FE_PHC10400_FE_OFN293_core_instance_array_out_107 (CKBD1)

    Added inst FE_PHC10401_FE_OFN281_core_instance_array_out_126 (CKBD4)

    Added inst FE_PHC10402_FE_OCPN16844_core_instance_array_out_109 (CKBD1)

    Added inst FE_PHC10403_core_instance_array_out_90 (CKBD1)

    Added inst FE_PHC10404_FE_OFN263_core_instance_array_out_149 (CKBD4)

    Added inst FE_PHC10405_FE_RN_20021_0 (BUFFD1)

    Added inst FE_PHC10406_FE_OFN15526_core_instance_array_out_151 (CKBD4)

    Added inst FE_PHC10407_FE_OFN15524_core_instance_array_out_150 (CKBD4)

    Added inst FE_PHC10408_FE_RN_4259_0 (CKBD1)

    Added inst FE_PHC10409_FE_OFN289_core_instance_array_out_114 (CKBD4)

    Added inst FE_PHC10410_FE_RN_4277_0 (BUFFD1)

    Added inst FE_PHC10411_FE_RN_17204_0 (CKBD2)

    Added inst FE_PHC10412_FE_OCPN7378_core_instance_array_out_113 (CKBD4)

    Added inst FE_PHC10413_FE_OCPN17543_core_instance_array_out_153 (CKBD4)

    Added inst FE_PHC10414_FE_OFN15564_core_instance_array_out_155 (CKBD4)

    Added inst FE_PHC10415_FE_OFN262_core_instance_array_out_154 (CKBD4)

    Added inst FE_PHC10416_FE_OFN15510_core_instance_array_out_137 (CKBD1)

    Added inst FE_PHC10417_FE_OFN15607_core_instance_array_out_118 (CKBD4)

    Added inst FE_PHC10418_core_instance_array_out_152 (CKBD4)

    Added inst FE_PHC10419_FE_OFN15576_core_instance_array_out_115 (BUFFD12)

    Added inst FE_PHC10420_FE_OFN1540_core_instance_array_out_158 (CKBD1)

    Added inst FE_PHC10421_FE_OFN288_core_instance_array_out_116 (BUFFD12)

    Added inst FE_PHC10422_n3805 (CKBD4)

    Added inst FE_PHC10423_FE_OFN15603_core_instance_array_out_111 (CKBD2)

    Added inst FE_PHC10424_FE_OFN15565_core_instance_array_out_91 (CKBD1)

    Added inst FE_PHC10425_FE_OFN15585_core_instance_array_out_110 (BUFFD8)

    Added inst FE_PHC10426_core_instance_array_out_156 (BUFFD6)

    Added inst FE_PHC10427_FE_OFN15460_core_instance_array_out_157 (CKBD4)

    Added inst FE_PHC10428_FE_OFN15538_n15388 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 2 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1971
      TNS :     -46.7151
      #VP :          963
      TNS+:      24.8091/159 improved (0.1560 per commit, 34.686%)
  Density :      94.692%
------------------------------------------------------------------------------------------
 159 buffer added (phase total 336, total 2178)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:06.5 real=0:00:06.0
 accumulated cpu=0:08:21 real=0:08:21 totSessionCpu=7:07:48 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 88.65 %
    there are 164 full evals passed out of 185 
===========================================================================================

Starting Phase 2 Step 1 Iter 3 ...

    Added inst FE_PHC10429_FE_OFN264_core_instance_array_out_148 (CKBD1)

    Added inst FE_PHC10430_FE_RN_18130_0 (CKBD1)

    Added inst FE_PHC10431_core_instance_array_out_146 (BUFFD1)

    Added inst FE_PHC10432_core_instance_array_out_146 (CKBD2)

    Added inst FE_PHC10433_core_instance_array_out_44 (CKBD2)

    Added inst FE_PHC10434_core_instance_array_out_147 (CKBD4)

    Added inst FE_PHC10435_FE_OFN15484_core_instance_array_out_145 (BUFFD2)

    Added inst FE_PHC10436_FE_RN_3795_0 (CKBD1)

    Added inst FE_PHC10437_FE_OFN16253_core_instance_array_out_10 (CKBD4)

    Added inst FE_PHC10438_FE_RN_722_0 (CKBD1)

    Added inst FE_PHC10439_FE_RN_2089_0 (CKBD1)

    Added inst FE_PHC10440_core_instance_array_out_86 (BUFFD1)

    Added inst FE_PHC10441_FE_RN_4257_0 (CKBD1)

    Added inst FE_PHC10442_DP_OP_1332J1_126_8403_n394 (BUFFD1)

    Added inst FE_PHC10443_FE_OFN278_core_instance_array_out_129 (CKBD4)

    Added inst FE_PHC10444_FE_RN_1623_0 (CKBD1)

    Added inst FE_PHC10445_DP_OP_1330J1_124_8403_n595 (CKBD4)

    Added inst FE_PHC10446_FE_OFN16239_core_instance_array_out_65 (CKBD1)

    Added inst FE_PHC10447_FE_OFN282_core_instance_array_out_125 (CKBD2)

    Added inst FE_PHC10448_FE_OFN16239_core_instance_array_out_65 (CKBD0)

    Added inst FE_PHC10449_FE_OCPN6540_FE_RN_3758_0 (CKBD1)

    Added inst FE_PHC10450_core_instance_array_out_14 (BUFFD2)

    Added inst FE_PHC10451_FE_OCPN16692_core_instance_array_out_15 (BUFFD3)

    Added inst FE_PHC10452_FE_RN_3697_0 (BUFFD1)

    Added inst FE_PHC10453_n3895 (BUFFD1)

    Added inst FE_PHC10454_core_instance_array_out_127 (CKBD4)

    Added inst FE_PHC10455_DP_OP_1335J1_129_8403_n25 (CKBD2)

    Added inst FE_PHC10456_FE_OFN15616_core_instance_array_out_73 (BUFFD1)

    Added inst FE_PHC10457_FE_OFN16248_core_instance_array_out_33 (CKBD4)

    Added inst FE_PHC10458_FE_RN_3890_0 (BUFFD1)

    Added inst FE_PHC10459_FE_OFN319_core_instance_array_out_66 (CKBD4)

    Added inst FE_PHC10460_FE_OCPN16894_core_instance_array_out_68 (CKBD0)

    Added inst FE_PHC10461_FE_OFN314_core_instance_array_out_74 (CKBD2)

    Added inst FE_PHC10462_n3879 (BUFFD1)

    Added inst FE_PHC10463_core_instance_array_out_45 (BUFFD2)

    Added inst FE_PHC10464_DP_OP_1335J1_129_8403_n394 (CKBD0)

    Added inst FE_PHC10465_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_15 (CKBD1)

    Added inst FE_PHC10466_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC10467_core_instance_array_out_85 (CKBD4)

    Added inst FE_PHC10468_FE_OFN16255_core_instance_array_out_35 (CKBD4)

    Added inst FE_PHC10469_FE_OCPN17861_FE_RN_13280_0 (CKBD0)

    Added inst FE_PHC10470_FE_OCPN8069_FE_OFN15508_core_instance_array_out_37 (BUFFD2)

    Added inst FE_PHC10471_FE_OFN15510_core_instance_array_out_137 (CKBD1)

    Added inst FE_PHC10472_FE_OFN16258_core_instance_array_out_12 (CKBD4)

    Added inst FE_PHC10473_FE_OFN344_core_instance_array_out_27 (CKBD4)

    Added inst FE_PHC10474_FE_OFN345_core_instance_array_out_26 (CKBD4)

    Added inst FE_PHC10475_FE_OFN277_core_instance_array_out_130 (CKBD4)

    Added inst FE_PHC10476_FE_OFN342_core_instance_array_out_29 (BUFFD6)

    Added inst FE_PHC10477_FE_OFN315_core_instance_array_out_70 (CKBD4)

    Added inst FE_PHC10478_FE_OFN15492_core_instance_array_out_32 (CKBD2)

    Added inst FE_PHC10479_n3830 (CKBD1)

    Added inst FE_PHC10480_FE_OFN312_core_instance_array_out_77 (CKBD1)

    Added inst FE_PHC10481_FE_OFN350_core_instance_array_out_18 (CKBD1)

    Added inst FE_PHC10482_FE_OFN15477_core_instance_array_out_30 (CKBD4)

    Added inst FE_PHC10483_FE_OFN15613_core_instance_array_out_71 (CKBD12)

    Added inst FE_PHC10484_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC10485_core_instance_array_out_46 (BUFFD6)

    Added inst FE_PHC10486_FE_OFN292_core_instance_array_out_108 (CKBD1)

    Added inst FE_PHC10487_FE_OCPN16894_core_instance_array_out_68 (BUFFD1)

    Added inst FE_PHC10488_FE_RN_2326_0 (BUFFD1)

    Added inst FE_PHC10489_FE_RN_3462_0 (BUFFD1)

    Added inst FE_PHC10490_core_instance_array_out_127 (CKBD1)

    Added inst FE_PHC10491_FE_OCPN17904_FE_OFN332_core_instance_array_out_49 (CKBD2)

    Added inst FE_PHC10492_FE_RN_4046_0 (CKBD1)

    Added inst FE_PHC10493_FE_OFN15548_core_instance_array_out_57 (CKBD1)

    Added inst FE_PHC10494_FE_OFN328_core_instance_array_out_53 (BUFFD1)

    Added inst FE_PHC10495_FE_RN_3792_0 (CKBD1)

    Added inst FE_PHC10496_FE_OFN329_core_instance_array_out_52 (CKBD4)

    Added inst FE_PHC10497_DP_OP_1333J1_127_8403_n76 (BUFFD1)

    Added inst FE_PHC10498_FE_OFN293_core_instance_array_out_107 (CKBD8)

    Added inst FE_PHC10499_FE_OCPN17852_FE_OFN325_core_instance_array_out_56 (CKBD2)

    Added inst FE_PHC10500_FE_RN_3682_0 (CKBD2)

    Added inst FE_PHC10501_FE_OFN326_core_instance_array_out_55 (CKBD4)

    Added inst FE_PHC10502_FE_OFN15603_core_instance_array_out_111 (CKBD1)

    Added inst FE_PHC10503_FE_OFN305_core_instance_array_out_87 (CKBD4)

    Added inst FE_PHC10504_n3794 (CKBD1)

    Added inst FE_PHC10505_FE_OFN15524_core_instance_array_out_150 (CKBD4)

    Added inst FE_PHC10506_FE_OFN279_core_instance_array_out_128 (CKBD2)

    Added inst FE_PHC10507_DP_OP_1333J1_127_8403_n25 (CKBD1)

    Added inst FE_PHC10508_FE_OFN334_core_instance_array_out_47 (BUFFD6)

    Added inst FE_PHC10509_FE_OFN312_core_instance_array_out_77 (CKBD1)

    Added inst FE_PHC10510_FE_RN_3674_0 (CKBD2)

    Added inst FE_PHC10511_FE_OFN303_core_instance_array_out_89 (CKBD4)

    Added inst FE_PHC10512_FE_OCPN16844_core_instance_array_out_109 (CKBD4)

    Added inst FE_PHC10513_FE_OCPN17709_FE_OFN350_core_instance_array_out_18 (CKBD2)

    Added inst FE_PHC10514_FE_OFN15541_core_instance_array_out_94 (CKBD2)

    Added inst FE_PHC10515_FE_OCPN17543_core_instance_array_out_153 (CKBD4)

    Added inst FE_PHC10516_core_instance_array_out_156 (CKBD4)

    Added inst FE_PHC10517_FE_OFN15564_core_instance_array_out_155 (CKBD4)

    Added inst FE_PHC10518_FE_OFN15460_core_instance_array_out_157 (CKBD4)

    Added inst FE_PHC10519_FE_OFN262_core_instance_array_out_154 (CKBD4)

    Added inst FE_PHC10520_FE_OFN290_core_instance_array_out_112 (CKBD1)

    Added inst FE_PHC10521_FE_OCPN17855_n15392 (CKBD4)

    Added inst FE_PHC10522_core_instance_array_out_152 (CKBD2)

    Added inst FE_PHC10523_FE_OFN1540_core_instance_array_out_158 (CKBD1)

    Added inst FE_PHC10524_n3805 (CKBD4)

    Added inst FE_PHC10525_FE_OFN15538_n15388 (CKBD0)

    Added inst FE_PHC10526_core_instance_array_out_92 (CKBD4)

    Added inst FE_PHC10527_FE_OFN327_core_instance_array_out_54 (CKBD4)

    Added inst FE_PHC10528_FE_OFN1539_n3902 (CKBD1)

    Added inst FE_PHC10529_FE_OFN293_core_instance_array_out_107 (CKBD2)

    Added inst FE_PHC10530_FE_OFN303_core_instance_array_out_89 (CKBD1)

    Added inst FE_PHC10531_FE_OCPN16844_core_instance_array_out_109 (CKBD1)

    Added inst FE_PHC10532_n3874 (BUFFD1)

    Added inst FE_PHC10533_FE_OFN15585_core_instance_array_out_110 (CKBD2)

    Added inst FE_PHC10534_core_instance_array_out_90 (CKBD1)

    Added inst FE_PHC10535_FE_OFN263_core_instance_array_out_149 (CKBD4)

    Added inst FE_PHC10536_n3887 (BUFFD1)

    Added inst FE_PHC10537_FE_OFN15526_core_instance_array_out_151 (CKBD4)

    Added inst FE_PHC10538_FE_OFN289_core_instance_array_out_114 (BUFFD12)

    Added inst FE_PHC10539_FE_OFN15576_core_instance_array_out_115 (CKBD4)

    Added inst FE_PHC10540_FE_OFN288_core_instance_array_out_116 (CKBD4)

    Added inst FE_PHC10541_n3881 (CKBD1)

    Added inst FE_PHC10542_core_instance_array_out_113 (CKBD2)

    Added inst FE_PHC10543_n3881 (CKBD1)

    Added inst FE_PHC10544_FE_OFN15607_core_instance_array_out_118 (CKBD4)

    Added inst FE_PHC10545_FE_OFN15582_core_instance_array_out_117 (BUFFD12)
===========================================================================================
  Phase 2 : Step 1 Iter 3 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1971
      TNS :     -30.4192
      #VP :          718
      TNS+:      16.2959/117 improved (0.1393 per commit, 34.884%)
  Density :      94.789%
------------------------------------------------------------------------------------------
 117 buffer added (phase total 453, total 2295)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:05.6 real=0:00:06.0
 accumulated cpu=0:08:27 real=0:08:27 totSessionCpu=7:07:54 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 96.18 %
    there are 126 full evals passed out of 131 
===========================================================================================

Starting Phase 2 Step 1 Iter 4 ...

    Added inst FE_PHC10546_FE_OFN16253_core_instance_array_out_10 (CKBD2)

    Added inst FE_PHC10547_FE_OFN264_core_instance_array_out_148 (BUFFD3)

    Added inst FE_PHC10548_core_instance_array_out_146 (BUFFD1)

    Added inst FE_PHC10549_core_instance_array_out_146 (BUFFD1)

    Added inst FE_PHC10550_DP_OP_1334J1_128_8403_n43 (CKBD1)

    Added inst FE_PHC10551_core_instance_array_out_147 (CKBD4)

    Added inst FE_PHC10552_FE_RN_877_0 (CKBD1)

    Added inst FE_PHC10553_FE_OFN292_core_instance_array_out_108 (CKBD1)

    Added inst FE_PHC10554_FE_OCPN17904_FE_OFN332_core_instance_array_out_49 (CKBD2)

    Added inst FE_PHC10555_FE_OFN329_core_instance_array_out_52 (CKBD4)

    Added inst FE_PHC10556_FE_OFN15484_core_instance_array_out_145 (CKBD4)

    Added inst FE_PHC10557_DP_OP_1332J1_126_8403_n22 (BUFFD2)

    Added inst FE_PHC10558_FE_OFN328_core_instance_array_out_53 (BUFFD1)

    Added inst FE_PHC10559_FE_RN_3795_0 (CKBD1)

    Added inst FE_PHC10560_FE_OFN293_core_instance_array_out_107 (BUFFD1)

    Added inst FE_PHC10561_FE_OCPN16692_core_instance_array_out_15 (CKBD0)

    Added inst FE_PHC10562_FE_OFN15477_core_instance_array_out_30 (CKBD2)

    Added inst FE_PHC10563_FE_OFN15585_core_instance_array_out_110 (CKBD2)

    Added inst FE_PHC10564_FE_OFN263_core_instance_array_out_149 (CKBD4)

    Added inst FE_PHC10565_DP_OP_1335J1_129_8403_n25 (BUFFD1)

    Added inst FE_PHC10566_FE_OFN15603_core_instance_array_out_111 (CKBD1)

    Added inst FE_PHC10567_FE_OFN326_core_instance_array_out_55 (CKBD4)

    Added inst FE_PHC10568_FE_RN_3754_0 (CKBD1)

    Added inst FE_PHC10569_core_instance_array_out_14 (BUFFD1)

    Added inst FE_PHC10570_core_instance_array_out_152 (BUFFD1)

    Added inst FE_PHC10571_FE_OFN279_core_instance_array_out_128 (CKBD0)

    Added inst FE_PHC10572_FE_OFN303_core_instance_array_out_89 (CKBD0)

    Added inst FE_PHC10573_FE_OCPN17852_FE_OFN325_core_instance_array_out_56 (BUFFD2)

    Added inst FE_PHC10574_FE_OFN15613_core_instance_array_out_71 (CKBD4)

    Added inst FE_PHC10575_FE_OFN312_core_instance_array_out_77 (CKBD1)

    Added inst FE_PHC10576_FE_OFN15616_core_instance_array_out_73 (CKBD0)

    Added inst FE_PHC10577_core_instance_array_out_48 (CKBD2)

    Added inst FE_PHC10578_core_instance_array_out_113 (BUFFD1)

    Added inst FE_PHC10579_FE_OFN15541_core_instance_array_out_94 (CKBD1)

    Added inst FE_PHC10580_FE_OFN289_core_instance_array_out_114 (BUFFD1)

    Added inst FE_PHC10581_DP_OP_1329J1_123_8403_n22 (BUFFD1)

    Added inst FE_PHC10582_core_instance_array_out_127 (CKBD2)

    Added inst FE_PHC10583_FE_RN_3697_0 (CKBD1)

    Added inst FE_PHC10584_n3793 (CKBD1)

    Added inst FE_PHC10585_FE_OCPN16894_core_instance_array_out_68 (CKBD1)

    Added inst FE_PHC10586_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC10587_FE_OFN314_core_instance_array_out_74 (CKBD2)

    Added inst FE_PHC10588_FE_OFN16248_core_instance_array_out_33 (CKBD4)

    Added inst FE_PHC10589_core_instance_array_out_45 (BUFFD2)

    Added inst FE_PHC10590_FE_OFN16255_core_instance_array_out_35 (BUFFD6)

    Added inst FE_PHC10591_FE_OCPN16844_core_instance_array_out_109 (CKBD2)

    Added inst FE_PHC10592_FE_OCPN17861_FE_RN_13280_0 (CKBD1)

    Added inst FE_PHC10593_FE_OCPN17543_core_instance_array_out_153 (BUFFD6)

    Added inst FE_PHC10594_n3881 (CKBD1)

    Added inst FE_PHC10595_FE_OFN16258_core_instance_array_out_12 (CKBD4)

    Added inst FE_PHC10596_FE_OFN288_core_instance_array_out_116 (CKBD4)

    Added inst FE_PHC10597_FE_OFN15492_core_instance_array_out_32 (CKBD1)

    Added inst FE_PHC10598_FE_OFN342_core_instance_array_out_29 (BUFFD6)

    Added inst FE_PHC10599_core_instance_array_out_92 (CKBD4)

    Added inst FE_PHC10600_FE_OFN315_core_instance_array_out_70 (CKBD4)

    Added inst FE_PHC10601_FE_OFN15548_core_instance_array_out_57 (CKBD1)

    Added inst FE_PHC10602_FE_OFN327_core_instance_array_out_54 (CKBD4)

    Added inst FE_PHC10603_FE_OFN350_core_instance_array_out_18 (CKBD4)

    Added inst FE_PHC10604_DP_OP_1332J1_126_8403_n22 (BUFFD1)

    Added inst FE_PHC10605_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC10606_FE_OFN264_core_instance_array_out_148 (CKBD1)

    Added inst FE_PHC10607_FE_OCPN16894_core_instance_array_out_68 (CKBD2)

    Added inst FE_PHC10608_FE_OCPN17906_core_instance_array_out_32 (BUFFD1)

    Added inst FE_PHC10609_FE_OCPN16844_core_instance_array_out_109 (CKBD1)

    Added inst FE_PHC10610_FE_OFN278_core_instance_array_out_129 (CKBD4)

    Added inst FE_PHC10611_FE_OFN1540_core_instance_array_out_158 (CKBD1)

    Added inst FE_PHC10612_n3830 (BUFFD1)

    Added inst FE_PHC10613_FE_RN_4257_0 (CKBD1)

    Added inst FE_PHC10614_n3901 (BUFFD1)

    Added inst FE_PHC10615_FE_OFN15524_core_instance_array_out_150 (CKBD4)

    Added inst FE_PHC10616_n3805 (BUFFD3)

    Added inst FE_PHC10617_FE_OCPN17740_n3881 (CKBD4)

    Added inst FE_PHC10618_FE_OCPN17709_FE_OFN350_core_instance_array_out_18 (CKBD2)

    Added inst FE_PHC10619_FE_OFN15564_core_instance_array_out_155 (CKBD4)

    Added inst FE_PHC10620_core_instance_array_out_156 (CKBD4)

    Added inst FE_PHC10621_FE_OFN15460_core_instance_array_out_157 (CKBD4)

    Added inst FE_PHC10622_FE_OCPN8069_FE_OFN15508_core_instance_array_out_37 (BUFFD2)

    Added inst FE_PHC10623_FE_OFN262_core_instance_array_out_154 (CKBD4)

    Added inst FE_PHC10624_FE_OFN1540_core_instance_array_out_158 (CKBD1)

    Added inst FE_PHC10625_FE_RN_418_0 (CKBD1)

    Added inst FE_PHC10626_FE_RN_425_0 (CKBD1)

    Added inst FE_PHC10627_n3830 (BUFFD1)

    Added inst FE_PHC10628_FE_OFN15510_core_instance_array_out_137 (CKBD1)

    Added inst FE_PHC10629_FE_OCPN17855_n15392 (CKBD4)

    Added inst FE_PHC10630_FE_OFN15538_n15388 (CKBD0)

    Added inst FE_PHC10631_FE_OFN1539_n3902 (CKBD1)

    Added inst FE_PHC10632_FE_OFN1539_n3902 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 4 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1969
      TNS :     -18.7740
      #VP :          534
      TNS+:      11.6452/87 improved (0.1339 per commit, 38.282%)
  Density :      94.852%
------------------------------------------------------------------------------------------
 87 buffer added (phase total 540, total 2382)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:04.6 real=0:00:04.0
 accumulated cpu=0:08:32 real=0:08:32 totSessionCpu=7:07:59 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 94.00 %
    there are 94 full evals passed out of 100 
===========================================================================================

Starting Phase 2 Step 1 Iter 5 ...

    Added inst FE_PHC10633_DP_OP_1328J1_122_8403_n22 (CKBD1)

    Added inst FE_PHC10634_FE_OFN16253_core_instance_array_out_10 (CKBD2)

    Added inst FE_PHC10635_FE_OFN15484_core_instance_array_out_145 (BUFFD1)

    Added inst FE_PHC10636_core_instance_array_out_146 (BUFFD1)

    Added inst FE_PHC10637_FE_OCPN17904_FE_OFN332_core_instance_array_out_49 (BUFFD1)

    Added inst FE_PHC10638_DP_OP_1335J1_129_8403_n247 (CKBD1)

    Added inst FE_PHC10639_FE_OFN15477_core_instance_array_out_30 (CKBD1)

    Added inst FE_PHC10640_core_instance_array_out_146 (BUFFD1)

    Added inst FE_PHC10641_DP_OP_1329J1_123_8403_n22 (CKBD1)

    Added inst FE_PHC10642_FE_OFN264_core_instance_array_out_148 (BUFFD6)

    Added inst FE_PHC10643_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC10644_FE_OFN15492_core_instance_array_out_32 (CKBD1)

    Added inst FE_PHC10645_FE_OFN329_core_instance_array_out_52 (CKBD4)

    Added inst FE_PHC10646_core_instance_array_out_147 (BUFFD8)

    Added inst FE_PHC10647_FE_OCPN16844_core_instance_array_out_109 (CKBD2)

    Added inst FE_PHC10648_FE_RN_815_0 (CKBD2)

    Added inst FE_PHC10649_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_127 (CKBD1)

    Added inst FE_PHC10650_FE_OFN328_core_instance_array_out_53 (BUFFD1)

    Added inst FE_PHC10651_n3879 (CKBD0)

    Added inst FE_PHC10652_FE_OFN15613_core_instance_array_out_71 (CKBD2)

    Added inst FE_PHC10653_core_instance_array_out_14 (CKBD1)

    Added inst FE_PHC10654_FE_OCPN16692_core_instance_array_out_15 (BUFFD1)

    Added inst FE_PHC10655_FE_OFN15585_core_instance_array_out_110 (BUFFD1)

    Added inst FE_PHC10656_FE_OFN293_core_instance_array_out_107 (CKBD1)

    Added inst FE_PHC10657_FE_OFN15603_core_instance_array_out_111 (CKBD1)

    Added inst FE_PHC10658_FE_OCPN6512_DP_OP_1334J1_128_8403_n310 (CKBD1)

    Added inst FE_PHC10659_FE_OCPN16894_core_instance_array_out_68 (CKBD0)

    Added inst FE_PHC10660_FE_OFN15616_core_instance_array_out_73 (CKBD1)

    Added inst FE_PHC10661_n10844 (CKBD1)

    Added inst FE_PHC10662_FE_OFN326_core_instance_array_out_55 (CKBD4)

    Added inst FE_PHC10663_FE_OCPN17852_FE_OFN325_core_instance_array_out_56 (CKBD2)

    Added inst FE_PHC10664_FE_OFN15616_core_instance_array_out_73 (CKBD1)

    Added inst FE_PHC10665_FE_RN_3813_0 (BUFFD1)

    Added inst FE_PHC10666_FE_OFN16248_core_instance_array_out_33 (CKBD2)

    Added inst FE_PHC10667_FE_OFN16255_core_instance_array_out_35 (CKBD2)

    Added inst FE_PHC10668_FE_OFN289_core_instance_array_out_114 (BUFFD12)

    Added inst FE_PHC10669_FE_OFN314_core_instance_array_out_74 (CKBD4)

    Added inst FE_PHC10670_FE_OCPN17861_FE_RN_13280_0 (CKBD1)

    Added inst FE_PHC10671_core_instance_array_out_45 (BUFFD2)

    Added inst FE_PHC10672_FE_OFN15510_core_instance_array_out_137 (CKBD1)

    Added inst FE_PHC10673_FE_OFN288_core_instance_array_out_116 (CKBD2)

    Added inst FE_PHC10674_FE_OFN327_core_instance_array_out_54 (CKBD1)

    Added inst FE_PHC10675_FE_OFN15548_core_instance_array_out_57 (CKBD1)

    Added inst FE_PHC10676_FE_OFN16258_core_instance_array_out_12 (CKBD4)

    Added inst FE_PHC10677_FE_OFN315_core_instance_array_out_70 (CKBD4)

    Added inst FE_PHC10678_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC10679_FE_OFN16253_core_instance_array_out_10 (CKBD2)

    Added inst FE_PHC10680_FE_OCPN16844_core_instance_array_out_109 (CKBD1)

    Added inst FE_PHC10681_FE_RN_42_0 (CKBD1)

    Added inst FE_PHC10682_DP_OP_1332J1_126_8403_n27 (CKBD1)

    Added inst FE_PHC10683_DP_OP_1335J1_129_8403_n172 (CKBD0)

    Added inst FE_PHC10684_FE_RN_3795_0 (CKBD1)

    Added inst FE_PHC10685_FE_OFN303_core_instance_array_out_89 (CKBD1)

    Added inst FE_PHC10686_FE_OCPN17861_FE_RN_13280_0 (CKBD2)

    Added inst FE_PHC10687_FE_OCPN8069_FE_OFN15508_core_instance_array_out_37 (CKBD4)

    Added inst FE_PHC10688_FE_OFN15541_core_instance_array_out_94 (CKBD1)

    Added inst FE_PHC10689_n3830 (CKBD1)

    Added inst FE_PHC10690_FE_OFN312_core_instance_array_out_77 (CKBD1)

    Added inst FE_PHC10691_core_instance_array_out_92 (BUFFD6)

    Added inst FE_PHC10692_FE_OFN1540_core_instance_array_out_158 (BUFFD1)

    Added inst FE_PHC10693_n3830 (CKBD1)

    Added inst FE_PHC10694_FE_OFN312_core_instance_array_out_77 (CKBD1)

    Added inst FE_PHC10695_FE_OCPN17543_core_instance_array_out_153 (CKBD1)

    Added inst FE_PHC10696_n3805 (CKBD2)

    Added inst FE_PHC10697_core_instance_array_out_152 (CKBD0)

    Added inst FE_PHC10698_FE_OCPN17709_FE_OFN350_core_instance_array_out_18 (CKBD2)

    Added inst FE_PHC10699_FE_OFN262_core_instance_array_out_154 (CKBD4)

    Added inst FE_PHC10700_n3881 (CKBD1)

    Added inst FE_PHC10701_FE_OFN1539_n3902 (CKBD1)

    Added inst FE_PHC10702_FE_OFN1539_n3902 (CKBD1)

    Added inst FE_PHC10703_FE_OCPN17740_n3881 (BUFFD3)
===========================================================================================
  Phase 2 : Step 1 Iter 5 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1969
      TNS :     -11.8847
      #VP :          361
      TNS+:       6.8893/71 improved (0.0970 per commit, 36.696%)
  Density :      94.901%
------------------------------------------------------------------------------------------
 71 buffer added (phase total 611, total 2453)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.9 real=0:00:04.0
 accumulated cpu=0:08:36 real=0:08:35 totSessionCpu=7:08:02 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 94.05 %
    there are 79 full evals passed out of 84 
===========================================================================================

Starting Phase 2 Step 1 Iter 6 ...

    Added inst FE_PHC10704_core_instance_mac_array_instance_q_temp_583 (CKBD0)

    Added inst FE_PHC10705_FE_OFN15477_core_instance_array_out_30 (CKBD1)

    Added inst FE_PHC10706_FE_OCPN17904_FE_OFN332_core_instance_array_out_49 (CKBD2)

    Added inst FE_PHC10707_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_55 (BUFFD1)

    Added inst FE_PHC10708_FE_OCPN17904_FE_OFN332_core_instance_array_out_49 (BUFFD1)

    Added inst FE_PHC10709_core_instance_array_out_146 (CKBD2)

    Added inst FE_PHC10710_FE_OFN15492_core_instance_array_out_32 (CKBD1)

    Added inst FE_PHC10711_FE_OFN329_core_instance_array_out_52 (CKBD1)

    Added inst FE_PHC10712_core_instance_mac_array_instance_col_idx_4__mac_col_inst_key_q_23 (CKBD1)

    Added inst FE_PHC10713_FE_OFN16253_core_instance_array_out_10 (CKBD4)

    Added inst FE_PHC10714_core_instance_array_out_14 (BUFFD1)

    Added inst FE_PHC10715_DP_OP_1335J1_129_8403_n493 (CKBD1)

    Added inst FE_PHC10716_FE_OCPN17543_core_instance_array_out_153 (CKBD1)

    Added inst FE_PHC10717_FE_OCPN7454_DP_OP_1333J1_127_8403_n232 (CKBD1)

    Added inst FE_PHC10718_FE_OCPN17906_core_instance_array_out_32 (BUFFD1)

    Added inst FE_PHC10719_FE_OCPN16692_core_instance_array_out_15 (CKBD0)

    Added inst FE_PHC10720_DP_OP_1335J1_129_8403_n25 (CKBD1)

    Added inst FE_PHC10721_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_127 (BUFFD1)

    Added inst FE_PHC10722_FE_OFN16248_core_instance_array_out_33 (CKBD1)

    Added inst FE_PHC10723_core_instance_array_out_146 (BUFFD1)

    Added inst FE_PHC10724_DP_OP_1333J1_127_8403_n394 (CKBD0)

    Added inst FE_PHC10725_FE_OFN328_core_instance_array_out_53 (BUFFD1)

    Added inst FE_PHC10726_FE_OFN326_core_instance_array_out_55 (CKBD1)

    Added inst FE_PHC10727_FE_OCPN17852_FE_OFN325_core_instance_array_out_56 (BUFFD3)

    Added inst FE_PHC10728_core_instance_array_out_152 (CKBD0)

    Added inst FE_PHC10729_FE_OFN16255_core_instance_array_out_35 (CKBD4)

    Added inst FE_PHC10730_FE_OCPN17709_FE_OFN350_core_instance_array_out_18 (BUFFD3)

    Added inst FE_PHC10731_FE_OFN15510_core_instance_array_out_137 (CKBD1)

    Added inst FE_PHC10732_FE_OFN262_core_instance_array_out_154 (CKBD4)

    Added inst FE_PHC10733_FE_OFN15492_core_instance_array_out_32 (CKBD0)

    Added inst FE_PHC10734_FE_OFN327_core_instance_array_out_54 (CKBD1)

    Added inst FE_PHC10735_n3830 (CKBD1)

    Added inst FE_PHC10736_FE_OFN15548_core_instance_array_out_57 (CKBD1)

    Added inst FE_PHC10737_n3755 (CKBD1)

    Added inst FE_PHC10738_FE_RN_423_0 (CKBD2)

    Added inst FE_PHC10739_FE_OFN16253_core_instance_array_out_10 (CKBD4)

    Added inst FE_PHC10740_FE_OCPN16844_core_instance_array_out_109 (BUFFD1)

    Added inst FE_PHC10741_FE_OFN315_core_instance_array_out_70 (BUFFD1)

    Added inst FE_PHC10742_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC10743_DP_OP_1331J1_125_8403_n27 (CKBD1)

    Added inst FE_PHC10744_n3830 (CKBD1)

    Added inst FE_PHC10745_FE_OFN1540_core_instance_array_out_158 (BUFFD1)

    Added inst FE_PHC10746_FE_OCPN16894_core_instance_array_out_68 (CKBD0)

    Added inst FE_PHC10747_FE_OFN15613_core_instance_array_out_71 (CKBD1)

    Added inst FE_PHC10748_core_instance_array_out_92 (CKBD4)

    Added inst FE_PHC10749_FE_OFN15616_core_instance_array_out_73 (CKBD1)

    Added inst FE_PHC10750_FE_OFN288_core_instance_array_out_116 (CKBD1)

    Added inst FE_PHC10751_FE_OCPN17861_FE_RN_13280_0 (CKBD1)

    Added inst FE_PHC10752_FE_OFN289_core_instance_array_out_114 (BUFFD12)

    Added inst FE_PHC10753_FE_OFN15541_core_instance_array_out_94 (CKBD1)

    Added inst FE_PHC10754_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC10755_FE_OFN1540_core_instance_array_out_158 (CKBD1)

    Added inst FE_PHC10756_n3879 (CKBD1)

    Added inst FE_PHC10757_FE_OCPN17861_FE_RN_13280_0 (CKBD2)

    Added inst FE_PHC10758_FE_OFN312_core_instance_array_out_77 (CKBD1)

    Added inst FE_PHC10759_FE_OFN1539_n3902 (CKBD1)

    Added inst FE_PHC10760_FE_OCPN8159_FE_OFN312_core_instance_array_out_77 (CKBD2)

    Added inst FE_PHC10761_FE_OCPN17790_FE_OFN1539_n3902 (CKBD4)

    Added inst FE_PHC10762_FE_OCPN17740_n3881 (BUFFD2)
===========================================================================================
  Phase 2 : Step 1 Iter 6 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1966
      TNS :      -8.0539
      #VP :          254
      TNS+:       3.8308/59 improved (0.0649 per commit, 32.233%)
  Density :      94.939%
------------------------------------------------------------------------------------------
 59 buffer added (phase total 670, total 2512)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:04.1 real=0:00:04.0
 accumulated cpu=0:08:40 real=0:08:39 totSessionCpu=7:08:06 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 87.84 %
    there are 65 full evals passed out of 74 
===========================================================================================

Starting Phase 2 Step 1 Iter 7 ...

    Added inst FE_PHC10763_core_instance_mac_array_instance_col_idx_5__mac_col_inst_key_q_71 (BUFFD1)

    Added inst FE_PHC10764_core_instance_mac_array_instance_q_temp_711 (BUFFD1)

    Added inst FE_PHC10765_FE_OFN15548_core_instance_array_out_57 (BUFFD1)

    Added inst FE_PHC10766_FE_OCPN16894_core_instance_array_out_68 (CKBD4)

    Added inst FE_PHC10767_n10839 (CKBD1)

    Added inst FE_PHC10768_FE_OFN16253_core_instance_array_out_10 (CKBD1)

    Added inst FE_PHC10769_DP_OP_1330J1_124_8403_n170 (CKBD1)

    Added inst FE_PHC10770_FE_OFN15477_core_instance_array_out_30 (CKBD1)

    Added inst FE_PHC10771_FE_OCPN17904_FE_OFN332_core_instance_array_out_49 (CKBD4)

    Added inst FE_PHC10772_FE_OCPN17904_FE_OFN332_core_instance_array_out_49 (CKBD4)

    Added inst FE_PHC10773_core_instance_array_out_14 (CKBD1)

    Added inst FE_PHC10774_FE_RN_4078_0 (CKBD1)

    Added inst FE_PHC10775_core_instance_array_out_146 (BUFFD1)

    Added inst FE_PHC10776_FE_OFN15492_core_instance_array_out_32 (BUFFD1)

    Added inst FE_PHC10777_n9524 (BUFFD1)

    Added inst FE_PHC10778_FE_OCPN16692_core_instance_array_out_15 (CKBD1)

    Added inst FE_PHC10779_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC10780_FE_OCPN16844_core_instance_array_out_109 (CKBD1)

    Added inst FE_PHC10781_core_instance_array_out_146 (CKBD4)

    Added inst FE_PHC10782_FE_OFN15613_core_instance_array_out_71 (CKBD4)

    Added inst FE_PHC10783_FE_OCPN17543_core_instance_array_out_153 (CKBD1)

    Added inst FE_PHC10784_FE_OCPN17543_core_instance_array_out_153 (BUFFD1)

    Added inst FE_PHC10785_FE_OFN326_core_instance_array_out_55 (CKBD4)

    Added inst FE_PHC10786_FE_OFN16248_core_instance_array_out_33 (CKBD1)

    Added inst FE_PHC10787_n3830 (CKBD1)

    Added inst FE_PHC10788_FE_OFN15585_core_instance_array_out_110 (BUFFD12)

    Added inst FE_PHC10789_FE_OFN15616_core_instance_array_out_73 (CKBD4)

    Added inst FE_PHC10790_core_instance_array_out_152 (CKBD0)

    Added inst FE_PHC10791_FE_OFN328_core_instance_array_out_53 (CKBD1)

    Added inst FE_PHC10792_FE_OCPN17852_FE_OFN325_core_instance_array_out_56 (CKBD4)

    Added inst FE_PHC10793_FE_OFN16255_core_instance_array_out_35 (CKBD4)

    Added inst FE_PHC10794_FE_OFN288_core_instance_array_out_116 (BUFFD1)

    Added inst FE_PHC10795_FE_OFN327_core_instance_array_out_54 (CKBD0)

    Added inst FE_PHC10796_FE_OFN315_core_instance_array_out_70 (CKBD0)

    Added inst FE_PHC10797_FE_OFN15492_core_instance_array_out_32 (CKBD0)

    Added inst FE_PHC10798_FE_OFN312_core_instance_array_out_77 (CKBD1)

    Added inst FE_PHC10799_DP_OP_1332J1_126_8403_n43 (CKBD1)

    Added inst FE_PHC10800_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC10801_FE_OCPN16844_core_instance_array_out_109 (CKBD1)

    Added inst FE_PHC10802_FE_OFN15492_core_instance_array_out_32 (CKBD1)

    Added inst FE_PHC10803_n3830 (CKBD1)

    Added inst FE_PHC10804_FE_OFN329_core_instance_array_out_52 (CKBD1)

    Added inst FE_PHC10805_core_instance_array_out_92 (CKBD2)

    Added inst FE_PHC10806_FE_OFN312_core_instance_array_out_77 (CKBD1)

    Added inst FE_PHC10807_core_instance_array_out_152 (BUFFD1)

    Added inst FE_PHC10808_FE_OFN1540_core_instance_array_out_158 (CKBD1)

    Added inst FE_PHC10809_FE_OFN15541_core_instance_array_out_94 (CKBD4)

    Added inst FE_PHC10810_DP_OP_1332J1_126_8403_n27 (CKBD1)

    Added inst FE_PHC10811_FE_OFN1540_core_instance_array_out_158 (CKBD0)

    Added inst FE_PHC10812_FE_OFN1539_n3902 (CKBD1)

    Added inst FE_PHC10813_FE_OCPN17790_FE_OFN1539_n3902 (CKBD4)

    Added inst FE_PHC10814_FE_OFN1539_n3902 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 7 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1971
      TNS :      -5.8462
      #VP :          159
      TNS+:       2.2077/52 improved (0.0425 per commit, 27.412%)
  Density :      94.974%
------------------------------------------------------------------------------------------
 52 buffer added (phase total 722, total 2564)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.0 real=0:00:03.0
 accumulated cpu=0:08:43 real=0:08:42 totSessionCpu=7:08:09 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 90.16 %
    there are 55 full evals passed out of 61 
===========================================================================================

Starting Phase 2 Step 1 Iter 8 ...

    Added inst FE_PHC10815_FE_OFN15548_core_instance_array_out_57 (CKBD1)

    Added inst FE_PHC10816_FE_OFN15477_core_instance_array_out_30 (CKBD1)

    Added inst FE_PHC10817_n10839 (CKBD0)

    Added inst FE_PHC10818_n3758 (CKBD0)

    Added inst FE_PHC10819_FE_RN_799_0 (CKBD1)

    Added inst FE_PHC10820_FE_OFN327_core_instance_array_out_54 (CKBD2)

    Added inst FE_PHC10821_core_instance_array_out_14 (CKBD1)

    Added inst FE_PHC10822_core_instance_array_out_92 (CKBD1)

    Added inst FE_PHC10823_FE_OCPN16692_core_instance_array_out_15 (CKBD1)

    Added inst FE_PHC10824_FE_OCPN16844_core_instance_array_out_109 (CKBD1)

    Added inst FE_PHC10825_FE_OFN326_core_instance_array_out_55 (CKBD4)

    Added inst FE_PHC10826_core_instance_array_out_152 (BUFFD1)

    Added inst FE_PHC10827_FE_OFN1539_n3902 (BUFFD1)

    Added inst FE_PHC10828_FE_OCPN17790_FE_OFN1539_n3902 (CKBD4)

    Added inst FE_PHC10829_FE_OFN1539_n3902 (CKBD1)

    Added inst FE_PHC10830_FE_OFN288_core_instance_array_out_116 (CKBD1)

    Added inst FE_PHC10831_n3830 (CKBD0)

    Added inst FE_PHC10832_FE_OFN15541_core_instance_array_out_94 (BUFFD1)

    Added inst FE_PHC10833_FE_OCPN17904_FE_OFN332_core_instance_array_out_49 (CKBD4)

    Added inst FE_PHC10834_FE_OFN316_core_instance_array_out_69 (CKBD2)

    Added inst FE_PHC10835_core_instance_array_out_152 (CKBD1)

    Added inst FE_PHC10836_FE_OFN1540_core_instance_array_out_158 (CKBD2)

    Added inst FE_PHC10837_n3805 (CKBD4)

    Added inst FE_PHC10838_FE_OFN312_core_instance_array_out_77 (CKBD1)

    Added inst FE_PHC10839_FE_OFN315_core_instance_array_out_70 (BUFFD1)

    Added inst FE_PHC10840_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC10841_FE_OFN1540_core_instance_array_out_158 (CKBD1)

    Added inst FE_PHC10842_FE_OCPN8159_FE_OFN312_core_instance_array_out_77 (BUFFD1)
===========================================================================================
  Phase 2 : Step 1 Iter 8 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1963
      TNS :      -4.6273
      #VP :          113
      TNS+:       1.2189/28 improved (0.0435 per commit, 20.849%)
  Density :      94.991%
------------------------------------------------------------------------------------------
 28 buffer added (phase total 750, total 2592)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:02.2 real=0:00:02.0
 accumulated cpu=0:08:45 real=0:08:45 totSessionCpu=7:08:12 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 74.36 %
    there are 29 full evals passed out of 39 
===========================================================================================

Starting Phase 2 Step 1 Iter 9 ...

    Added inst FE_PHC10843_FE_OFN15548_core_instance_array_out_57 (CKBD2)

    Added inst FE_PHC10844_FE_OCPN16692_core_instance_array_out_15 (CKBD1)

    Added inst FE_PHC10845_core_instance_array_out_14 (CKBD1)

    Added inst FE_PHC10846_FE_OCPN16844_core_instance_array_out_109 (CKBD2)

    Added inst FE_PHC10847_FE_OFN316_core_instance_array_out_69 (CKBD0)

    Added inst FE_PHC10848_FE_OFN1540_core_instance_array_out_158 (BUFFD1)

    Added inst FE_PHC10849_n3830 (CKBD1)

    Added inst FE_PHC10850_core_instance_array_out_152 (CKBD1)

    Added inst FE_PHC10851_FE_OFN326_core_instance_array_out_55 (BUFFD6)

    Added inst FE_PHC10852_FE_OFN15477_core_instance_array_out_30 (CKBD0)

    Added inst FE_PHC10853_FE_OFN288_core_instance_array_out_116 (CKBD1)

    Added inst FE_PHC10854_FE_OFN327_core_instance_array_out_54 (CKBD1)

    Added inst FE_PHC10855_FE_OFN315_core_instance_array_out_70 (BUFFD1)

    Added inst FE_PHC10856_core_instance_array_out_92 (CKBD0)

    Added inst FE_PHC10857_FE_OFN312_core_instance_array_out_77 (CKBD1)
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 2 : Step 1 Iter 9 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1967
      TNS :      -4.2064
      #VP :           94
      TNS+:       0.4209/15 improved (0.0281 per commit, 9.096%)
  Density :      95.000%
------------------------------------------------------------------------------------------
 15 buffer added (phase total 765, total 2607)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:02.8 real=0:00:03.0
 accumulated cpu=0:08:47 real=0:08:47 totSessionCpu=7:08:14 mem=3458.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 65.71 %
    there are 23 full evals passed out of 35 
===========================================================================================


*info:    Total 765 cells added for Phase II
** Profile ** Start :  cpu=0:00:00.0, mem=3458.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=3458.8M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3458.8M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 4762 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:    43 net(s): Could not be fixed because of no legal loc.
*info:    57 net(s): Could not be fixed because of setup WNS degradation on specific instance.

Resizing failure reasons
------------------------------------------------
*info:    68 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:    24 net(s): Could not be fixed because of hold slack degradation.

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:08:49 real=0:08:49 totSessionCpu=7:08:16 mem=3458.8M density=95.000% ***

*info:
*info: Added a total of 2607 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            8 cells of type 'BUFFD0' used
*info:          563 cells of type 'BUFFD1' used
*info:           17 cells of type 'BUFFD12' used
*info:            4 cells of type 'BUFFD16' used
*info:           30 cells of type 'BUFFD2' used
*info:           34 cells of type 'BUFFD3' used
*info:            1 cell  of type 'BUFFD4' used
*info:           36 cells of type 'BUFFD6' used
*info:           14 cells of type 'BUFFD8' used
*info:          784 cells of type 'CKBD0' used
*info:          656 cells of type 'CKBD1' used
*info:            5 cells of type 'CKBD12' used
*info:          192 cells of type 'CKBD2' used
*info:          257 cells of type 'CKBD4' used
*info:            3 cells of type 'CKBD6' used
*info:            3 cells of type 'CKBD8' used
*info:
*info: Total 22 instances resized
*info:       in which 0 FF resizing
*info:

*summary:     26 instances changed cell type
*	:      1 instance  changed cell type from 'AN4XD1' to 'AN4D0'
*	:      1 instance  changed cell type from 'BUFFD0' to 'CKBD1'
*	:      4 instances changed cell type from 'BUFFD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'CKBD0' to 'BUFFD1'
*	:      3 instances changed cell type from 'CKBD1' to 'BUFFD0'
*	:      6 instances changed cell type from 'CKBD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'CKBD2' to 'CKBD0'
*	:      1 instance  changed cell type from 'CKND2D1' to 'ND2D0'
*	:      1 instance  changed cell type from 'INVD1' to 'CKND0'
*	:      3 instances changed cell type from 'INVD1' to 'CKND1'
*	:      1 instance  changed cell type from 'NR2D1' to 'NR2XD0'
*	:      3 instances changed cell type from 'NR2XD0' to 'NR2D0'
*** Starting refinePlace (7:08:17 mem=3474.8M) ***
Total net bbox length = 1.108e+06 (4.918e+05 6.165e+05) (ext = 1.277e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 59350 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3474.8MB
Summary Report:
Instances move: 0 (out of 59228 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.108e+06 (4.918e+05 6.165e+05) (ext = 1.277e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3474.8MB
*** Finished refinePlace (7:08:19 mem=3474.8M) ***
Finished re-routing un-routed nets (0:00:00.0 3474.8M)


Density : 0.9500
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.7 real=0:00:04.0 mem=3474.8M) ***
** Profile ** Start :  cpu=0:00:00.0, mem=3474.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=3474.8M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3474.8M
*** Finish Post CTS Hold Fixing (cpu=0:08:54 real=0:08:54 totSessionCpu=7:08:21 mem=3474.8M density=95.000%) ***
(I,S,L,T): WC_VIEW: 183.842, 85.6447, 2.47765, 271.964
*** HoldOpt [finish] : cpu/real = 0:07:50.8/0:07:50.1 (1.0), totSession cpu/real = 7:08:21.2/7:08:01.0 (1.0), mem = 3439.7M
**INFO: total 2622 insts, 0 nets marked don't touch
**INFO: total 2622 insts, 0 nets marked don't touch DB property
**INFO: total 2622 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 7.695%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -0.621 -> -0.621 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0129
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.621 -> -0.621 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 7.695%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -0.621 -> -0.621 (bump = 0.0, threshold = 0.0129)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3169.61 MB )
[NR-eGR] Read 0 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3169.61 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 140  Num Prerouted Wires = 35167
[NR-eGR] Read numTotalNets=63213  numIgnoredNets=140
[NR-eGR] There are 151 clock nets ( 151 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 62922 
[NR-eGR] Rule id: 1  Nets: 151 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 388 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 2.943000e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 151 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.024360e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 62534 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.215794e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        28( 0.03%)        13( 0.01%)         1( 0.00%)   ( 0.05%) 
[NR-eGR]      M7  (7)        45( 0.05%)         1( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M8  (8)        33( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              111( 0.02%)        14( 0.00%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.90 sec, Real: 1.90 sec, Curr Mem: 3183.57 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:09:21, real = 0:09:21, mem = 2709.4M, totSessionCpu=7:08:27 **
** Profile ** Start :  cpu=0:00:00.0, mem=3104.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=3104.1M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=17.1836)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 63213
End delay calculation. (MEM=0 CPU=0:00:11.0 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:13.9 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:16.1 real=0:00:16.0 totSessionCpu=0:01:15 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:16.9, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.6, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:20.6/0:00:20.5 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3121.18)
Total number of fetched objects 63213
End delay calculation. (MEM=3181.4 CPU=0:00:11.2 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=3181.4 CPU=0:00:14.2 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:19.2 real=0:00:19.0 totSessionCpu=7:09:07 mem=3181.4M)
** Profile ** Overall slacks :  cpu=0:00:40.4, mem=3181.4M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3129.4M
** Profile ** DRVs :  cpu=0:00:03.6, mem=3127.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.679  | -0.615  | -0.679  |
|           TNS (ns):| -1321.6 | -1236.0 | -85.583 |
|    Violating Paths:|  4489   |  4329   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.196  | -0.196  | -0.000  |
|           TNS (ns):| -3.986  | -3.986  | -0.000  |
|    Violating Paths:|   95    |   94    |    1    |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3127.4M
**optDesign ... cpu = 0:10:06, real = 0:10:07, mem = 2753.3M, totSessionCpu=7:09:12 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/07 08:10:15, mem=2684.2M)
% Begin Save ccopt configuration ... (date=03/07 08:10:16, mem=2684.2M)
% End Save ccopt configuration ... (date=03/07 08:10:16, total cpu=0:00:00.6, real=0:00:00.0, peak res=2684.7M, current mem=2684.7M)
% Begin Save netlist data ... (date=03/07 08:10:16, mem=2684.7M)
Writing Binary DB to cts.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/07 08:10:16, total cpu=0:00:00.2, real=0:00:00.0, peak res=2684.7M, current mem=2684.7M)
Saving congestion map file cts.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/07 08:10:17, mem=2685.1M)
Saving AAE Data ...
% End Save AAE data ... (date=03/07 08:10:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=2685.1M, current mem=2685.1M)
Saving scheduling_file.cts.21176 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/07 08:10:18, mem=2685.1M)
% End Save clock tree data ... (date=03/07 08:10:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2685.1M, current mem=2685.1M)
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/07 08:10:18, mem=2685.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/07 08:10:19, total cpu=0:00:00.2, real=0:00:01.0, peak res=2685.2M, current mem=2685.2M)
Saving Drc markers ...
... 300 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=03/07 08:10:19, mem=2685.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/07 08:10:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=2685.2M, current mem=2685.2M)
% Begin Save routing data ... (date=03/07 08:10:19, mem=2685.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=3070.2M) ***
% End Save routing data ... (date=03/07 08:10:20, total cpu=0:00:00.6, real=0:00:01.0, peak res=2685.4M, current mem=2685.4M)
Saving property file cts.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3073.2M) ***
#Saving pin access data to file cts.enc.dat.tmp/fullchip.apa ...
#
Saving rc congestion map cts.enc.dat.tmp/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/07 08:10:22, mem=2685.5M)
% End Save power constraints data ... (date=03/07 08:10:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=2685.5M, current mem=2685.5M)
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp
#% End save design ... (date=03/07 08:10:23, total cpu=0:00:06.1, real=0:00:08.0, peak res=2685.8M, current mem=2685.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/07 08:10:24, mem=2685.8M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2685.84 (MB), peak = 3112.59 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3077.3M, init mem=3080.5M)
*info: Placed = 59350          (Fixed = 122)
*info: Unplaced = 0           
Placement Density:95.00%(275176/289659)
Placement Density (including fixed std cells):95.00%(275176/289659)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=3077.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (140) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3077.3M) ***
#Start route 291 clock and analog nets...
% Begin globalDetailRoute (date=03/07 08:10:24, mem=2676.5M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Mar  7 08:10:24 2022
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=62934
#need_extraction net=62934 (total=63225)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Mar  7 08:10:27 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 63223 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2713.75 (MB), peak = 3112.59 (MB)
#Merging special wires: starts on Mon Mar  7 08:10:35 2022 with memory = 2714.54 (MB), peak = 3112.59 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.0 GB
#
#Finished routing data preparation on Mon Mar  7 08:10:35 2022
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 14.80 (MB)
#Total memory = 2714.57 (MB)
#Peak memory = 3112.59 (MB)
#
#
#Start global routing on Mon Mar  7 08:10:35 2022
#
#
#Start global routing initialization on Mon Mar  7 08:10:35 2022
#
#Number of eco nets is 132
#
#Start global routing data preparation on Mon Mar  7 08:10:35 2022
#
#Start routing resource analysis on Mon Mar  7 08:10:35 2022
#
#Routing resource analysis is done on Mon Mar  7 08:10:36 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2690           0       32041    98.74%
#  M2             V        2692           0       32041     0.00%
#  M3             H        2690           0       32041     0.00%
#  M4             V        2692           0       32041     0.00%
#  M5             H        2690           0       32041     0.00%
#  M6             V        2692           0       32041     0.00%
#  M7             H         672           0       32041     0.00%
#  M8             V         672           0       32041     0.00%
#  --------------------------------------------------------------
#  Total                  17490       0.00%      256328    12.34%
#
#  291 nets (0.46%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Mar  7 08:10:36 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2722.79 (MB), peak = 3112.59 (MB)
#
#
#Global routing initialization is done on Mon Mar  7 08:10:36 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2725.00 (MB), peak = 3112.59 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2807.07 (MB), peak = 3112.59 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2807.50 (MB), peak = 3112.59 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2807.72 (MB), peak = 3112.59 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2808.39 (MB), peak = 3112.59 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of nets with skipped attribute = 62922 (skipped).
#Total number of routable nets = 291.
#Total number of nets in the design = 63225.
#
#283 routable nets have only global wires.
#8 routable nets have only detail routed wires.
#62922 skipped nets have only detail routed wires.
#283 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#8 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                283               0  
#------------------------------------------------
#        Total                283               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                291          388               240           62534  
#-------------------------------------------------------------------------------
#        Total                291          388               240           62534  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 291
#Total wire length = 48018 um.
#Total half perimeter of net bounding box = 16409 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 439 um.
#Total wire length on LAYER M3 = 26487 um.
#Total wire length on LAYER M4 = 20329 um.
#Total wire length on LAYER M5 = 762 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30529
#Total number of multi-cut vias = 112 (  0.4%)
#Total number of single cut vias = 30417 ( 99.6%)
#Up-Via Summary (total 30529):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10903 ( 99.0%)       112 (  1.0%)      11015
# M2              9855 (100.0%)         0 (  0.0%)       9855
# M3              9575 (100.0%)         0 (  0.0%)       9575
# M4                84 (100.0%)         0 (  0.0%)         84
#-----------------------------------------------------------
#                30417 ( 99.6%)       112 (  0.4%)      30529 
#
#Total number of involved priority nets 283
#Maximum src to sink distance for priority net 281.5
#Average of max src_to_sink distance for priority net 44.9
#Average of ave src_to_sink distance for priority net 26.5
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 94.48 (MB)
#Total memory = 2809.05 (MB)
#Peak memory = 3112.59 (MB)
#
#Finished global routing on Mon Mar  7 08:10:42 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2739.37 (MB), peak = 3112.59 (MB)
#Start Track Assignment.
#Done with 2824 horizontal wires in 2 hboxes and 404 vertical wires in 2 hboxes.
#Done with 15 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 291
#Total wire length = 55706 um.
#Total half perimeter of net bounding box = 16409 um.
#Total wire length on LAYER M1 = 1694 um.
#Total wire length on LAYER M2 = 481 um.
#Total wire length on LAYER M3 = 31925 um.
#Total wire length on LAYER M4 = 20844 um.
#Total wire length on LAYER M5 = 762 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30529
#Total number of multi-cut vias = 112 (  0.4%)
#Total number of single cut vias = 30417 ( 99.6%)
#Up-Via Summary (total 30529):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10903 ( 99.0%)       112 (  1.0%)      11015
# M2              9855 (100.0%)         0 (  0.0%)       9855
# M3              9575 (100.0%)         0 (  0.0%)       9575
# M4                84 (100.0%)         0 (  0.0%)         84
#-----------------------------------------------------------
#                30417 ( 99.6%)       112 (  0.4%)      30529 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2755.71 (MB), peak = 3112.59 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 56.16 (MB)
#Total memory = 2755.92 (MB)
#Peak memory = 3112.59 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.6% of the total area was rechecked for DRC, and 70.8% required routing.
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   EOLSpc   Totals
#	M1            0        0        0
#	M2            1        1        2
#	Totals        1        1        2
#59228 out of 59350 instances (99.8%) need to be verified(marked ipoed), dirty area = 111.8%.
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc   EOLSpc   Totals
#	M1            0        0        0
#	M2            2        2        4
#	Totals        2        2        4
#cpu time = 00:02:13, elapsed time = 00:02:13, memory = 2790.87 (MB), peak = 3112.59 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2793.64 (MB), peak = 3112.59 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 291
#Total wire length = 51015 um.
#Total half perimeter of net bounding box = 16409 um.
#Total wire length on LAYER M1 = 35 um.
#Total wire length on LAYER M2 = 14267 um.
#Total wire length on LAYER M3 = 22694 um.
#Total wire length on LAYER M4 = 13405 um.
#Total wire length on LAYER M5 = 614 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25823
#Total number of multi-cut vias = 204 (  0.8%)
#Total number of single cut vias = 25619 ( 99.2%)
#Up-Via Summary (total 25823):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12173 ( 98.4%)       204 (  1.6%)      12377
# M2              9056 (100.0%)         0 (  0.0%)       9056
# M3              4331 (100.0%)         0 (  0.0%)       4331
# M4                59 (100.0%)         0 (  0.0%)         59
#-----------------------------------------------------------
#                25619 ( 99.2%)       204 (  0.8%)      25823 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:15
#Elapsed time = 00:02:15
#Increased memory = -18.43 (MB)
#Total memory = 2737.49 (MB)
#Peak memory = 3112.59 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2739.04 (MB), peak = 3112.59 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 291
#Total wire length = 51015 um.
#Total half perimeter of net bounding box = 16409 um.
#Total wire length on LAYER M1 = 35 um.
#Total wire length on LAYER M2 = 14267 um.
#Total wire length on LAYER M3 = 22694 um.
#Total wire length on LAYER M4 = 13405 um.
#Total wire length on LAYER M5 = 614 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25823
#Total number of multi-cut vias = 204 (  0.8%)
#Total number of single cut vias = 25619 ( 99.2%)
#Up-Via Summary (total 25823):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12173 ( 98.4%)       204 (  1.6%)      12377
# M2              9056 (100.0%)         0 (  0.0%)       9056
# M3              4331 (100.0%)         0 (  0.0%)       4331
# M4                59 (100.0%)         0 (  0.0%)         59
#-----------------------------------------------------------
#                25619 ( 99.2%)       204 (  0.8%)      25823 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 291
#Total wire length = 51015 um.
#Total half perimeter of net bounding box = 16409 um.
#Total wire length on LAYER M1 = 35 um.
#Total wire length on LAYER M2 = 14267 um.
#Total wire length on LAYER M3 = 22694 um.
#Total wire length on LAYER M4 = 13405 um.
#Total wire length on LAYER M5 = 614 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25823
#Total number of multi-cut vias = 204 (  0.8%)
#Total number of single cut vias = 25619 ( 99.2%)
#Up-Via Summary (total 25823):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12173 ( 98.4%)       204 (  1.6%)      12377
# M2              9056 (100.0%)         0 (  0.0%)       9056
# M3              4331 (100.0%)         0 (  0.0%)       4331
# M4                59 (100.0%)         0 (  0.0%)         59
#-----------------------------------------------------------
#                25619 ( 99.2%)       204 (  0.8%)      25823 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:02:17
#Elapsed time = 00:02:17
#Increased memory = -16.41 (MB)
#Total memory = 2739.51 (MB)
#Peak memory = 3112.59 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:39
#Elapsed time = 00:02:39
#Increased memory = 19.81 (MB)
#Total memory = 2696.31 (MB)
#Peak memory = 3112.59 (MB)
#Number of warnings = 3
#Total number of warnings = 11
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar  7 08:13:03 2022
#
% End globalDetailRoute (date=03/07 08:13:03, total cpu=0:02:39, real=0:02:39, peak res=2813.6M, current mem=2654.1M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/07 08:13:03, mem=2654.1M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Mar  7 08:13:03 2022
#
#Generating timing data, please wait...
#63213 total nets, 291 already routed, 291 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 63213
End delay calculation. (MEM=3162.45 CPU=0:00:11.3 REAL=0:00:11.0)
#Generating timing data took: cpu time = 00:00:28, elapsed time = 00:00:28, memory = 2711.18 (MB), peak = 3112.59 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=63225)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start reading timing information from file .timing_file_21176.tif.gz ...
#Read in timing information for 307 ports, 59350 instances from timing file .timing_file_21176.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Start routing data preparation on Mon Mar  7 08:13:37 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 63223 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2694.86 (MB), peak = 3112.59 (MB)
#Merging special wires: starts on Mon Mar  7 08:13:40 2022 with memory = 2695.47 (MB), peak = 3112.59 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB
#
#Finished routing data preparation on Mon Mar  7 08:13:40 2022
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 12.06 (MB)
#Total memory = 2695.50 (MB)
#Peak memory = 3112.59 (MB)
#
#
#Start global routing on Mon Mar  7 08:13:40 2022
#
#
#Start global routing initialization on Mon Mar  7 08:13:40 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Mar  7 08:13:40 2022
#
#Start routing resource analysis on Mon Mar  7 08:13:40 2022
#
#Routing resource analysis is done on Mon Mar  7 08:13:41 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2690           0       32041    98.74%
#  M2             V        2692           0       32041     0.00%
#  M3             H        2690           0       32041     0.00%
#  M4             V        2692           0       32041     0.00%
#  M5             H        2690           0       32041     0.00%
#  M6             V        2692           0       32041     0.00%
#  M7             H         672           0       32041     0.00%
#  M8             V         672           0       32041     0.00%
#  --------------------------------------------------------------
#  Total                  17490       0.00%      256328    12.34%
#
#  291 nets (0.46%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Mar  7 08:13:41 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2703.55 (MB), peak = 3112.59 (MB)
#
#
#Global routing initialization is done on Mon Mar  7 08:13:41 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2705.75 (MB), peak = 3112.59 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2736.36 (MB), peak = 3112.59 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2818.90 (MB), peak = 3112.59 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2818.91 (MB), peak = 3112.59 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:28, elapsed time = 00:00:28, memory = 2824.83 (MB), peak = 3112.59 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of routable nets = 63213.
#Total number of nets in the design = 63225.
#
#62922 routable nets have only global wires.
#291 routable nets have only detail routed wires.
#388 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#291 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default          388               240           62534  
#------------------------------------------------------------
#        Total          388               240           62534  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                291          388               240           62534  
#-------------------------------------------------------------------------------
#        Total                291          388               240           62534  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            5(0.02%)   (0.02%)
#  M3            2(0.01%)   (0.01%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            1(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      8(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.00 |          0.00 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 291
#Total wire length = 1238230 um.
#Total half perimeter of net bounding box = 1188846 um.
#Total wire length on LAYER M1 = 38 um.
#Total wire length on LAYER M2 = 325867 um.
#Total wire length on LAYER M3 = 398449 um.
#Total wire length on LAYER M4 = 300601 um.
#Total wire length on LAYER M5 = 142627 um.
#Total wire length on LAYER M6 = 41196 um.
#Total wire length on LAYER M7 = 9607 um.
#Total wire length on LAYER M8 = 19845 um.
#Total number of vias = 386990
#Total number of multi-cut vias = 204 (  0.1%)
#Total number of single cut vias = 386786 ( 99.9%)
#Up-Via Summary (total 386990):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            208170 ( 99.9%)       204 (  0.1%)     208374
# M2            128859 (100.0%)         0 (  0.0%)     128859
# M3             31801 (100.0%)         0 (  0.0%)      31801
# M4              9832 (100.0%)         0 (  0.0%)       9832
# M5              3701 (100.0%)         0 (  0.0%)       3701
# M6              2418 (100.0%)         0 (  0.0%)       2418
# M7              2005 (100.0%)         0 (  0.0%)       2005
#-----------------------------------------------------------
#               386786 ( 99.9%)       204 (  0.1%)     386990 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:42
#Increased memory = 130.05 (MB)
#Total memory = 2825.56 (MB)
#Peak memory = 3112.59 (MB)
#
#Finished global routing on Mon Mar  7 08:14:22 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2755.06 (MB), peak = 3112.59 (MB)
#Start Track Assignment.
#Done with 82111 horizontal wires in 2 hboxes and 94099 vertical wires in 2 hboxes.
#Done with 19430 horizontal wires in 2 hboxes and 18438 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1             4.89 	  0.00%  	  0.00% 	  0.00%
# M2        309846.02 	  0.04%  	  0.00% 	  0.01%
# M3        371000.99 	  0.05%  	  0.00% 	  0.00%
# M4        286946.48 	  0.02%  	  0.00% 	  0.00%
# M5        141854.96 	  0.00%  	  0.00% 	  0.00%
# M6         41277.20 	  0.00%  	  0.00% 	  0.00%
# M7         10048.13 	  0.07%  	  0.00% 	  0.00%
# M8         20273.28 	  0.01%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1181251.95  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 291
#Total wire length = 1285725 um.
#Total half perimeter of net bounding box = 1188846 um.
#Total wire length on LAYER M1 = 35183 um.
#Total wire length on LAYER M2 = 323245 um.
#Total wire length on LAYER M3 = 410754 um.
#Total wire length on LAYER M4 = 301909 um.
#Total wire length on LAYER M5 = 143412 um.
#Total wire length on LAYER M6 = 41454 um.
#Total wire length on LAYER M7 = 9784 um.
#Total wire length on LAYER M8 = 19985 um.
#Total number of vias = 386990
#Total number of multi-cut vias = 204 (  0.1%)
#Total number of single cut vias = 386786 ( 99.9%)
#Up-Via Summary (total 386990):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            208170 ( 99.9%)       204 (  0.1%)     208374
# M2            128859 (100.0%)         0 (  0.0%)     128859
# M3             31801 (100.0%)         0 (  0.0%)      31801
# M4              9832 (100.0%)         0 (  0.0%)       9832
# M5              3701 (100.0%)         0 (  0.0%)       3701
# M6              2418 (100.0%)         0 (  0.0%)       2418
# M7              2005 (100.0%)         0 (  0.0%)       2005
#-----------------------------------------------------------
#               386786 ( 99.9%)       204 (  0.1%)     386990 
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 2806.39 (MB), peak = 3112.59 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	1042      979       2021      
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:07
#Elapsed time = 00:01:07
#Increased memory = 124.40 (MB)
#Total memory = 2807.84 (MB)
#Peak memory = 3112.59 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 625
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        1        0       69        0       70
#	M2           51       33      455        0       14      553
#	M3            1        1        0        0        0        2
#	Totals       52       35      455       69       14      625
#cpu time = 00:09:03, elapsed time = 00:09:02, memory = 2861.30 (MB), peak = 3112.59 (MB)
#start 1st optimization iteration ...
#   number of violations = 614
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            2        1        0        0        0        3
#	M2          123       43      363       42       40      611
#	Totals      125       44      363       42       40      614
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 2871.82 (MB), peak = 3112.59 (MB)
#start 2nd optimization iteration ...
#   number of violations = 656
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            2        1        0        0        1        0        4
#	M2          157       29      343       76        0       47      652
#	Totals      159       30      343       76        1       47      656
#cpu time = 00:00:28, elapsed time = 00:00:28, memory = 2869.96 (MB), peak = 3112.59 (MB)
#start 3rd optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            1        1        2
#	Totals        1        1        2
#cpu time = 00:00:39, elapsed time = 00:00:39, memory = 2867.40 (MB), peak = 3112.59 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2867.62 (MB), peak = 3112.59 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 291
#Total wire length = 1311757 um.
#Total half perimeter of net bounding box = 1188846 um.
#Total wire length on LAYER M1 = 3000 um.
#Total wire length on LAYER M2 = 339775 um.
#Total wire length on LAYER M3 = 408880 um.
#Total wire length on LAYER M4 = 342097 um.
#Total wire length on LAYER M5 = 147702 um.
#Total wire length on LAYER M6 = 48118 um.
#Total wire length on LAYER M7 = 5541 um.
#Total wire length on LAYER M8 = 16644 um.
#Total number of vias = 438056
#Total number of multi-cut vias = 2866 (  0.7%)
#Total number of single cut vias = 435190 ( 99.3%)
#Up-Via Summary (total 438056):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            212669 ( 99.0%)      2189 (  1.0%)     214858
# M2            165029 (100.0%)         0 (  0.0%)     165029
# M3             44576 (100.0%)         0 (  0.0%)      44576
# M4              9704 (100.0%)         0 (  0.0%)       9704
# M5              1863 ( 73.3%)       677 ( 26.7%)       2540
# M6               730 (100.0%)         0 (  0.0%)        730
# M7               619 (100.0%)         0 (  0.0%)        619
#-----------------------------------------------------------
#               435190 ( 99.3%)      2866 (  0.7%)     438056 
#
#Total number of DRC violations = 0
#Cpu time = 00:10:40
#Elapsed time = 00:10:39
#Increased memory = -37.40 (MB)
#Total memory = 2770.60 (MB)
#Peak memory = 3112.59 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2772.66 (MB), peak = 3112.59 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 291
#Total wire length = 1311757 um.
#Total half perimeter of net bounding box = 1188846 um.
#Total wire length on LAYER M1 = 3000 um.
#Total wire length on LAYER M2 = 339775 um.
#Total wire length on LAYER M3 = 408880 um.
#Total wire length on LAYER M4 = 342097 um.
#Total wire length on LAYER M5 = 147702 um.
#Total wire length on LAYER M6 = 48118 um.
#Total wire length on LAYER M7 = 5541 um.
#Total wire length on LAYER M8 = 16644 um.
#Total number of vias = 438056
#Total number of multi-cut vias = 2866 (  0.7%)
#Total number of single cut vias = 435190 ( 99.3%)
#Up-Via Summary (total 438056):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            212669 ( 99.0%)      2189 (  1.0%)     214858
# M2            165029 (100.0%)         0 (  0.0%)     165029
# M3             44576 (100.0%)         0 (  0.0%)      44576
# M4              9704 (100.0%)         0 (  0.0%)       9704
# M5              1863 ( 73.3%)       677 ( 26.7%)       2540
# M6               730 (100.0%)         0 (  0.0%)        730
# M7               619 (100.0%)         0 (  0.0%)        619
#-----------------------------------------------------------
#               435190 ( 99.3%)      2866 (  0.7%)     438056 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 291
#Total wire length = 1311757 um.
#Total half perimeter of net bounding box = 1188846 um.
#Total wire length on LAYER M1 = 3000 um.
#Total wire length on LAYER M2 = 339775 um.
#Total wire length on LAYER M3 = 408880 um.
#Total wire length on LAYER M4 = 342097 um.
#Total wire length on LAYER M5 = 147702 um.
#Total wire length on LAYER M6 = 48118 um.
#Total wire length on LAYER M7 = 5541 um.
#Total wire length on LAYER M8 = 16644 um.
#Total number of vias = 438056
#Total number of multi-cut vias = 2866 (  0.7%)
#Total number of single cut vias = 435190 ( 99.3%)
#Up-Via Summary (total 438056):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            212669 ( 99.0%)      2189 (  1.0%)     214858
# M2            165029 (100.0%)         0 (  0.0%)     165029
# M3             44576 (100.0%)         0 (  0.0%)      44576
# M4              9704 (100.0%)         0 (  0.0%)       9704
# M5              1863 ( 73.3%)       677 ( 26.7%)       2540
# M6               730 (100.0%)         0 (  0.0%)        730
# M7               619 (100.0%)         0 (  0.0%)        619
#-----------------------------------------------------------
#               435190 ( 99.3%)      2866 (  0.7%)     438056 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#100.00% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:01:06, elapsed time = 00:01:06, memory = 2793.65 (MB), peak = 3112.59 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 291
#Total wire length = 1311757 um.
#Total half perimeter of net bounding box = 1188846 um.
#Total wire length on LAYER M1 = 3000 um.
#Total wire length on LAYER M2 = 339775 um.
#Total wire length on LAYER M3 = 408880 um.
#Total wire length on LAYER M4 = 342097 um.
#Total wire length on LAYER M5 = 147702 um.
#Total wire length on LAYER M6 = 48118 um.
#Total wire length on LAYER M7 = 5541 um.
#Total wire length on LAYER M8 = 16644 um.
#Total number of vias = 438056
#Total number of multi-cut vias = 280095 ( 63.9%)
#Total number of single cut vias = 157961 ( 36.1%)
#Up-Via Summary (total 438056):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            154842 ( 72.1%)     60016 ( 27.9%)     214858
# M2              2862 (  1.7%)    162167 ( 98.3%)     165029
# M3               207 (  0.5%)     44369 ( 99.5%)      44576
# M4                23 (  0.2%)      9681 ( 99.8%)       9704
# M5                 2 (  0.1%)      2538 ( 99.9%)       2540
# M6                14 (  1.9%)       716 ( 98.1%)        730
# M7                11 (  1.8%)       608 ( 98.2%)        619
#-----------------------------------------------------------
#               157961 ( 36.1%)    280095 ( 63.9%)     438056 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:40, elapsed time = 00:00:40, memory = 2830.37 (MB), peak = 3112.59 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Mar  7 08:27:24 2022
#
#
#Start Post Route Wire Spread.
#Done with 13239 horizontal wires in 3 hboxes and 14462 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 291
#Total wire length = 1322821 um.
#Total half perimeter of net bounding box = 1188846 um.
#Total wire length on LAYER M1 = 3002 um.
#Total wire length on LAYER M2 = 341361 um.
#Total wire length on LAYER M3 = 413038 um.
#Total wire length on LAYER M4 = 346220 um.
#Total wire length on LAYER M5 = 148632 um.
#Total wire length on LAYER M6 = 48264 um.
#Total wire length on LAYER M7 = 5577 um.
#Total wire length on LAYER M8 = 16728 um.
#Total number of vias = 438056
#Total number of multi-cut vias = 280095 ( 63.9%)
#Total number of single cut vias = 157961 ( 36.1%)
#Up-Via Summary (total 438056):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            154842 ( 72.1%)     60016 ( 27.9%)     214858
# M2              2862 (  1.7%)    162167 ( 98.3%)     165029
# M3               207 (  0.5%)     44369 ( 99.5%)      44576
# M4                23 (  0.2%)      9681 ( 99.8%)       9704
# M5                 2 (  0.1%)      2538 ( 99.9%)       2540
# M6                14 (  1.9%)       716 ( 98.1%)        730
# M7                11 (  1.8%)       608 ( 98.2%)        619
#-----------------------------------------------------------
#               157961 ( 36.1%)    280095 ( 63.9%)     438056 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:42, elapsed time = 00:00:42, memory = 2911.75 (MB), peak = 3112.59 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:59, elapsed time = 00:00:59, memory = 2805.48 (MB), peak = 3112.59 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 291
#Total wire length = 1322821 um.
#Total half perimeter of net bounding box = 1188846 um.
#Total wire length on LAYER M1 = 3002 um.
#Total wire length on LAYER M2 = 341361 um.
#Total wire length on LAYER M3 = 413038 um.
#Total wire length on LAYER M4 = 346220 um.
#Total wire length on LAYER M5 = 148632 um.
#Total wire length on LAYER M6 = 48264 um.
#Total wire length on LAYER M7 = 5577 um.
#Total wire length on LAYER M8 = 16728 um.
#Total number of vias = 438056
#Total number of multi-cut vias = 280095 ( 63.9%)
#Total number of single cut vias = 157961 ( 36.1%)
#Up-Via Summary (total 438056):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            154842 ( 72.1%)     60016 ( 27.9%)     214858
# M2              2862 (  1.7%)    162167 ( 98.3%)     165029
# M3               207 (  0.5%)     44369 ( 99.5%)      44576
# M4                23 (  0.2%)      9681 ( 99.8%)       9704
# M5                 2 (  0.1%)      2538 ( 99.9%)       2540
# M6                14 (  1.9%)       716 ( 98.1%)        730
# M7                11 (  1.8%)       608 ( 98.2%)        619
#-----------------------------------------------------------
#               157961 ( 36.1%)    280095 ( 63.9%)     438056 
#
#detailRoute Statistics:
#Cpu time = 00:13:41
#Elapsed time = 00:13:40
#Increased memory = -4.26 (MB)
#Total memory = 2803.74 (MB)
#Peak memory = 3112.59 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:15:24
#Elapsed time = 00:15:23
#Increased memory = 61.42 (MB)
#Total memory = 2715.54 (MB)
#Peak memory = 3112.59 (MB)
#Number of warnings = 3
#Total number of warnings = 15
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar  7 08:28:26 2022
#
% End globalDetailRoute (date=03/07 08:28:26, total cpu=0:15:24, real=0:15:23, peak res=2921.7M, current mem=2711.9M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:18:04, elapsed time = 00:18:03, memory = 2671.11 (MB), peak = 3112.59 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/07 08:28:26, total cpu=0:18:05, real=0:18:02, peak res=2921.7M, current mem=2671.1M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=59350 and nets=63225 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21176_ieng6-641.ucsd.edu_cdrewes_ZlYwHq/fullchip_21176_SApByL.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3160.0M)
Extracted 10.0002% (CPU Time= 0:00:02.5  MEM= 3235.6M)
Extracted 20.0003% (CPU Time= 0:00:03.0  MEM= 3235.6M)
Extracted 30.0003% (CPU Time= 0:00:03.6  MEM= 3235.6M)
Extracted 40.0002% (CPU Time= 0:00:04.1  MEM= 3235.6M)
Extracted 50.0002% (CPU Time= 0:00:04.8  MEM= 3239.6M)
Extracted 60.0003% (CPU Time= 0:00:06.0  MEM= 3239.6M)
Extracted 70.0002% (CPU Time= 0:00:07.9  MEM= 3239.6M)
Extracted 80.0002% (CPU Time= 0:00:09.8  MEM= 3239.6M)
Extracted 90.0003% (CPU Time= 0:00:10.5  MEM= 3239.6M)
Extracted 100% (CPU Time= 0:00:12.7  MEM= 3239.6M)
Number of Extracted Resistors     : 1138261
Number of Extracted Ground Cap.   : 1130512
Number of Extracted Coupling Cap. : 2024500
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3199.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.4  Real Time: 0:00:16.0  MEM: 3199.535M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2668.4M, totSessionCpu=7:27:40 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=3224.5 CPU=0:00:00.4 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3234.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3234.0M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.



Starting Levelizing
2022-Mar-07 08:28:58 (2022-Mar-07 16:28:58 GMT)
2022-Mar-07 08:28:58 (2022-Mar-07 16:28:58 GMT): 10%
2022-Mar-07 08:28:58 (2022-Mar-07 16:28:58 GMT): 20%
2022-Mar-07 08:28:58 (2022-Mar-07 16:28:58 GMT): 30%
2022-Mar-07 08:28:58 (2022-Mar-07 16:28:58 GMT): 40%
2022-Mar-07 08:28:58 (2022-Mar-07 16:28:58 GMT): 50%
2022-Mar-07 08:28:58 (2022-Mar-07 16:28:58 GMT): 60%
2022-Mar-07 08:28:59 (2022-Mar-07 16:28:59 GMT): 70%
2022-Mar-07 08:28:59 (2022-Mar-07 16:28:59 GMT): 80%
2022-Mar-07 08:28:59 (2022-Mar-07 16:28:59 GMT): 90%

Finished Levelizing
2022-Mar-07 08:28:59 (2022-Mar-07 16:28:59 GMT)

Starting Activity Propagation
2022-Mar-07 08:28:59 (2022-Mar-07 16:28:59 GMT)
2022-Mar-07 08:29:00 (2022-Mar-07 16:29:00 GMT): 10%
2022-Mar-07 08:29:00 (2022-Mar-07 16:29:00 GMT): 20%

Finished Activity Propagation
2022-Mar-07 08:29:02 (2022-Mar-07 16:29:02 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 2757.2M, totSessionCpu=7:28:06 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3244.2M, init mem=3244.2M)
*info: Placed = 59350          (Fixed = 122)
*info: Unplaced = 0           
Placement Density:95.00%(275176/289659)
Placement Density (including fixed std cells):95.00%(275176/289659)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=3241.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 59350

Instance distribution across the VT partitions:

 LVT : inst = 30976 (52.2%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 30976 (52.2%)

 HVT : inst = 28374 (47.8%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28374 (47.8%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=59350 and nets=63225 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21176_ieng6-641.ucsd.edu_cdrewes_ZlYwHq/fullchip_21176_SApByL.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3236.2M)
Extracted 10.0002% (CPU Time= 0:00:02.5  MEM= 3311.8M)
Extracted 20.0003% (CPU Time= 0:00:03.0  MEM= 3311.8M)
Extracted 30.0003% (CPU Time= 0:00:03.6  MEM= 3311.8M)
Extracted 40.0002% (CPU Time= 0:00:04.2  MEM= 3311.8M)
Extracted 50.0002% (CPU Time= 0:00:04.9  MEM= 3315.8M)
Extracted 60.0003% (CPU Time= 0:00:06.0  MEM= 3315.8M)
Extracted 70.0002% (CPU Time= 0:00:07.9  MEM= 3315.8M)
Extracted 80.0002% (CPU Time= 0:00:09.8  MEM= 3315.8M)
Extracted 90.0003% (CPU Time= 0:00:10.5  MEM= 3315.8M)
Extracted 100% (CPU Time= 0:00:12.7  MEM= 3315.8M)
Number of Extracted Resistors     : 1138261
Number of Extracted Ground Cap.   : 1130512
Number of Extracted Coupling Cap. : 2024500
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3275.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.4  Real Time: 0:00:16.0  MEM: 3275.734M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=9.88281)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 63213. 
Total number of fetched objects 63213
End delay calculation. (MEM=0 CPU=0:00:13.3 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:15.3 REAL=0:00:15.0)
*** Done Building Timing Graph (cpu=0:00:18.9 real=0:00:18.0 totSessionCpu=0:01:38 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:22.3 real=0:00:22.0 totSessionCpu=0:01:38 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:24.7/0:00:24.6 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3303.88)
Total number of fetched objects 63213
AAE_INFO-618: Total number of nets in the design is 63225,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3372.18 CPU=0:00:23.0 REAL=0:00:23.0)
End delay calculation (fullDC). (MEM=3345.1 CPU=0:00:25.0 REAL=0:00:25.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3345.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3345.1M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3296.22)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 63213. 
Total number of fetched objects 63213
AAE_INFO-618: Total number of nets in the design is 63225,  17.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3302.37 CPU=0:00:13.7 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=3302.37 CPU=0:00:14.0 REAL=0:00:14.0)
*** Done Building Timing Graph (cpu=0:00:50.0 real=0:00:50.0 totSessionCpu=7:29:43 mem=3302.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=3302.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=3302.4M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3302.4M
** Profile ** DRVs :  cpu=0:00:01.3, mem=3317.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.646  | -0.631  | -0.646  |
|           TNS (ns):| -1296.9 | -1215.6 | -84.364 |
|    Violating Paths:|  4529   |  4369   |   288   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:06, real = 0:02:05, mem = 2901.3M, totSessionCpu=7:29:46 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       291 (unrouted=0, trialRouted=0, noStatus=0, routed=291, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62934 (unrouted=12, trialRouted=0, noStatus=0, routed=62922, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 290 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 289659.240um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       11824
      Delay constrained sinks:     11824
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 11824 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock DAG stats PRO initial state:
    cell counts      : b=270, i=20, icg=0, nicg=0, l=0, total=290
    cell areas       : b=1881.720um^2, i=158.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2040.120um^2
    cell capacitance : b=1.038pF, i=0.341pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.379pF
    sink capacitance : count=11824, total=11.417pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.729pF, leaf=6.831pF, total=7.560pF
    wire lengths     : top=0.000um, trunk=5402.900um, leaf=45825.200um, total=51228.100um
    hp wire lengths  : top=0.000um, trunk=4178.000um, leaf=11437.500um, total=15615.500um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=145 avg=0.036ns sd=0.022ns min=0.012ns max=0.091ns {118 <= 0.063ns, 24 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=146 avg=0.080ns sd=0.024ns min=0.018ns max=0.100ns {21 <= 0.063ns, 10 <= 0.084ns, 101 <= 0.094ns, 13 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 8 CKBD16: 149 BUFFD12: 4 CKBD12: 8 CKBD8: 2 CKBD6: 2 BUFFD4: 11 CKBD3: 12 CKBD2: 12 BUFFD1: 27 CKBD1: 12 CKBD0: 23 
     Invs: INVD16: 16 CKND16: 4 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.435, max=1.577, avg=0.887, sd=0.346], skew [1.142 vs 0.057*], 26.7% {0.519, 0.576} (wid=0.056 ws=0.039) (gid=1.521 gs=1.116)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:01.1 real=0:00:01.1)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 291, tested: 291, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=270, i=20, icg=0, nicg=0, l=0, total=290
    cell areas       : b=1881.720um^2, i=158.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2040.120um^2
    cell capacitance : b=1.038pF, i=0.341pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.379pF
    sink capacitance : count=11824, total=11.417pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.729pF, leaf=6.831pF, total=7.560pF
    wire lengths     : top=0.000um, trunk=5402.900um, leaf=45825.200um, total=51228.100um
    hp wire lengths  : top=0.000um, trunk=4178.000um, leaf=11437.500um, total=15615.500um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=145 avg=0.036ns sd=0.022ns min=0.012ns max=0.091ns {118 <= 0.063ns, 24 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=146 avg=0.080ns sd=0.024ns min=0.018ns max=0.100ns {21 <= 0.063ns, 10 <= 0.084ns, 101 <= 0.094ns, 13 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 8 CKBD16: 149 BUFFD12: 4 CKBD12: 8 CKBD8: 2 CKBD6: 2 BUFFD4: 11 CKBD3: 12 CKBD2: 12 BUFFD1: 27 CKBD1: 12 CKBD0: 23 
     Invs: INVD16: 16 CKND16: 4 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.435, max=1.577, avg=0.887, sd=0.346], skew [1.142 vs 0.057*], 26.7% {0.519, 0.576} (wid=0.056 ws=0.039) (gid=1.521 gs=1.116)
  Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.4)
  Clock DAG stats PRO final:
    cell counts      : b=270, i=20, icg=0, nicg=0, l=0, total=290
    cell areas       : b=1881.720um^2, i=158.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2040.120um^2
    cell capacitance : b=1.038pF, i=0.341pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.379pF
    sink capacitance : count=11824, total=11.417pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.729pF, leaf=6.831pF, total=7.560pF
    wire lengths     : top=0.000um, trunk=5402.900um, leaf=45825.200um, total=51228.100um
    hp wire lengths  : top=0.000um, trunk=4178.000um, leaf=11437.500um, total=15615.500um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=145 avg=0.036ns sd=0.022ns min=0.012ns max=0.091ns {118 <= 0.063ns, 24 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=146 avg=0.080ns sd=0.024ns min=0.018ns max=0.100ns {21 <= 0.063ns, 10 <= 0.084ns, 101 <= 0.094ns, 13 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 8 CKBD16: 149 BUFFD12: 4 CKBD12: 8 CKBD8: 2 CKBD6: 2 BUFFD4: 11 CKBD3: 12 CKBD2: 12 BUFFD1: 27 CKBD1: 12 CKBD0: 23 
     Invs: INVD16: 16 CKND16: 4 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.435, max=1.577, avg=0.887, sd=0.346], skew [1.142 vs 0.057*], 26.7% {0.519, 0.576} (wid=0.056 ws=0.039) (gid=1.521 gs=1.116)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       291 (unrouted=0, trialRouted=0, noStatus=0, routed=291, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62934 (unrouted=12, trialRouted=0, noStatus=0, routed=62922, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:06.7 real=0:00:06.6)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
**INFO: Start fixing DRV (Mem = 3290.86M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 291 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:30:00.7/7:29:39.8 (1.0), mem = 3290.9M
(I,S,L,T): WC_VIEW: 183.615, 80.8466, 2.47765, 266.939
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.65| -1297.05|       0|       0|       0|  95.00|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.65| -1297.05|       0|       0|       0|  95.00| 0:00:00.0|  3444.8M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 291 constrained nets 
Layer 7 has 388 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=3444.8M) ***

(I,S,L,T): WC_VIEW: 183.615, 80.8466, 2.47765, 266.939
*** DrvOpt [finish] : cpu/real = 0:00:11.8/0:00:11.8 (1.0), totSession cpu/real = 7:30:12.5/7:29:51.6 (1.0), mem = 3425.7M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:32, real = 0:02:32, mem = 3081.5M, totSessionCpu=7:30:13 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:12, Mem = 3382.68M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=3382.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=3382.7M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3392.7M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3392.7M

------------------------------------------------------------
     SI Timing Summary (cpu=0.20min real=0.20min mem=3382.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.646  | -0.631  | -0.646  |
|           TNS (ns):| -1297.1 | -1215.8 | -84.331 |
|    Violating Paths:|  4529   |  4369   |   288   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3392.7M
**optDesign ... cpu = 0:02:35, real = 0:02:34, mem = 3071.3M, totSessionCpu=7:30:15 **
*** Timing NOT met, worst failing slack is -0.646
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 291 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:30:17.0/7:29:56.1 (1.0), mem = 3373.1M
(I,S,L,T): WC_VIEW: 183.615, 80.8466, 2.47765, 266.939
*info: 291 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.646 TNS Slack -1297.051 Density 95.00
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.646|  -84.331|
|reg2reg   |-0.631|-1215.820|
|HEPG      |-0.631|-1215.820|
|All Paths |-0.646|-1297.051|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.631|   -0.646|-1215.820|-1297.051|    95.00%|   0:00:00.0| 3442.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.622|   -0.646|-1211.554|-1292.786|    95.00%|   0:00:01.0| 3484.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.618|   -0.646|-1205.922|-1287.153|    95.00%|   0:00:01.0| 3496.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.618|   -0.646|-1204.801|-1286.032|    95.00%|   0:00:01.0| 3496.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.612|   -0.646|-1204.251|-1285.482|    95.00%|   0:00:01.0| 3496.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.612|   -0.646|-1199.966|-1281.197|    95.00%|   0:00:01.0| 3497.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.612|   -0.646|-1199.938|-1281.170|    95.01%|   0:00:01.0| 3497.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.612|   -0.646|-1199.753|-1280.984|    95.02%|   0:00:09.0| 3503.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 14 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.481|   -0.879|-1231.830|-1335.643|    95.01%|   0:00:20.0| 3592.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -0.477|   -0.879|-1230.756|-1334.569|    95.01%|   0:00:01.0| 3592.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_126_/E                          |
|  -0.474|   -0.879|-1231.186|-1334.999|    95.01%|   0:00:00.0| 3592.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.474|   -0.879|-1230.879|-1334.691|    95.01%|   0:00:02.0| 3592.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.474|   -0.879|-1230.648|-1334.461|    95.01%|   0:00:01.0| 3592.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.474|   -0.879|-1230.149|-1333.962|    94.99%|   0:00:03.0| 3592.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.474|   -0.879|-1229.902|-1333.715|    94.98%|   0:00:00.0| 3592.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.474|   -0.879|-1229.873|-1333.686|    94.98%|   0:00:01.0| 3592.0M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/Q                             |
|  -0.474|   -0.879|-1229.817|-1333.630|    94.98%|   0:00:00.0| 3592.0M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_50_/Q                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 2 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.467|   -0.879|-1226.214|-1329.937|    94.98%|   0:00:12.0| 3621.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.467|   -0.879|-1223.137|-1326.860|    94.98%|   0:00:01.0| 3621.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.467|   -0.879|-1223.232|-1326.956|    94.98%|   0:00:01.0| 3621.2M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_3_/Q                              |
|  -0.467|   -0.879|-1223.232|-1326.956|    94.98%|   0:00:00.0| 3621.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:57.7 real=0:00:57.0 mem=3621.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.879|   -0.879|-106.861|-1326.956|    94.98%|   0:00:01.0| 3621.2M|   WC_VIEW|  default| out[0]                                             |
|  -0.879|   -0.879|-106.861|-1326.956|    94.98%|   0:00:00.0| 3621.2M|   WC_VIEW|  default| out[0]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=3621.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:58.2 real=0:00:58.0 mem=3621.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.879| -106.861|
|reg2reg   |-0.467|-1223.232|
|HEPG      |-0.467|-1223.232|
|All Paths |-0.879|-1326.956|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -0.879 TNS Slack -1326.956 Density 94.98
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 41 Nets
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.879| -106.861|
|reg2reg   |-0.467|-1223.231|
|HEPG      |-0.467|-1223.231|
|All Paths |-0.879|-1326.954|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 307 constrained nets 
Layer 7 has 387 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:59.5 real=0:00:59.0 mem=3621.2M) ***
(I,S,L,T): WC_VIEW: 183.433, 80.8802, 2.47403, 266.787
*** SetupOpt [finish] : cpu/real = 0:01:14.6/0:01:14.4 (1.0), totSession cpu/real = 7:31:31.6/7:31:10.6 (1.0), mem = 3602.1M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (7:31:32 mem=3602.1M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 59399 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 59 insts, mean move: 4.39 um, max move: 12.00 um
	Max move on inst (FE_RC_2093_0): (373.00, 367.20) --> (377.80, 374.40)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 3602.1MB
Summary Report:
Instances move: 59 (out of 59278 movable)
Instances flipped: 0
Mean displacement: 4.39 um
Max displacement: 12.00 um (Instance: FE_RC_2093_0) (373, 367.2) -> (377.8, 374.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D1
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 3602.1MB
*** Finished refinePlace (7:31:34 mem=3602.1M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 307 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:31:34.4/7:31:13.4 (1.0), mem = 3516.1M
(I,S,L,T): WC_VIEW: 183.433, 80.8802, 2.47403, 266.787
*info: 307 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.879 TNS Slack -1326.954 Density 94.99
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.879| -106.861|
|reg2reg   |-0.467|-1223.231|
|HEPG      |-0.467|-1223.231|
|All Paths |-0.879|-1326.954|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.467|   -0.879|-1223.231|-1326.954|    94.99%|   0:00:01.0| 3537.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.467|   -0.879|-1218.384|-1322.107|    94.99%|   0:00:04.0| 3616.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.467|   -0.879|-1218.321|-1322.045|    94.99%|   0:00:00.0| 3616.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.467|   -0.879|-1218.135|-1321.858|    94.99%|   0:00:00.0| 3616.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.467|   -0.879|-1218.114|-1321.837|    94.99%|   0:00:00.0| 3616.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.467|   -0.879|-1217.098|-1320.822|    94.99%|   0:00:01.0| 3616.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.467|   -0.879|-1217.078|-1320.801|    94.99%|   0:00:00.0| 3616.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.467|   -0.879|-1215.422|-1319.145|    94.99%|   0:00:01.0| 3616.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_27_/E                             |
|  -0.467|   -0.879|-1214.835|-1318.558|    94.98%|   0:00:01.0| 3616.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_57_/E                             |
|  -0.467|   -0.879|-1222.285|-1326.008|    94.92%|   0:00:08.0| 3616.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_87_/E                             |
|  -0.467|   -0.879|-1224.003|-1327.727|    94.89%|   0:00:06.0| 3616.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_58_/E                             |
|  -0.467|   -0.879|-1224.882|-1328.605|    94.87%|   0:00:05.0| 3616.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.467|   -0.879|-1224.650|-1328.374|    94.87%|   0:00:01.0| 3616.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_72_/E                           |
|  -0.467|   -0.879|-1224.217|-1327.940|    94.87%|   0:00:01.0| 3616.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_65_/E                           |
|  -0.467|   -0.879|-1223.619|-1327.343|    94.87%|   0:00:01.0| 3616.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_6_/E                            |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 18 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.467|   -0.879|-1200.614|-1310.888|    94.87%|   0:00:13.0| 3650.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_6_/E                            |
|  -0.467|   -0.879|-1200.081|-1310.355|    94.87%|   0:00:01.0| 3650.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_22_/E                           |
|  -0.467|   -0.879|-1198.548|-1308.822|    94.87%|   0:00:01.0| 3650.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_9_/E                              |
|  -0.467|   -0.879|-1198.493|-1308.767|    94.87%|   0:00:00.0| 3650.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_57_/E                           |
|  -0.467|   -0.879|-1196.996|-1307.270|    94.87%|   0:00:00.0| 3650.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_34_/E                             |
|  -0.467|   -0.879|-1194.854|-1305.128|    94.86%|   0:00:01.0| 3650.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_34_/E                             |
|  -0.467|   -0.879|-1191.505|-1301.779|    94.86%|   0:00:00.0| 3650.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.467|   -0.879|-1188.526|-1298.800|    94.85%|   0:00:00.0| 3650.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.467|   -0.879|-1183.577|-1293.851|    94.84%|   0:00:01.0| 3650.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.467|   -0.879|-1182.229|-1292.503|    94.84%|   0:00:01.0| 3669.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.467|   -0.879|-1181.355|-1291.629|    94.84%|   0:00:00.0| 3669.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.467|   -0.879|-1177.144|-1287.418|    94.83%|   0:00:00.0| 3669.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.467|   -0.879|-1177.098|-1287.372|    94.83%|   0:00:00.0| 3669.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.467|   -0.879|-1169.690|-1279.964|    94.82%|   0:00:01.0| 3669.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_30_/D                             |
|  -0.467|   -0.879|-1165.856|-1276.130|    94.81%|   0:00:00.0| 3669.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_41_/D                             |
|  -0.467|   -0.879|-1159.330|-1269.605|    94.80%|   0:00:00.0| 3669.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.467|   -0.879|-1159.235|-1269.510|    94.80%|   0:00:00.0| 3669.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 14 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.467|   -0.879|-1139.951|-1257.455|    94.80%|   0:00:11.0| 3665.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.467|   -0.879|-1133.097|-1250.601|    94.78%|   0:00:01.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q15_reg_13_/D                                      |
|  -0.467|   -0.879|-1123.648|-1241.152|    94.76%|   0:00:01.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory9_reg_119_/D |
|  -0.467|   -0.879|-1123.588|-1241.092|    94.76%|   0:00:00.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory9_reg_119_/D |
|  -0.467|   -0.879|-1123.484|-1240.988|    94.76%|   0:00:00.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory9_reg_119_/D |
|  -0.467|   -0.879|-1118.458|-1235.962|    94.76%|   0:00:00.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory11_reg_114_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.467|   -0.879|-1112.106|-1229.610|    94.75%|   0:00:01.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -0.467|   -0.879|-1108.277|-1225.781|    94.74%|   0:00:01.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -0.467|   -0.879|-1108.275|-1225.778|    94.74%|   0:00:00.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -0.467|   -0.879|-1103.680|-1221.184|    94.73%|   0:00:00.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory1_reg_106_/D |
|  -0.467|   -0.879|-1097.510|-1215.014|    94.71%|   0:00:01.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -0.467|   -0.879|-1091.690|-1209.193|    94.70%|   0:00:01.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.467|   -0.879|-1090.152|-1207.656|    94.70%|   0:00:00.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.467|   -0.879|-1083.632|-1201.136|    94.69%|   0:00:01.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -0.467|   -0.879|-1081.360|-1198.864|    94.68%|   0:00:01.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.467|   -0.879|-1078.040|-1195.544|    94.66%|   0:00:01.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.467|   -0.879|-1077.510|-1195.014|    94.66%|   0:00:00.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.467|   -0.879|-1075.396|-1192.900|    94.65%|   0:00:01.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.467|   -0.879|-1074.771|-1192.275|    94.65%|   0:00:00.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory15_reg_29_/D |
|  -0.467|   -0.879|-1074.538|-1192.042|    94.65%|   0:00:00.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory15_reg_29_/D |
|  -0.467|   -0.879|-1074.523|-1192.027|    94.65%|   0:00:00.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory15_reg_29_/D |
|  -0.467|   -0.879|-1074.328|-1191.832|    94.65%|   0:00:01.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.467|   -0.879|-1074.324|-1191.828|    94.65%|   0:00:00.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.467|   -0.879|-1074.324|-1191.828|    94.65%|   0:00:00.0| 3703.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:11 real=0:01:11 mem=3703.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.879|   -0.879|-120.642|-1191.828|    94.65%|   0:00:01.0| 3703.3M|   WC_VIEW|  default| out[0]                                             |
|  -0.879|   -0.879|-120.615|-1191.801|    94.65%|   0:00:00.0| 3703.3M|   WC_VIEW|  default| out[128]                                           |
|  -0.879|   -0.879|-120.615|-1191.801|    94.65%|   0:00:00.0| 3703.3M|   WC_VIEW|  default| out[61]                                            |
|  -0.879|   -0.879|-120.615|-1191.801|    94.65%|   0:00:00.0| 3703.3M|   WC_VIEW|  default| out[146]                                           |
|  -0.879|   -0.879|-117.477|-1191.801|    94.65%|   0:00:00.0| 3703.3M|        NA|       NA| NA                                                 |
|  -0.879|   -0.879|-117.477|-1191.801|    94.65%|   0:00:00.0| 3703.3M|   WC_VIEW|  default| out[0]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=3703.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:12 real=0:01:12 mem=3703.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.879| -117.477|
|reg2reg   |-0.467|-1074.324|
|HEPG      |-0.467|-1074.324|
|All Paths |-0.879|-1191.801|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -0.879 TNS Slack -1191.801 Density 94.65
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 38 Nets
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.879| -117.483|
|reg2reg   |-0.467|-1074.357|
|HEPG      |-0.467|-1074.357|
|All Paths |-0.879|-1191.840|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 339 constrained nets 
Layer 7 has 296 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:13 real=0:01:14 mem=3703.3M) ***
(I,S,L,T): WC_VIEW: 181.267, 80.5294, 2.45157, 264.247
*** SetupOpt [finish] : cpu/real = 0:01:26.8/0:01:26.7 (1.0), totSession cpu/real = 7:33:01.3/7:32:40.0 (1.0), mem = 3684.2M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (7:33:02 mem=3684.2M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 59165 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3684.2MB
Summary Report:
Instances move: 0 (out of 59045 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3684.2MB
*** Finished refinePlace (7:33:03 mem=3684.2M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:05:24, real = 0:05:23, mem = 3181.7M, totSessionCpu=7:33:04 **
** Profile ** Start :  cpu=0:00:00.0, mem=3553.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=3553.2M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3563.2M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3563.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.879  | -0.467  | -0.879  |
|           TNS (ns):| -1191.8 | -1074.4 |-117.483 |
|    Violating Paths:|  3558   |  3398   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.695%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3563.2M
Info: 339 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3183.71MB/4758.93MB/3329.50MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3183.71MB/4758.93MB/3329.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3183.71MB/4758.93MB/3329.50MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-07 08:34:10 (2022-Mar-07 16:34:10 GMT)
2022-Mar-07 08:34:10 (2022-Mar-07 16:34:10 GMT): 10%
2022-Mar-07 08:34:10 (2022-Mar-07 16:34:10 GMT): 20%
2022-Mar-07 08:34:10 (2022-Mar-07 16:34:10 GMT): 30%
2022-Mar-07 08:34:10 (2022-Mar-07 16:34:10 GMT): 40%
2022-Mar-07 08:34:10 (2022-Mar-07 16:34:10 GMT): 50%
2022-Mar-07 08:34:10 (2022-Mar-07 16:34:10 GMT): 60%
2022-Mar-07 08:34:10 (2022-Mar-07 16:34:10 GMT): 70%
2022-Mar-07 08:34:10 (2022-Mar-07 16:34:10 GMT): 80%
2022-Mar-07 08:34:10 (2022-Mar-07 16:34:10 GMT): 90%

Finished Levelizing
2022-Mar-07 08:34:10 (2022-Mar-07 16:34:10 GMT)

Starting Activity Propagation
2022-Mar-07 08:34:10 (2022-Mar-07 16:34:10 GMT)
2022-Mar-07 08:34:11 (2022-Mar-07 16:34:11 GMT): 10%
2022-Mar-07 08:34:12 (2022-Mar-07 16:34:12 GMT): 20%

Finished Activity Propagation
2022-Mar-07 08:34:13 (2022-Mar-07 16:34:13 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=3186.30MB/4758.93MB/3329.50MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-07 08:34:13 (2022-Mar-07 16:34:13 GMT)
 ... Calculating switching power
2022-Mar-07 08:34:13 (2022-Mar-07 16:34:13 GMT): 10%
2022-Mar-07 08:34:13 (2022-Mar-07 16:34:13 GMT): 20%
2022-Mar-07 08:34:14 (2022-Mar-07 16:34:14 GMT): 30%
2022-Mar-07 08:34:14 (2022-Mar-07 16:34:14 GMT): 40%
2022-Mar-07 08:34:14 (2022-Mar-07 16:34:14 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-07 08:34:14 (2022-Mar-07 16:34:14 GMT): 60%
2022-Mar-07 08:34:15 (2022-Mar-07 16:34:15 GMT): 70%
2022-Mar-07 08:34:16 (2022-Mar-07 16:34:16 GMT): 80%
2022-Mar-07 08:34:19 (2022-Mar-07 16:34:19 GMT): 90%

Finished Calculating power
2022-Mar-07 08:34:20 (2022-Mar-07 16:34:20 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=3186.75MB/4758.93MB/3329.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3186.75MB/4758.93MB/3329.50MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=3186.75MB/4758.93MB/3329.50MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3186.75MB/4758.93MB/3329.50MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-07 08:34:20 (2022-Mar-07 16:34:20 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      186.40730312 	   65.1615%
Total Switching Power:      97.09779287 	   33.9420%
Total Leakage Power:         2.56461101 	    0.8965%
Total Power:               286.06970624
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         107.2       4.527      0.7832       112.5       39.33
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                       72.4          76       1.734       150.1       52.48
Clock (Combinational)                6.8       16.57     0.04691       23.42       8.186
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              186.4        97.1       2.565       286.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      186.4        97.1       2.565       286.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                  6.8       16.57     0.04691       23.42       8.186
-----------------------------------------------------------------------------------------
Total                                6.8       16.57     0.04691       23.42       8.186
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00390 (CKBD16):           0.1679
*              Highest Leakage Power: DP_OP_1329J1_123_8403_U180 (CMPE42D2):        0.0002648
*                Total Cap:      4.42109e-10 F
*                Total instances in design: 59165
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3203.68MB/4765.93MB/3329.50MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:33:21.0/7:32:59.8 (1.0), mem = 3589.3M
(I,S,L,T): WC_VIEW: 181.267, 80.5274, 2.45157, 264.245
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.879  TNS Slack -1191.840 Density 94.70
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    94.70%|        -|  -0.879|-1191.840|   0:00:00.0| 3589.3M|
|    94.09%|     3395|  -0.879|-1191.159|   0:00:51.0| 3689.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.879  TNS Slack -1191.249 Density 94.09
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 339 constrained nets 
Layer 7 has 296 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:57.6) (real = 0:00:58.0) **
(I,S,L,T): WC_VIEW: 179.417, 79.8383, 2.41008, 261.665
*** PowerOpt [finish] : cpu/real = 0:00:58.4/0:00:58.2 (1.0), totSession cpu/real = 7:34:19.4/7:33:58.1 (1.0), mem = 3689.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (7:34:20 mem=3689.7M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 59165 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3689.7MB
Summary Report:
Instances move: 0 (out of 59045 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3689.7MB
*** Finished refinePlace (7:34:21 mem=3689.7M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:06:42, real = 0:06:41, mem = 3210.7M, totSessionCpu=7:34:22 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:02, real=0:00:02, mem=3663.70M, totSessionCpu=7:34:24).
**optDesign ... cpu = 0:06:44, real = 0:06:43, mem = 3210.7M, totSessionCpu=7:34:24 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3210.66MB/4859.38MB/3329.50MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3210.66MB/4859.38MB/3329.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3210.66MB/4859.38MB/3329.50MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-07 08:35:26 (2022-Mar-07 16:35:26 GMT)
2022-Mar-07 08:35:26 (2022-Mar-07 16:35:26 GMT): 10%
2022-Mar-07 08:35:26 (2022-Mar-07 16:35:26 GMT): 20%
2022-Mar-07 08:35:26 (2022-Mar-07 16:35:26 GMT): 30%
2022-Mar-07 08:35:26 (2022-Mar-07 16:35:26 GMT): 40%
2022-Mar-07 08:35:26 (2022-Mar-07 16:35:26 GMT): 50%
2022-Mar-07 08:35:26 (2022-Mar-07 16:35:26 GMT): 60%
2022-Mar-07 08:35:26 (2022-Mar-07 16:35:26 GMT): 70%
2022-Mar-07 08:35:27 (2022-Mar-07 16:35:27 GMT): 80%
2022-Mar-07 08:35:27 (2022-Mar-07 16:35:27 GMT): 90%

Finished Levelizing
2022-Mar-07 08:35:27 (2022-Mar-07 16:35:27 GMT)

Starting Activity Propagation
2022-Mar-07 08:35:27 (2022-Mar-07 16:35:27 GMT)
2022-Mar-07 08:35:28 (2022-Mar-07 16:35:28 GMT): 10%
2022-Mar-07 08:35:28 (2022-Mar-07 16:35:28 GMT): 20%

Finished Activity Propagation
2022-Mar-07 08:35:29 (2022-Mar-07 16:35:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=3213.10MB/4859.38MB/3329.50MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-07 08:35:29 (2022-Mar-07 16:35:29 GMT)
 ... Calculating switching power
2022-Mar-07 08:35:30 (2022-Mar-07 16:35:30 GMT): 10%
2022-Mar-07 08:35:30 (2022-Mar-07 16:35:30 GMT): 20%
2022-Mar-07 08:35:30 (2022-Mar-07 16:35:30 GMT): 30%
2022-Mar-07 08:35:30 (2022-Mar-07 16:35:30 GMT): 40%
2022-Mar-07 08:35:30 (2022-Mar-07 16:35:30 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-07 08:35:31 (2022-Mar-07 16:35:31 GMT): 60%
2022-Mar-07 08:35:32 (2022-Mar-07 16:35:32 GMT): 70%
2022-Mar-07 08:35:32 (2022-Mar-07 16:35:32 GMT): 80%
2022-Mar-07 08:35:35 (2022-Mar-07 16:35:35 GMT): 90%

Finished Calculating power
2022-Mar-07 08:35:36 (2022-Mar-07 16:35:36 GMT)
Ended Power Computation: (cpu=0:00:07, real=0:00:06, mem(process/total/peak)=3213.11MB/4859.38MB/3329.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3213.11MB/4859.38MB/3329.50MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=3213.11MB/4859.38MB/3329.50MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3213.11MB/4859.38MB/3329.50MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-07 08:35:36 (2022-Mar-07 16:35:36 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      184.56398767 	   65.1058%
Total Switching Power:      96.39703950 	   34.0045%
Total Leakage Power:         2.52204453 	    0.8897%
Total Power:               283.48307091
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         107.1       4.479      0.7802       112.4       39.65
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      70.63       75.36       1.695       147.7        52.1
Clock (Combinational)                6.8       16.56     0.04691       23.41       8.257
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              184.6        96.4       2.522       283.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      184.6        96.4       2.522       283.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                  6.8       16.56     0.04691       23.41       8.257
-----------------------------------------------------------------------------------------
Total                                6.8       16.56     0.04691       23.41       8.257
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00390 (CKBD16):           0.1679
*              Highest Leakage Power: DP_OP_1329J1_123_8403_U180 (CMPE42D2):        0.0002648
*                Total Cap:      4.3886e-10 F
*                Total instances in design: 59165
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3230.64MB/4869.88MB/3329.50MB)

** Power Reclaim End WNS Slack -0.879  TNS Slack -1191.249 
End: Power Optimization (cpu=0:01:16, real=0:01:16, mem=3562.12M, totSessionCpu=7:34:37).
**optDesign ... cpu = 0:06:57, real = 0:06:56, mem = 3187.5M, totSessionCpu=7:34:37 **
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 456
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 456
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=7:34:41 mem=3564.1M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 63028
AAE_INFO-618: Total number of nets in the design is 63040,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:21.1 REAL=0:00:21.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:23.6 REAL=0:00:23.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 63028. 
Total number of fetched objects 63028
AAE_INFO-618: Total number of nets in the design is 63040,  15.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:10.5 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:10.8 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:44.5 real=0:00:44.0 totSessionCpu=0:02:28 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:47.9 real=0:00:47.0 totSessionCpu=0:02:28 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_21176_ieng6-641.ucsd.edu_cdrewes_ZlYwHq/coe_eosdata_l2XEGT/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [214968 node(s), 309737 edge(s), 1 view(s)] (fixHold) cpu=0:00:58.7 real=0:00:58.0 totSessionCpu=0:02:39 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:58.9/0:00:58.8 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:58.5 real=0:00:59.0 totSessionCpu=7:35:39 mem=3564.1M ***
** Profile ** Start :  cpu=0:00:00.0, mem=3564.1M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3574.1M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_21176_ieng6-641.ucsd.edu_cdrewes_ZlYwHq/coe_eosdata_l2XEGT/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=3630.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=3630.8M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3630.8M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.879  | -0.467  | -0.879  |
|           TNS (ns):| -1191.3 | -1073.8 |-117.483 |
|    Violating Paths:|  3561   |  3401   |   160   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.268  | -0.268  | -0.152  |
|           TNS (ns):|-252.552 |-176.927 | -75.625 |
|    Violating Paths:|  5277   |  2238   |  3039   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.093%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:08:04, real = 0:08:03, mem = 3256.4M, totSessionCpu=7:35:44 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:35:43.8/7:35:23.1 (1.0), mem = 3606.8M
(I,S,L,T): WC_VIEW: 179.417, 79.8383, 2.41008, 261.665
*info: Run optDesign holdfix with 1 thread.
Info: 339 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:01:07 real=0:01:07 totSessionCpu=7:35:47 mem=3633.9M density=94.093% ***
** Profile ** Start :  cpu=0:00:00.0, mem=3640.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=3640.3M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3650.3M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2679
      TNS :    -252.5569
      #VP :         5275
  Density :      94.093%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:11 real=0:01:11 totSessionCpu=7:35:51 mem=3650.3M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2679
      TNS :    -252.5569
      #VP :         5275
  Density :      94.093%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:05.2 real=0:00:05.0
 accumulated cpu=0:01:16 real=0:01:16 totSessionCpu=7:35:57 mem=3709.0M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2679
      TNS :    -252.5569
      #VP :         5275
  Density :      94.093%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:16 real=0:01:17 totSessionCpu=7:35:57 mem=3709.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst FE_PHC10947_mem_in_37 (CKBD0)

    Added inst FE_PHC10948_mem_in_42 (CKBD0)

    Added inst FE_PHC10949_mem_in_14 (CKBD0)

    Added inst FE_PHC10950_FE_OFN494_core_instance_array_out_20 (CKBD0)

    Added inst FE_PHC10951_mem_in_7 (CKBD0)

    Added inst FE_PHC10952_mem_in_35 (CKBD0)

    Added inst FE_PHC10953_FE_OFN286_core_instance_array_out_121 (BUFFD1)

    Added inst FE_PHC10954_mem_in_3 (CKBD0)

    Added inst FE_PHC10955_FE_OFN341_core_instance_array_out_40 (CKBD0)

    Added inst FE_PHC10956_FE_OFN287_core_instance_array_out_120 (CKBD0)

    Added inst FE_PHC10957_mem_in_40 (CKBD0)

    Added inst FE_PHC10958_FE_OFN324_core_instance_array_out_60 (CKBD0)

    Added inst FE_PHC10959_mem_in_38 (CKBD0)

    Added inst FE_PHC10960_mem_in_26 (CKBD0)

    Added inst FE_PHC10961_mem_in_20 (CKBD0)

    Added inst FE_PHC10962_mem_in_6 (BUFFD1)

    Added inst FE_PHC10963_mem_in_36 (CKBD0)

    Added inst FE_PHC10964_mem_in_29 (CKBD0)

    Added inst FE_PHC10965_mem_in_4 (BUFFD1)

    Added inst FE_PHC10966_mem_in_17 (CKBD0)

    Added inst FE_PHC10967_mem_in_12 (BUFFD1)

    Added inst FE_PHC10968_mem_in_27 (CKBD0)

    Added inst FE_PHC10969_mem_in_50 (CKBD0)

    Added inst FE_PHC10970_mem_in_32 (BUFFD1)

    Added inst FE_PHC10971_mem_in_22 (CKBD0)

    Added inst FE_PHC10972_mem_in_46 (CKBD0)

    Added inst FE_PHC10973_mem_in_16 (CKBD0)

    Added inst FE_PHC10974_mem_in_15 (CKBD0)

    Added inst FE_PHC10975_mem_in_34 (CKBD0)

    Added inst FE_PHC10976_mem_in_51 (CKBD0)

    Added inst FE_PHC10977_mem_in_24 (CKBD0)

    Added inst FE_PHC10978_mem_in_13 (CKBD0)

    Added inst FE_PHC10979_mem_in_23 (CKBD0)

    Added inst FE_PHC10980_mem_in_43 (CKBD0)

    Added inst FE_PHC10981_mem_in_21 (CKBD0)

    Added inst FE_PHC10982_mem_in_49 (CKBD0)

    Added inst FE_PHC10983_mem_in_31 (CKBD0)

    Added inst FE_PHC10984_core_instance_array_out_21 (BUFFD1)

    Added inst FE_PHC10985_mem_in_5 (CKBD0)

    Added inst FE_PHC10986_mem_in_25 (CKBD0)

    Added inst FE_PHC10987_FE_OFN323_core_instance_array_out_61 (CKBD2)

    Added inst FE_PHC10988_FE_OFN360_core_instance_array_out_1 (CKBD0)

    Added inst FE_PHC10989_mem_in_41 (CKBD0)

    Added inst FE_PHC10990_mem_in_2 (BUFFD1)

    Added inst FE_PHC10991_mem_in_9 (BUFFD1)

    Added inst FE_PHC10992_inst_7 (CKBD0)

    Added inst FE_PHC10993_mem_in_19 (CKBD0)

    Added inst FE_PHC10994_mem_in_1 (CKBD0)

    Added inst FE_PHC10995_mem_in_0 (BUFFD1)

    Added inst FE_PHC10996_mem_in_10 (BUFFD1)

    Added inst FE_PHC10997_inst_16 (CKBD0)

    Added inst FE_PHC10998_mem_in_44 (CKBD0)

    Added inst FE_PHC10999_mem_in_33 (CKBD0)

    Added inst FE_PHC11000_mem_in_8 (CKBD0)

    Added inst FE_PHC11001_inst_1 (BUFFD1)

    Added inst FE_PHC11002_FE_OFN340_core_instance_array_out_41 (BUFFD1)

    Added inst FE_PHC11003_mem_in_47 (CKBD0)

    Added inst FE_PHC11004_core_instance_ofifo_inst_col_idx_1__fifo_instance_q10_7 (CKBD0)

    Added inst FE_PHC11005_core_instance_ofifo_inst_col_idx_1__fifo_instance_q15_3 (CKBD0)

    Added inst FE_PHC11006_core_instance_ofifo_inst_col_idx_1__fifo_instance_q4_7 (CKBD0)

    Added inst FE_PHC11007_mem_in_28 (CKBD0)

    Added inst FE_PHC11008_mem_in_18 (CKBD0)

    Added inst FE_PHC11009_mem_in_45 (CKBD0)

    Added inst FE_PHC11010_inst_5 (BUFFD1)

    Added inst FE_PHC11011_core_instance_ofifo_inst_col_idx_1__fifo_instance_q12_7 (CKBD0)

    Added inst FE_PHC11012_core_instance_ofifo_inst_col_idx_1__fifo_instance_q13_3 (CKBD0)

    Added inst FE_PHC11013_core_instance_ofifo_inst_col_idx_0__fifo_instance_q13_5 (CKBD0)

    Added inst FE_PHC11014_core_instance_mac_array_instance_q_temp_1047 (CKBD1)

    Added inst FE_PHC11015_n11541 (CKBD1)

    Added inst FE_PHC11016_FE_OCPN17582_core_instance_array_out_42 (BUFFD1)

    Added inst FE_PHC11017_inst_3 (CKBD0)

    Added inst FE_PHC11018_core_instance_mac_array_instance_q_temp_831 (CKBD1)

    Added inst FE_PHC11019_inst_9 (CKBD1)

    Added inst FE_PHC11020_core_instance_array_out_22 (CKBD2)

    Added inst FE_PHC11021_core_instance_mac_array_instance_q_temp_1042 (CKBD0)

    Added inst FE_PHC11022_inst_11 (CKBD4)

    Added inst FE_PHC11023_core_instance_ofifo_inst_col_idx_0__fifo_instance_q4_5 (CKBD0)

    Added inst FE_PHC11024_inst_8 (CKBD2)

    Added inst FE_PHC11025_inst_10 (CKBD2)

    Added inst FE_PHC11026_core_instance_ofifo_inst_col_idx_1__fifo_instance_q1_12 (CKBD0)

    Added inst FE_PHC11027_core_instance_mac_array_instance_q_temp_1025 (BUFFD1)

    Added inst FE_PHC11028_mem_in_11 (CKBD0)

    Added inst FE_PHC11029_mem_in_30 (CKBD0)

    Added inst FE_PHC11030_core_instance_ofifo_inst_col_idx_0__fifo_instance_q12_3 (CKBD0)

    Added inst FE_PHC11031_inst_15 (BUFFD3)

    Added inst FE_PHC11032_core_instance_mac_array_instance_q_temp_1061 (CKBD1)

    Added inst FE_PHC11033_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_79 (CKBD1)

    Added inst FE_PHC11034_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_32 (CKBD1)

    Added inst FE_PHC11035_FE_OFN285_core_instance_array_out_122 (BUFFD1)

    Added inst FE_PHC11036_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_88 (CKBD1)

    Added inst FE_PHC11037_core_instance_mac_array_instance_q_temp_1048 (CKBD1)

    Added inst FE_PHC11038_FE_OCPN16657_core_instance_mac_array_instance_q_temp_1037 (CKBD1)

    Added inst FE_PHC11039_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_31 (CKBD0)

    Added inst FE_PHC11040_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_8 (BUFFD1)

    Added inst FE_PHC11041_core_instance_mac_array_instance_q_temp_1135 (CKBD0)

    Added inst FE_PHC11042_core_instance_mac_array_instance_q_temp_1142 (CKBD1)

    Added inst FE_PHC11043_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_101 (BUFFD1)

    Added inst FE_PHC11044_FE_OFN1457_core_instance_mac_array_instance_q_temp_1063 (CKBD1)

    Added inst FE_PHC11045_FE_OCPN16772_core_instance_mac_array_instance_q_temp_1117 (CKBD1)

    Added inst FE_PHC11046_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_102 (BUFFD1)

    Added inst FE_PHC11047_inst_0 (BUFFD12)

    Added inst FE_PHC11048_core_instance_mac_array_instance_q_temp_1128 (CKBD0)

    Added inst FE_PHC11049_FE_RN_19322_0 (CKBD1)

    Added inst FE_PHC11050_FE_OFN16488_core_instance_mac_array_instance_q_temp_1109 (CKBD1)

    Added inst FE_PHC11051_FE_OCPN17553_core_instance_mac_array_instance_q_temp_1061 (CKBD0)

    Added inst FE_PHC11052_core_instance_mac_array_instance_q_temp_1095 (CKBD1)

    Added inst FE_PHC11053_core_instance_mac_array_instance_q_temp_1054 (BUFFD1)

    Added inst FE_PHC11054_core_instance_mac_array_instance_q_temp_1123 (BUFFD1)

    Added inst FE_PHC11055_core_instance_mac_array_instance_q_temp_1102 (BUFFD1)

    Added inst FE_PHC11056_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_29 (CKBD0)

    Added inst FE_PHC11057_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_51 (BUFFD1)

    Added inst FE_PHC11058_n11343 (CKBD0)

    Added inst FE_PHC11059_inst_4 (CKBD1)

    Added inst FE_PHC11060_FE_RN_11057_0 (CKBD1)

    Added inst FE_PHC11061_core_instance_mac_array_instance_q_temp_1104 (CKBD0)

    Added inst FE_PHC11062_FE_OCPN16693_FE_OFN16298_core_instance_mac_array_instance_q_temp_773 (CKBD1)

    Added inst FE_PHC11063_FE_OCPN17905_n11256 (CKBD1)

    Added inst FE_PHC11064_core_instance_mac_array_instance_q_temp_1050 (BUFFD1)

    Added inst FE_PHC11065_core_instance_mac_array_instance_q_temp_1079 (CKBD4)

    Added inst FE_PHC11066_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_56 (BUFFD3)

    Added inst FE_PHC11067_core_instance_mac_array_instance_q_temp_1074 (CKBD1)

    Added inst FE_PHC11068_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_26 (BUFFD1)

    Added inst FE_PHC11069_n11319 (CKBD2)

    Added inst FE_PHC11070_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_127 (BUFFD1)

    Added inst FE_PHC11071_core_instance_array_out_45 (CKBD2)

    Added inst FE_PHC11072_FE_RN_260 (CKBD0)

    Added inst FE_PHC11073_core_instance_mac_array_instance_q_temp_1132 (CKBD0)

    Added inst FE_PHC11074_FE_OFN358_core_instance_array_out_3 (CKBD2)

    Added inst FE_PHC11075_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_27 (BUFFD1)

    Added inst FE_PHC11076_DP_OP_1331J1_125_8403_n761 (CKBD0)

    Added inst FE_PHC11077_FE_OFN1481_core_instance_mac_array_instance_q_temp_1091 (BUFFD1)

    Added inst FE_PHC11078_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_98 (BUFFD1)

    Added inst FE_PHC11079_n11313 (CKBD0)

    Added inst FE_PHC11080_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_114 (BUFFD1)

    Added inst FE_PHC11081_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_21 (BUFFD1)

    Added inst FE_PHC11082_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_57 (BUFFD1)

    Added inst FE_PHC11083_core_instance_mac_array_instance_q_temp_848 (BUFFD2)

    Added inst FE_PHC11084_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_99 (CKBD2)

    Added inst FE_PHC11085_core_instance_mac_array_instance_q_temp_827 (CKBD1)

    Added inst FE_PHC11086_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_95 (BUFFD1)

    Added inst FE_PHC11087_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_103 (BUFFD1)

    Added inst FE_PHC11088_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_18 (BUFFD1)

    Added inst FE_PHC11089_core_instance_mac_array_instance_q_temp_800 (BUFFD2)

    Added inst FE_PHC11090_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_106 (BUFFD1)

    Added inst FE_PHC11091_DP_OP_1334J1_128_8403_n43 (CKBD0)

    Added inst FE_PHC11092_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_122 (BUFFD1)

    Added inst FE_PHC11093_core_instance_mac_array_instance_q_temp_1130 (CKBD1)

    Added inst FE_PHC11094_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_44 (CKBD2)

    Added inst FE_PHC11095_FE_OFN1448_core_instance_mac_array_instance_q_temp_1144 (BUFFD1)

    Added inst FE_PHC11096_core_instance_mac_array_instance_q_temp_812 (CKBD1)

    Added inst FE_PHC11097_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_79 (CKBD2)

    Added inst FE_PHC11098_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_65 (BUFFD1)

    Added inst FE_PHC11099_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_20 (BUFFD1)

    Added inst FE_PHC11100_core_instance_mac_array_instance_q_temp_1127 (CKBD1)

    Added inst FE_PHC11101_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_36 (BUFFD1)

    Added inst FE_PHC11102_FE_RN_65 (CKBD1)

    Added inst FE_PHC11103_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_121 (BUFFD1)

    Added inst FE_PHC11104_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_97 (BUFFD1)

    Added inst FE_PHC11105_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_22 (BUFFD1)

    Added inst FE_PHC11106_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_94 (BUFFD1)

    Added inst FE_PHC11107_core_instance_mac_array_instance_q_temp_768 (CKBD2)

    Added inst FE_PHC11108_FE_OFN321_core_instance_array_out_63 (CKBD1)

    Added inst FE_PHC11109_core_instance_mac_array_instance_q_temp_798 (CKBD1)

    Added inst FE_PHC11110_core_instance_mac_array_instance_q_temp_860 (CKBD0)

    Added inst FE_PHC11111_core_instance_mac_array_instance_q_temp_872 (BUFFD1)

    Added inst FE_PHC11112_core_instance_mac_array_instance_q_temp_782 (CKBD1)

    Added inst FE_PHC11113_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_52 (BUFFD1)

    Added inst FE_PHC11114_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_100 (BUFFD1)

    Added inst FE_PHC11115_n11401 (CKBD4)

    Added inst FE_PHC11116_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_111 (BUFFD1)

    Added inst FE_PHC11117_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_0 (BUFFD1)

    Added inst FE_PHC11118_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_125 (CKBD0)

    Added inst FE_PHC11119_core_instance_mac_array_instance_q_temp_822 (CKBD2)

    Added inst FE_PHC11120_core_instance_mac_array_instance_q_temp_1080 (BUFFD1)

    Added inst FE_PHC11121_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_5 (BUFFD1)

    Added inst FE_PHC11122_n11595 (BUFFD1)

    Added inst FE_PHC11123_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_85 (CKBD2)

    Added inst FE_PHC11124_n10648 (CKBD1)

    Added inst FE_PHC11125_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_37 (CKBD2)

    Added inst FE_PHC11126_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_59 (BUFFD1)

    Added inst FE_PHC11127_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_125 (BUFFD1)

    Added inst FE_PHC11128_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_25 (BUFFD1)

    Added inst FE_PHC11129_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_33 (BUFFD1)

    Added inst FE_PHC11130_core_instance_mac_array_instance_q_temp_1064 (CKBD2)

    Added inst FE_PHC11131_core_instance_mac_array_instance_q_temp_816 (CKBD2)

    Added inst FE_PHC11132_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_71 (CKBD2)

    Added inst FE_PHC11133_core_instance_mac_array_instance_q_temp_877 (CKBD1)

    Added inst FE_PHC11134_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_80 (BUFFD2)

    Added inst FE_PHC11135_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_39 (BUFFD1)

    Added inst FE_PHC11136_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_119 (CKBD2)

    Added inst FE_PHC11137_core_instance_mac_array_instance_q_temp_784 (BUFFD2)

    Added inst FE_PHC11138_core_instance_mac_array_instance_q_temp_796 (CKBD2)

    Added inst FE_PHC11139_n10664 (BUFFD1)

    Added inst FE_PHC11140_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_121 (CKBD1)

    Added inst FE_PHC11141_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_68 (BUFFD1)

    Added inst FE_PHC11142_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_90 (CKBD2)

    Added inst FE_PHC11143_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_30 (CKBD1)

    Added inst FE_PHC11144_core_instance_mac_array_instance_q_temp_874 (CKBD2)

    Added inst FE_PHC11145_core_instance_mac_array_instance_q_temp_857 (CKBD1)

    Added inst FE_PHC11146_inst_2 (BUFFD1)

    Added inst FE_PHC11147_core_instance_mac_array_instance_q_temp_878 (CKBD1)

    Added inst FE_PHC11148_core_instance_mac_array_instance_q_temp_854 (CKBD1)

    Added inst FE_PHC11149_core_instance_mac_array_instance_q_temp_870 (CKBD2)

    Added inst FE_PHC11150_FE_OFN16463_core_instance_mac_array_instance_q_temp_771 (CKBD2)

    Added inst FE_PHC11151_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_45 (CKBD2)

    Added inst FE_PHC11152_core_instance_mac_array_instance_q_temp_847 (CKBD1)

    Added inst FE_PHC11153_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_6 (BUFFD2)

    Added inst FE_PHC11154_core_instance_mac_array_instance_q_temp_840 (BUFFD2)

    Added inst FE_PHC11155_n10014 (CKBD4)

    Added inst FE_PHC11156_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_86 (CKBD2)

    Added inst FE_PHC11157_core_instance_mac_array_instance_q_temp_885 (CKBD1)

    Added inst FE_PHC11158_core_instance_mac_array_instance_q_temp_828 (CKBD4)

    Added inst FE_PHC11159_n3912 (CKBD1)

    Added inst FE_PHC11160_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_8 (CKBD2)

    Added inst FE_PHC11161_core_instance_mac_array_instance_q_temp_888 (CKBD2)

    Added inst FE_PHC11162_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_38 (CKBD2)

    Added inst FE_PHC11163_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_66 (CKBD2)

    Added inst FE_PHC11164_core_instance_mac_array_instance_q_temp_806 (CKBD2)

    Added inst FE_PHC11165_core_instance_mac_array_instance_q_temp_1118 (BUFFD1)

    Added inst FE_PHC11166_DP_OP_1331J1_125_8403_n682 (CKBD0)

    Added inst FE_PHC11167_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_73 (BUFFD3)

    Added inst FE_PHC11168_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_27 (CKBD0)

    Added inst FE_PHC11169_core_instance_mac_array_instance_q_temp_1120 (CKBD4)

    Added inst FE_PHC11170_core_instance_mac_array_instance_q_temp_833 (CKBD2)

    Added inst FE_PHC11171_core_instance_mac_array_instance_q_temp_880 (CKBD2)

    Added inst FE_PHC11172_FE_OCPN17717_core_instance_mac_array_instance_q_temp_865 (CKBD2)

    Added inst FE_PHC11173_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_89 (CKBD2)

    Added inst FE_PHC11174_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_53 (CKBD2)

    Added inst FE_PHC11175_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_35 (CKBD2)

    Added inst FE_PHC11176_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_34 (CKBD2)

    Added inst FE_PHC11177_core_instance_mac_array_instance_q_temp_776 (CKBD4)

    Added inst FE_PHC11178_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_47 (BUFFD3)

    Added inst FE_PHC11179_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_63 (CKBD2)

    Added inst FE_PHC11180_core_instance_mac_array_instance_q_temp_780 (BUFFD1)

    Added inst FE_PHC11181_FE_OCPN7567_core_instance_mac_array_instance_q_temp_797 (CKBD4)

    Added inst FE_PHC11182_core_instance_mac_array_instance_q_temp_770 (CKBD2)

    Added inst FE_PHC11183_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_117 (CKBD2)

    Added inst FE_PHC11184_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_115 (CKBD2)

    Added inst FE_PHC11185_FE_OFN357_core_instance_array_out_4 (CKBD1)

    Added inst FE_PHC11186_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_19 (CKBD2)

    Added inst FE_PHC11187_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_46 (CKBD2)

    Added inst FE_PHC11188_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_118 (CKBD4)

    Added inst FE_PHC11189_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_13 (CKBD2)

    Added inst FE_PHC11190_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_39 (CKBD4)

    Added inst FE_PHC11191_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_2 (CKBD2)

    Added inst FE_PHC11192_core_instance_mac_array_instance_q_temp_856 (CKBD2)

    Added inst FE_PHC11193_FE_OFN890_core_instance_mac_array_instance_q_temp_867 (BUFFD3)

    Added inst FE_PHC11194_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_32 (CKBD2)

    Added inst FE_PHC11195_core_instance_mac_array_instance_q_temp_1056 (CKBD4)

    Added inst FE_PHC11196_core_instance_mac_array_instance_q_temp_871 (CKBD4)

    Added inst FE_PHC11197_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_78 (CKBD2)

    Added inst FE_PHC11198_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_16 (CKBD2)

    Added inst FE_PHC11199_FE_OCPN17572_core_instance_array_out_43 (CKBD1)

    Added inst FE_PHC11200_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_84 (CKBD2)

    Added inst FE_PHC11201_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_17 (CKBD2)

    Added inst FE_PHC11202_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_69 (CKBD2)

    Added inst FE_PHC11203_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_70 (CKBD2)

    Added inst FE_PHC11204_core_instance_mac_array_instance_q_temp_583 (CKBD1)

    Added inst FE_PHC11205_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_76 (CKBD2)

    Added inst FE_PHC11206_core_instance_mac_array_instance_q_temp_781 (CKBD0)

    Added inst FE_PHC11207_n10462 (CKBD4)

    Added inst FE_PHC11208_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_4 (CKBD2)

    Added inst FE_PHC11209_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_58 (CKBD2)

    Added inst FE_PHC11210_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_82 (CKBD2)

    Added inst FE_PHC11211_core_instance_mac_array_instance_q_temp_823 (CKBD4)

    Added inst FE_PHC11212_core_instance_mac_array_instance_q_temp_1032 (CKBD4)

    Added inst FE_PHC11213_core_instance_mac_array_instance_q_temp_829 (CKBD4)

    Added inst FE_PHC11214_core_instance_mac_array_instance_q_temp_826 (CKBD4)

    Added inst FE_PHC11215_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_110 (CKBD2)

    Added inst FE_PHC11216_core_instance_mac_array_instance_q_temp_1078 (CKBD0)

    Added inst FE_PHC11217_core_instance_mac_array_instance_q_temp_879 (CKBD0)

    Added inst FE_PHC11218_core_instance_mac_array_instance_q_temp_841 (CKBD4)

    Added inst FE_PHC11219_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_11 (CKBD2)

    Added inst FE_PHC11220_FE_OCPN17060_core_instance_mac_array_instance_q_temp_849 (CKBD4)

    Added inst FE_PHC11221_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_23 (CKBD2)

    Added inst FE_PHC11222_core_instance_mac_array_instance_q_temp_843 (CKBD4)

    Added inst FE_PHC11223_n11203 (BUFFD1)

    Added inst FE_PHC11224_core_instance_mac_array_instance_q_temp_820 (BUFFD3)

    Added inst FE_PHC11225_core_instance_mac_array_instance_q_temp_850 (CKBD4)

    Added inst FE_PHC11226_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_102 (CKBD4)

    Added inst FE_PHC11227_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_67 (CKBD2)

    Added inst FE_PHC11228_core_instance_mac_array_instance_q_temp_853 (CKBD4)

    Added inst FE_PHC11229_core_instance_mac_array_instance_q_temp_774 (CKBD4)

    Added inst FE_PHC11230_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_43 (BUFFD3)

    Added inst FE_PHC11231_core_instance_mac_array_instance_q_temp_861 (CKBD4)

    Added inst FE_PHC11232_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_92 (CKBD2)

    Added inst FE_PHC11233_FE_OCPN17314_core_instance_mac_array_instance_q_temp_783 (CKBD4)

    Added inst FE_PHC11234_core_instance_mac_array_instance_q_temp_892 (CKBD2)

    Added inst FE_PHC11235_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_50 (CKBD2)

    Added inst FE_PHC11236_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_96 (CKBD2)

    Added inst FE_PHC11237_core_instance_mac_array_instance_q_temp_1119 (CKBD4)

    Added inst FE_PHC11238_core_instance_mac_array_instance_q_temp_876 (CKBD4)

    Added inst FE_PHC11239_core_instance_mac_array_instance_q_temp_785 (CKBD4)

    Added inst FE_PHC11240_n10310 (CKBD4)

    Added inst FE_PHC11241_core_instance_mac_array_instance_q_temp_864 (CKBD2)

    Added inst FE_PHC11242_n10188 (CKBD4)

    Added inst FE_PHC11243_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_107 (CKBD2)

    Added inst FE_PHC11244_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_42 (CKBD2)

    Added inst FE_PHC11245_core_instance_mac_array_instance_q_temp_873 (CKBD2)

    Added inst FE_PHC11246_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_54 (CKBD2)

    Added inst FE_PHC11247_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_1 (CKBD2)

    Added inst FE_PHC11248_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_15 (CKBD4)

    Added inst FE_PHC11249_core_instance_mac_array_instance_q_temp_804 (CKBD4)

    Added inst FE_PHC11250_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_7 (CKBD2)

    Added inst FE_PHC11251_core_instance_mac_array_instance_q_temp_832 (CKBD4)

    Added inst FE_PHC11252_core_instance_mac_array_instance_q_temp_889 (CKBD4)

    Added inst FE_PHC11253_core_instance_mac_array_instance_q_temp_802 (CKBD4)

    Added inst FE_PHC11254_core_instance_mac_array_instance_q_temp_791 (CKBD4)

    Added inst FE_PHC11255_core_instance_mac_array_instance_q_temp_788 (CKBD4)

    Added inst FE_PHC11256_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_91 (CKBD4)

    Added inst FE_PHC11257_reset (CKBD0)

    Added inst FE_PHC11258_core_instance_mac_array_instance_q_temp_839 (CKBD2)

    Added inst FE_PHC11259_n10371 (CKBD4)

    Added inst FE_PHC11260_core_instance_mac_array_instance_q_temp_858 (CKBD4)

    Added inst FE_PHC11261_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_72 (CKBD4)

    Added inst FE_PHC11262_FE_OCPN16786_core_instance_mac_array_instance_q_temp_1051 (BUFFD1)

    Added inst FE_PHC11263_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_81 (CKBD2)

    Added inst FE_PHC11264_FE_OCPN16822_core_instance_mac_array_instance_q_temp_1053 (CKBD1)

    Added inst FE_PHC11265_core_instance_mac_array_instance_q_temp_1067 (BUFFD1)

    Added inst FE_PHC11266_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_77 (CKBD2)

    Added inst FE_PHC11267_core_instance_mac_array_instance_q_temp_819 (CKBD4)

    Added inst FE_PHC11268_n11299 (CKBD0)

    Added inst FE_PHC11269_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_83 (CKBD2)

    Added inst FE_PHC11270_core_instance_mac_array_instance_q_temp_801 (CKBD4)

    Added inst FE_PHC11271_core_instance_ofifo_inst_col_idx_2__fifo_instance_wr_ptr_2 (BUFFD1)

    Added inst FE_PHC11272_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_49 (CKBD2)

    Added inst FE_PHC11273_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_126 (CKBD2)

    Added inst FE_PHC11274_n4416 (BUFFD1)

    Added inst FE_PHC11275_core_instance_mac_array_instance_q_temp_890 (BUFFD8)

    Added inst FE_PHC11276_core_instance_mac_array_instance_q_temp_863 (BUFFD3)

    Added inst FE_PHC11277_core_instance_mac_array_instance_q_temp_1143 (CKBD2)

    Added inst FE_PHC11278_inst_14 (CKBD1)

    Added inst FE_PHC11279_n11648 (CKBD0)

    Added inst FE_PHC11280_core_instance_mac_array_instance_q_temp_817 (CKBD2)

    Added inst FE_PHC11281_DP_OP_1334J1_128_8403_n1851 (CKBD1)

    Added inst FE_PHC11282_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_60 (BUFFD1)

    Added inst FE_PHC11283_core_instance_mac_array_instance_q_temp_1088 (CKBD4)

    Added inst FE_PHC11284_core_instance_mac_array_instance_q_temp_855 (CKBD2)

    Added inst FE_PHC11285_FE_OFN802_core_instance_mac_array_instance_q_temp_1137 (BUFFD12)

    Added inst FE_PHC11286_core_instance_mac_array_instance_q_temp_895 (CKBD4)

    Added inst FE_PHC11287_inst_13 (CKBD4)

    Added inst FE_PHC11288_FE_OFN322_core_instance_array_out_62 (BUFFD3)

    Added inst FE_PHC11289_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_104 (CKBD4)

    Added inst FE_PHC11290_FE_OFN638_core_instance_pmem_in_28 (CKBD4)

    Added inst FE_PHC11291_n11330 (BUFFD1)

    Added inst FE_PHC11292_core_instance_mac_array_instance_q_temp_1134 (CKBD1)

    Added inst FE_PHC11293_inst_15 (CKBD4)

    Added inst FE_PHC11294_DP_OP_1331J1_125_8403_n43 (CKBD0)

    Added inst FE_PHC11295_DP_OP_1328J1_122_8403_n43 (CKBD0)

    Added inst FE_PHC11296_DP_OP_1330J1_124_8403_n43 (CKBD0)

    Added inst FE_PHC11297_DP_OP_1329J1_123_8403_n43 (CKBD0)

    Added inst FE_PHC11298_FE_OFN864_core_instance_mac_array_instance_q_temp_583 (CKBD0)

    Added inst FE_PHC11299_core_instance_mac_array_instance_q_temp_279 (BUFFD1)

    Added inst FE_PHC11300_FE_OFN876_core_instance_mac_array_instance_q_temp_663 (CKBD1)

    Added inst FE_PHC11301_core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_111 (CKBD1)

    Added inst FE_PHC11302_n4322 (CKBD0)

    Added inst FE_PHC11303_FE_RN_21435_0 (BUFFD1)

    Added inst FE_PHC11304_DP_OP_1331J1_125_8403_n760 (CKBD0)

    Added inst FE_PHC11305_FE_RN_285_0 (BUFFD1)

    Added inst FE_PHC11306_core_instance_mac_array_instance_q_temp_1151 (CKBD4)

    Added inst FE_PHC11307_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_105 (CKBD2)

    Added inst FE_PHC11308_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_109 (CKBD2)

    Added inst FE_PHC11309_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_88 (CKBD2)

    Added inst FE_PHC11310_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_108 (CKBD2)

    Added inst FE_PHC11311_core_instance_mac_array_instance_q_temp_1093 (BUFFD8)

    Added inst FE_PHC11312_core_instance_mac_array_instance_q_temp_1068 (CKBD2)

    Added inst FE_PHC11313_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_123 (CKBD2)

    Added inst FE_PHC11314_n11624 (BUFFD1)

    Added inst FE_PHC11315_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_43 (CKBD1)

    Added inst FE_PHC11316_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_71 (BUFFD1)

    Added inst FE_PHC11317_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_87 (CKBD2)

    Added inst FE_PHC11318_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_55 (CKBD2)

    Added inst FE_PHC11319_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_93 (CKBD2)

    Added inst FE_PHC11320_core_instance_mac_array_instance_q_temp_894 (CKBD0)

    Added inst FE_PHC11321_core_instance_mac_array_instance_q_temp_1112 (BUFFD1)

    Added inst FE_PHC11322_core_instance_mac_array_instance_q_temp_821 (CKBD2)

    Added inst FE_PHC11323_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_0 (BUFFD1)

    Added inst FE_PHC11324_core_instance_mac_array_instance_q_temp_1066 (CKBD0)

    Added inst FE_PHC11325_n11631 (CKBD4)

    Added inst FE_PHC11326_core_instance_mac_array_instance_q_temp_1052 (CKBD1)

    Added inst FE_PHC11327_core_instance_mac_array_instance_q_temp_1148 (CKBD0)

    Added inst FE_PHC11328_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_24 (CKBD0)

    Added inst FE_PHC11329_FE_OFN1323_core_instance_mac_array_instance_q_temp_1051 (CKBD0)

    Added inst FE_PHC11330_mem_in_34 (CKBD0)

    Added inst FE_PHC11331_mem_in_12 (CKBD0)

    Added inst FE_PHC11332_FE_OFN144_core_instance_kmem_instance_N244 (CKBD0)

    Added inst FE_PHC11333_FE_OFN408_core_instance_qmem_instance_N252 (CKBD2)

    Added inst FE_PHC11334_core_instance_mac_array_instance_col_idx_1__mac_col_inst_N34 (CKBD0)

    Added inst FE_PHC11335_FE_OFN745_core_instance_qmem_instance_N242 (CKBD2)

    Added inst FE_PHC11336_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_72 (CKBD1)

    Added inst FE_PHC11337_FE_OFN429_core_instance_kmem_instance_N252 (BUFFD1)

    Added inst FE_PHC11338_FE_OFN16073_core_instance_mac_array_instance_q_temp_835 (CKBD1)

    Added inst FE_PHC11339_n9750 (CKBD1)

    Added inst FE_PHC11340_DP_OP_1333J1_127_8403_n2558 (CKBD1)

    Added inst FE_PHC11341_FE_OFN1012_core_instance_mac_array_instance_q_temp_839 (CKBD1)

    Added inst FE_PHC11342_n10515 (CKBD4)

    Added inst FE_PHC11343_core_instance_mac_array_instance_q_temp_1095 (CKBD1)

    Added inst FE_PHC11344_inst_13 (CKBD1)

    Added inst FE_PHC11345_n9816 (BUFFD1)

    Added inst FE_PHC11346_core_instance_mac_array_instance_q_temp_836 (CKBD1)

    Added inst FE_PHC11347_n9773 (CKBD1)

    Added inst FE_PHC11348_n10831 (BUFFD1)

    Added inst FE_PHC11349_n11492 (CKBD1)

    Added inst FE_PHC11350_DP_OP_1335J1_129_8403_n2412 (BUFFD1)

    Added inst FE_PHC11351_n10802 (CKBD1)

    Added inst FE_PHC11352_n11048 (CKBD1)

    Added inst FE_PHC11353_FE_OFN1258_core_instance_mac_array_instance_q_temp_771 (BUFFD1)

    Added inst FE_PHC11354_DP_OP_1335J1_129_8403_n903 (CKBD1)

    Added inst FE_PHC11355_DP_OP_1335J1_129_8403_n1070 (CKBD1)

    Added inst FE_PHC11356_n10145 (BUFFD1)

    Added inst FE_PHC11357_reset (CKBD1)

    Added inst FE_PHC11358_inst_13 (BUFFD1)

    Added inst FE_PHC11359_DP_OP_1335J1_129_8403_n1324 (BUFFD1)

    Added inst FE_PHC11360_n10444 (BUFFD1)

    Added inst FE_PHC11361_DP_OP_1330J1_124_8403_n22 (CKBD1)

    Added inst FE_PHC11362_FE_OFN399_core_instance_qmem_instance_N260 (CKBD4)

    Added inst FE_PHC11363_DP_OP_1333J1_127_8403_n1199 (CKBD1)

    Added inst FE_PHC11364_n10208 (BUFFD1)

    Added inst FE_PHC11365_n11514 (CKBD1)

    Added inst FE_PHC11366_FE_RN_1848_0 (CKBD1)

    Added inst FE_PHC11367_n10405 (CKBD2)

    Added inst FE_PHC11368_FE_OFN1266_core_instance_mac_array_instance_q_temp_811 (CKBD1)

    Added inst FE_PHC11369_n10242 (CKBD2)

    Added inst FE_PHC11370_DP_OP_1335J1_129_8403_n1426 (BUFFD1)

    Added inst FE_PHC11371_FE_OCPN7643_core_instance_mac_array_instance_q_temp_883 (CKBD1)

    Added inst FE_PHC11372_FE_RN_16672_0 (CKBD1)

    Added inst FE_PHC11373_n10517 (CKBD2)

    Added inst FE_PHC11374_n10419 (BUFFD1)

    Added inst FE_PHC11375_FE_OCPN17153_core_instance_mac_array_instance_q_temp_827 (CKBD0)

    Added inst FE_PHC11376_n11538 (CKBD0)

    Added inst FE_PHC11377_n9811 (CKBD1)

    Added inst FE_PHC11378_FE_OFN319_core_instance_array_out_66 (CKBD0)

    Added inst FE_PHC11379_DP_OP_1333J1_127_8403_n1876 (BUFFD1)

    Added inst FE_PHC11380_n10190 (CKBD0)

    Added inst FE_PHC11381_FE_OFN1484_core_instance_mac_array_instance_q_temp_817 (CKBD0)

    Added inst FE_PHC11382_FE_OFN154_core_instance_kmem_instance_N234 (CKBD4)

    Added inst FE_PHC11383_n11546 (CKBD2)

    Added inst FE_PHC11384_n11212 (BUFFD1)

    Added inst FE_PHC11385_n9799 (CKBD1)

    Added inst FE_PHC11386_n10500 (CKBD0)

    Added inst FE_PHC11387_DP_OP_1335J1_129_8403_n1850 (CKBD1)

    Added inst FE_PHC11388_n10100 (BUFFD1)

    Added inst FE_PHC11389_n11600 (CKBD2)

    Added inst FE_PHC11390_n10265 (BUFFD1)

    Added inst FE_PHC11391_n10300 (BUFFD1)

    Added inst FE_PHC11392_n10280 (CKBD0)

    Added inst FE_PHC11393_FE_OCPN6743_core_instance_mac_array_instance_q_temp_851 (CKBD2)

    Added inst FE_PHC11394_n10204 (BUFFD1)

    Added inst FE_PHC11395_DP_OP_1335J1_129_8403_n1079 (BUFFD1)

    Added inst FE_PHC11396_n10246 (BUFFD3)

    Added inst FE_PHC11397_FE_OCPN17379_core_instance_mac_array_instance_q_temp_817 (BUFFD1)

    Added inst FE_PHC11398_n10205 (BUFFD1)

    Added inst FE_PHC11399_n10146 (BUFFD1)

    Added inst FE_PHC11400_FE_OCPN6737_n4760 (CKBD1)

    Added inst FE_PHC11401_FE_OFN151_core_instance_kmem_instance_N236 (BUFFD4)

    Added inst FE_PHC11402_n11367 (CKBD1)

    Added inst FE_PHC11403_DP_OP_1335J1_129_8403_n894 (CKBD4)

    Added inst FE_PHC11404_n10628 (BUFFD1)

    Added inst FE_PHC11405_FE_OFN1174_core_instance_mac_array_instance_q_temp_769 (BUFFD3)

    Added inst FE_PHC11406_FE_OCPN17700_n (CKBD1)

    Added inst FE_PHC11407_n10495 (CKBD0)

    Added inst FE_PHC11408_FE_OFN839_core_instance_mac_array_instance_q_temp_879 (CKBD0)

    Added inst FE_PHC11409_n10094 (BUFFD1)

    Added inst FE_PHC11410_FE_OFN854_core_instance_mac_array_instance_q_temp_863 (CKBD2)

    Added inst FE_PHC11411_FE_OFN16498_core_instance_mac_array_instance_q_temp_881 (CKBD2)

    Added inst FE_PHC11412_FE_RN_18132_0 (CKBD1)

    Added inst FE_PHC11413_FE_OFN430_core_instance_kmem_instance_N252 (CKBD4)

    Added inst FE_PHC11414_n10266 (CKBD2)

    Added inst FE_PHC11415_FE_RN_808_0 (BUFFD1)

    Added inst FE_PHC11416_n11591 (BUFFD1)

    Added inst FE_PHC11417_FE_RN_2108_0 (BUFFD1)

    Added inst FE_PHC11418_FE_RN_991_0 (BUFFD1)

    Added inst FE_PHC11419_n10414 (CKBD4)

    Added inst FE_PHC11420_DP_OP_1335J1_129_8403_n1527 (BUFFD3)

    Added inst FE_PHC11421_FE_OFN283_core_instance_array_out_124 (BUFFD1)

    Added inst FE_PHC11422_DP_OP_1329J1_123_8403_n22 (BUFFD1)

    Added inst FE_PHC11423_n11309 (BUFFD1)

    Added inst FE_PHC11424_core_instance_pmem_in_5 (CKBD2)

    Added inst FE_PHC11425_n11609 (CKBD4)

    Added inst FE_PHC11426_FE_OFN284_core_instance_array_out_123 (CKBD4)

    Added inst FE_PHC11427_FE_OFN16239_core_instance_array_out_65 (CKBD4)

    Added inst FE_PHC11428_n10675 (CKBD4)

    Added inst FE_PHC11429_n11616 (CKBD2)

    Added inst FE_PHC11430_FE_OFN320_core_instance_array_out_64 (BUFFD8)

    Added inst FE_PHC11431_FE_OFN282_core_instance_array_out_125 (BUFFD6)

    Added inst FE_PHC11432_core_instance_pmem_in_27 (BUFFD6)

    Added inst FE_PHC11433_n10833 (CKBD0)
    Committed inst FE_OFC1215_core_instance_array_out_0, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC9457_mem_in_39, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_OFC76_inst_12, resized cell INVD1 -> cell INVD0
    Committed inst FE_PHC9508_n11430, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC10799_DP_OP_1332J1_126_8403_n43, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC10430_FE_RN_18130_0, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_RC_10131_0, resized cell NR2XD0 -> cell NR2D0
    Committed inst FE_RC_25348_0, resized cell NR2XD0 -> cell NR2D0
    Committed inst FE_RC_27156_0, resized cell NR2D1 -> cell NR2XD0
    Committed inst FE_RC_15988_0, resized cell INR2D2 -> cell INR2XD1
    Committed inst FE_RC_9058_0, resized cell NR2D2 -> cell NR2XD1
    Committed inst U8375, resized cell NR2D2 -> cell NR2XD1
    Committed inst U15616, resized cell NR2D1 -> cell NR2XD0
    Uncommitted inst FE_RC_25348_0, resized cell NR2D0 -> cell NR2XD0

    Added inst FE_PHC11434_FE_OFN152_core_instance_kmem_instance_N236 (CKBD0)

    Added inst FE_PHC11435_FE_OFN431_core_instance_kmem_instance_N252 (CKBD0)

    Added inst FE_PHC11436_FE_OFN493_core_instance_array_out_80 (CKBD0)

    Added inst FE_PHC11437_FE_OFN148_core_instance_kmem_instance_N240 (CKBD0)

    Added inst FE_PHC11438_FE_OFN400_core_instance_qmem_instance_N260 (CKBD0)

    Added inst FE_PHC11439_FE_OFN397_core_instance_qmem_instance_N262 (CKBD0)

    Added inst FE_PHC11440_DP_OP_1333J1_127_8403_n929 (CKBD0)

    Added inst FE_PHC11441_FE_OFN142_core_instance_kmem_instance_N246 (CKBD0)

    Added inst FE_PHC11442_core_instance_qmem_instance_N120 (CKBD0)

    Added inst FE_PHC11443_n16298 (CKBD1)

    Added inst FE_PHC11444_DP_OP_1333J1_127_8403_n714 (BUFFD1)

    Added inst FE_PHC11445_core_instance_array_out_81 (BUFFD3)

    Added inst FE_PHC11446_DP_OP_1333J1_127_8403_n802 (BUFFD1)

    Added inst FE_PHC11447_DP_OP_1333J1_127_8403_n801 (CKBD1)

    Added inst FE_PHC11448_core_instance_qmem_instance_N71 (CKBD0)

    Added inst FE_PHC11449_DP_OP_1333J1_127_8403_n2098 (CKBD1)

    Added inst FE_PHC11450_n10469 (CKBD1)

    Added inst FE_PHC11451_DP_OP_1335J1_129_8403_n640 (CKBD1)

    Added inst FE_PHC11452_DP_OP_1335J1_129_8403_n933 (BUFFD1)

    Added inst FE_PHC11453_FE_OFN149_core_instance_kmem_instance_N238 (CKBD0)

    Added inst FE_PHC11454_DP_OP_1333J1_127_8403_n669 (BUFFD1)

    Added inst FE_PHC11455_DP_OP_1335J1_129_8403_n2423 (CKBD4)

    Added inst FE_PHC11456_DP_OP_1333J1_127_8403_n2552 (CKBD1)

    Added inst FE_PHC11457_DP_OP_1333J1_127_8403_n1662 (CKBD1)

    Added inst FE_PHC11458_DP_OP_1335J1_129_8403_n738 (BUFFD1)

    Added inst FE_PHC11459_DP_OP_1333J1_127_8403_n2523 (CKBD1)

    Added inst FE_PHC11460_DP_OP_1333J1_127_8403_n539 (BUFFD1)

    Added inst FE_PHC11461_DP_OP_1335J1_129_8403_n849 (CKBD2)

    Added inst FE_PHC11462_DP_OP_1335J1_129_8403_n205 (CKBD1)

    Added inst FE_PHC11463_DP_OP_1333J1_127_8403_n575 (BUFFD1)

    Added inst FE_PHC11464_DP_OP_1333J1_127_8403_n728 (CKBD1)

    Added inst FE_PHC11465_n9691 (CKBD1)

    Added inst FE_PHC11466_DP_OP_1335J1_129_8403_n802 (BUFFD1)

    Added inst FE_PHC11467_DP_OP_1333J1_127_8403_n651 (BUFFD1)

    Added inst FE_PHC11468_DP_OP_1333J1_127_8403_n732 (CKBD1)

    Added inst FE_PHC11469_DP_OP_1333J1_127_8403_n790 (BUFFD1)

    Added inst FE_PHC11470_DP_OP_1333J1_127_8403_n110 (CKBD4)

    Added inst FE_PHC11471_DP_OP_1335J1_129_8403_n2301 (BUFFD1)

    Added inst FE_PHC11472_DP_OP_1335J1_129_8403_n583 (CKBD1)

    Added inst FE_PHC11473_DP_OP_1333J1_127_8403_n371 (CKBD1)

    Added inst FE_PHC11474_DP_OP_1335J1_129_8403_n567 (CKBD0)

    Added inst FE_PHC11475_DP_OP_1335J1_129_8403_n819 (BUFFD1)

    Added inst FE_PHC11476_DP_OP_1335J1_129_8403_n639 (CKBD1)

    Added inst FE_PHC11477_DP_OP_1335J1_129_8403_n577 (CKBD1)

    Added inst FE_PHC11478_n10532 (CKBD4)

    Added inst FE_PHC11479_DP_OP_1333J1_127_8403_n1535 (CKBD1)

    Added inst FE_PHC11480_DP_OP_1333J1_127_8403_n226 (BUFFD1)

    Added inst FE_PHC11481_DP_OP_1333J1_127_8403_n701 (CKBD1)

    Added inst FE_PHC11482_DP_OP_1335J1_129_8403_n1097 (BUFFD1)

    Added inst FE_PHC11483_DP_OP_1335J1_129_8403_n669 (CKBD1)

    Added inst FE_PHC11484_DP_OP_1335J1_129_8403_n907 (CKBD2)

    Added inst FE_PHC11485_DP_OP_1335J1_129_8403_n2651 (CKBD2)

    Added inst FE_PHC11486_FE_OCPN17691_DP_OP_1333J1_127_8403_n673 (CKBD0)

    Added inst FE_PHC11487_DP_OP_1335J1_129_8403_n2200 (BUFFD1)

    Added inst FE_PHC11488_FE_OFN284_core_instance_array_out_123 (CKBD2)

    Added inst FE_PHC11489_DP_OP_1335J1_129_8403_n385 (CKBD4)

    Added inst FE_PHC11490_DP_OP_1333J1_127_8403_n672 (CKBD1)

    Added inst FE_PHC11491_n9684 (CKBD1)

    Added inst FE_PHC11492_DP_OP_1333J1_127_8403_n162 (BUFFD1)

    Added inst FE_PHC11493_DP_OP_1335J1_129_8403_n2298 (CKBD4)

    Added inst FE_PHC11494_DP_OP_1335J1_129_8403_n454 (CKBD4)

    Added inst FE_PHC11495_DP_OP_1333J1_127_8403_n1643 (CKBD2)

    Added inst FE_PHC11496_DP_OP_1333J1_127_8403_n286 (CKBD2)

    Added inst FE_PHC11497_n10247 (BUFFD1)

    Added inst FE_PHC11498_DP_OP_1333J1_127_8403_n521 (CKBD1)

    Added inst FE_PHC11499_FE_RN_14565_0 (CKBD1)

    Added inst FE_PHC11500_core_instance_qmem_instance_N238 (CKBD2)

    Added inst FE_PHC11501_n10670 (CKBD1)

    Added inst FE_PHC11502_DP_OP_1335J1_129_8403_n1437 (BUFFD1)

    Added inst FE_PHC11503_DP_OP_1333J1_127_8403_n2655 (CKBD1)

    Added inst FE_PHC11504_DP_OP_1335J1_129_8403_n104 (BUFFD1)

    Added inst FE_PHC11505_DP_OP_1333J1_127_8403_n783 (BUFFD1)

    Added inst FE_PHC11506_n15457 (CKBD2)

    Added inst FE_PHC11507_FE_OCPN6761_FE_RN_3796_0 (BUFFD1)

    Added inst FE_PHC11508_n10352 (BUFFD1)

    Added inst FE_PHC11509_DP_OP_1333J1_127_8403_n2537 (BUFFD1)

    Added inst FE_PHC11510_DP_OP_1333J1_127_8403_n2648 (CKBD1)

    Added inst FE_PHC11511_n10157 (CKBD2)

    Added inst FE_PHC11512_n10323 (BUFFD1)

    Added inst FE_PHC11513_FE_OCPN7231_n3906 (CKBD1)

    Added inst FE_PHC11514_FE_RN_2025_0 (BUFFD1)

    Added inst FE_PHC11515_n10306 (BUFFD1)

    Added inst FE_PHC11516_DP_OP_1335J1_129_8403_n874 (CKBD2)

    Added inst FE_PHC11517_core_instance_array_out_127 (BUFFD1)

    Added inst FE_PHC11518_DP_OP_1335J1_129_8403_n386 (CKBD4)

    Added inst FE_PHC11519_n10305 (CKBD2)

    Added inst FE_PHC11520_FE_RN_17613_0 (CKBD4)

    Added inst FE_PHC11521_FE_RN_5750_0 (CKBD1)

    Added inst FE_PHC11522_DP_OP_1333J1_127_8403_n1632 (CKBD2)

    Added inst FE_PHC11523_FE_RN_2019_0 (CKBD1)

    Added inst FE_PHC11524_FE_OFN15548_core_instance_array_out_57 (CKBD2)

    Added inst FE_PHC11525_DP_OP_1333J1_127_8403_n744 (CKBD2)

    Added inst FE_PHC11526_FE_OCPN17669_DP_OP_1333J1_127_8403_n1637 (CKBD4)

    Added inst FE_PHC11527_DP_OP_1333J1_127_8403_n758 (CKBD4)

    Added inst FE_PHC11528_FE_OFN309_core_instance_array_out_83 (CKBD4)

    Added inst FE_PHC11529_FE_RN_423_0 (BUFFD1)

    Added inst FE_PHC11530_FE_OFN334_core_instance_array_out_47 (CKBD4)

    Added inst FE_PHC11531_FE_OCPN16894_core_instance_array_out_68 (CKBD2)

    Added inst FE_PHC11532_FE_OFN308_core_instance_array_out_84 (CKBD4)

    Added inst FE_PHC11533_FE_OFN347_core_instance_array_out_23 (CKBD4)

    Added inst FE_PHC11534_FE_OFN346_core_instance_array_out_24 (CKBD4)

    Added inst FE_PHC11535_core_instance_array_out_48 (BUFFD8)

    Added inst FE_PHC11536_FE_OFN316_core_instance_array_out_69 (CKBD1)

    Added inst FE_PHC11537_FE_OFN327_core_instance_array_out_54 (CKBD1)
    Committed inst FE_RC_3576_0, resized cell NR2D1 -> cell NR2XD0
    Committed inst U17893, resized cell AOI22D1 -> cell AOI22D0
    Committed inst FE_OFC5541_n10886, resized cell CKND1 -> cell INVD0
    Committed inst U17472, resized cell AOI22D1 -> cell AOI22D0
    Committed inst FE_RC_24020_0, resized cell ND2D1 -> cell CKND2D0
    Committed inst FE_RC_3575_0, resized cell NR2D1 -> cell NR2XD0
    Committed inst FE_RC_12738_0, resized cell NR2D1 -> cell NR2XD0
    Uncommitted inst U17893, resized cell AOI22D0 -> cell AOI22D1
    Uncommitted inst FE_RC_3575_0, resized cell NR2XD0 -> cell NR2D1

    Added inst FE_PHC11538_FE_OFN271_core_instance_array_out_140 (BUFFD1)

    Added inst FE_PHC11539_DP_OP_1333J1_127_8403_n104 (CKBD1)

    Added inst FE_PHC11540_core_instance_qmem_instance_N238 (CKBD0)

    Added inst FE_PHC11541_DP_OP_1333J1_127_8403_n2537 (CKBD1)

    Added inst FE_PHC11542_DP_OP_1333J1_127_8403_n385 (CKBD2)

    Added inst FE_PHC11543_DP_OP_1333J1_127_8403_n486 (BUFFD1)

    Added inst FE_PHC11544_DP_OP_1333J1_127_8403_n445 (BUFFD1)

    Added inst FE_PHC11545_DP_OP_1333J1_127_8403_n1530 (BUFFD1)

    Added inst FE_PHC11546_DP_OP_1333J1_127_8403_n567 (CKBD1)

    Added inst FE_PHC11547_DP_OP_1333J1_127_8403_n804 (CKBD1)

    Added inst FE_PHC11548_DP_OP_1333J1_127_8403_n2312 (BUFFD1)

    Added inst FE_PHC11549_DP_OP_1333J1_127_8403_n658 (BUFFD1)

    Added inst FE_PHC11550_DP_OP_1333J1_127_8403_n1762 (CKBD1)

    Added inst FE_PHC11551_FE_RN_16170_0 (CKBD1)

    Added inst FE_PHC11552_DP_OP_1333J1_127_8403_n366 (CKBD1)

    Added inst FE_PHC11553_DP_OP_1333J1_127_8403_n666 (CKBD1)

    Added inst FE_PHC11554_DP_OP_1333J1_127_8403_n1756 (CKBD2)

    Added inst FE_PHC11555_DP_OP_1333J1_127_8403_n332 (CKBD1)

    Added inst FE_PHC11556_FE_OFN284_core_instance_array_out_123 (CKBD1)

    Added inst FE_PHC11557_DP_OP_1333J1_127_8403_n583 (CKBD2)

    Added inst FE_PHC11558_DP_OP_1335J1_129_8403_n221 (CKBD1)

    Added inst FE_PHC11559_DP_OP_1333J1_127_8403_n363 (CKBD1)

    Added inst FE_PHC11560_DP_OP_1335J1_129_8403_n914 (CKBD1)

    Added inst FE_PHC11561_DP_OP_1333J1_127_8403_n657 (CKBD1)

    Added inst FE_PHC11562_DP_OP_1333J1_127_8403_n258 (BUFFD1)

    Added inst FE_PHC11563_DP_OP_1333J1_127_8403_n458 (BUFFD1)

    Added inst FE_PHC11564_DP_OP_1335J1_129_8403_n110 (CKBD1)

    Added inst FE_PHC11565_FE_OFN310_core_instance_array_out_82 (BUFFD1)

    Added inst FE_PHC11566_DP_OP_1335J1_129_8403_n352 (CKBD1)

    Added inst FE_PHC11567_DP_OP_1335J1_129_8403_n153 (CKBD2)

    Added inst FE_PHC11568_DP_OP_1333J1_127_8403_n792 (BUFFD1)

    Added inst FE_PHC11569_DP_OP_1335J1_129_8403_n193 (CKBD1)

    Added inst FE_PHC11570_DP_OP_1335J1_129_8403_n102 (CKBD1)

    Added inst FE_PHC11571_DP_OP_1333J1_127_8403_n300 (CKBD2)

    Added inst FE_PHC11572_DP_OP_1335J1_129_8403_n714 (CKBD4)

    Added inst FE_PHC11573_DP_OP_1333J1_127_8403_n333 (CKBD1)

    Added inst FE_PHC11574_DP_OP_1333J1_127_8403_n909 (CKBD2)

    Added inst FE_PHC11575_DP_OP_1333J1_127_8403_n291 (BUFFD1)

    Added inst FE_PHC11576_DP_OP_1335J1_129_8403_n69 (CKBD1)

    Added inst FE_PHC11577_DP_OP_1333J1_127_8403_n794 (CKBD0)

    Added inst FE_PHC11578_DP_OP_1333J1_127_8403_n1074 (CKBD2)

    Added inst FE_PHC11579_DP_OP_1335J1_129_8403_n1634 (CKBD2)

    Added inst FE_PHC11580_DP_OP_1333J1_127_8403_n555 (BUFFD2)

    Added inst FE_PHC11581_FE_RN_3946_0 (BUFFD1)

    Added inst FE_PHC11582_DP_OP_1333J1_127_8403_n642 (CKBD1)

    Added inst FE_PHC11583_DP_OP_1333J1_127_8403_n1638 (CKBD2)

    Added inst FE_PHC11584_FE_RN_21522_0 (CKBD0)

    Added inst FE_PHC11585_DP_OP_1333J1_127_8403_n781 (BUFFD1)

    Added inst FE_PHC11586_n10896 (CKBD1)

    Added inst FE_PHC11587_FE_OCPN6608_n8815 (BUFFD1)

    Added inst FE_PHC11588_DP_OP_1333J1_127_8403_n220 (CKBD1)

    Added inst FE_PHC11589_DP_OP_1333J1_127_8403_n164 (CKBD2)

    Added inst FE_PHC11590_DP_OP_1333J1_127_8403_n527 (CKBD0)

    Added inst FE_PHC11591_FE_OFN316_core_instance_array_out_69 (CKBD2)

    Added inst FE_PHC11592_FE_OCPN6725_n8818 (CKBD1)
    Committed inst FE_PHC9147_core_instance_qmem_instance_N254, resized cell BUFFD1 -> cell CKBD0
    Committed inst U17592, resized cell OAI32D1 -> cell OAI32D0
    Committed inst FE_PHC10100_n4758, resized cell BUFFD1 -> cell BUFFD0
    Committed inst FE_PHC10706_FE_OCPN17904_FE_OFN332_core_instance_array_out_49, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_RC_2647_0, resized cell OAI21D1 -> cell OAI21D0
    Committed inst FE_PHC10367_FE_OFN345_core_instance_array_out_26, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_RC_15639_0, resized cell NR2XD0 -> cell NR2D0
    Committed inst FE_RC_24187_0, resized cell NR2D1 -> cell NR2XD0
    Committed inst FE_RC_2146_0, resized cell NR2D1 -> cell NR2XD0
    Committed inst FE_RC_12407_0, resized cell INR2XD0 -> cell INR2D0
    Committed inst FE_RC_8313_0, resized cell INR2D1 -> cell INR2XD0

    Added inst FE_PHC11593_FE_OCPN17055_core_instance_array_out_141 (CKBD0)

    Added inst FE_PHC11594_FE_OFN412_core_instance_qmem_instance_N232 (CKBD0)

    Added inst FE_PHC11595_FE_OFN733_core_instance_qmem_instance_N238 (CKBD0)

    Added inst FE_PHC11596_FE_OFN723_core_instance_qmem_instance_N254 (CKBD2)

    Added inst FE_PHC11597_DP_OP_1333J1_127_8403_n221 (CKBD1)

    Added inst FE_PHC11598_DP_OP_1333J1_127_8403_n350 (CKBD1)

    Added inst FE_PHC11599_FE_RN_21495_0 (CKBD1)

    Added inst FE_PHC11600_DP_OP_1333J1_127_8403_n738 (CKBD1)

    Added inst FE_PHC11601_DP_OP_1335J1_129_8403_n200 (CKBD1)

    Added inst FE_PHC11602_DP_OP_1333J1_127_8403_n553 (BUFFD1)

    Added inst FE_PHC11603_FE_RN_17285_0 (CKBD1)

    Added inst FE_PHC11604_DP_OP_1333J1_127_8403_n454 (CKBD1)

    Added inst FE_PHC11605_DP_OP_1335J1_129_8403_n612 (CKBD1)

    Added inst FE_PHC11606_DP_OP_1333J1_127_8403_n828 (CKBD1)

    Added inst FE_PHC11607_DP_OP_1333J1_127_8403_n509 (CKBD1)

    Added inst FE_PHC11608_DP_OP_1333J1_127_8403_n151 (CKBD1)

    Added inst FE_PHC11609_DP_OP_1333J1_127_8403_n301 (BUFFD1)

    Added inst FE_PHC11610_DP_OP_1333J1_127_8403_n352 (CKBD1)

    Added inst FE_PHC11611_FE_RN_1358_0 (CKBD1)

    Added inst FE_PHC11612_DP_OP_1335J1_129_8403_n139 (CKBD1)

    Added inst FE_PHC11613_DP_OP_1333J1_127_8403_n145 (CKBD1)

    Added inst FE_PHC11614_FE_RN_17277_0 (CKBD1)

    Added inst FE_PHC11615_DP_OP_1333J1_127_8403_n335 (CKBD1)

    Added inst FE_PHC11616_DP_OP_1335J1_129_8403_n194 (CKBD2)

    Added inst FE_PHC11617_FE_RN_14665_0 (CKBD1)

    Added inst FE_PHC11618_FE_OCPN17043_core_instance_array_out_142 (CKBD2)

    Added inst FE_PHC11619_n4756 (CKBD0)

    Added inst FE_PHC11620_DP_OP_1333J1_127_8403_n201 (CKBD0)

    Added inst FE_PHC11621_FE_OFN316_core_instance_array_out_69 (BUFFD1)

    Added inst FE_PHC11622_DP_OP_1333J1_127_8403_n192 (CKBD2)

    Added inst FE_PHC11623_FE_OFN268_core_instance_array_out_143 (CKBD1)

    Added inst FE_PHC11624_FE_OFN344_core_instance_array_out_27 (CKBD2)

    Added inst FE_PHC11625_FE_OCPN16970_core_instance_array_out_144 (CKBD4)

    Added inst FE_PHC11626_FE_OCPN16970_core_instance_array_out_144 (CKBD2)

    Added inst FE_PHC11627_FE_OFN15477_core_instance_array_out_30 (CKBD0)

    Added inst FE_PHC11628_FE_OFN342_core_instance_array_out_29 (CKBD4)
    Committed inst FE_RC_23212_0, resized cell INVD1 -> cell INVD0
    Committed inst FE_PHC10183_n8819, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_RC_20565_0, resized cell CKND2D1 -> cell ND2D0

    Added inst FE_PHC11629_DP_OP_1335J1_129_8403_n727 (CKBD1)

    Added inst FE_PHC11630_FE_OCPN17043_core_instance_array_out_142 (BUFFD1)

    Added inst FE_PHC11631_DP_OP_1333J1_127_8403_n127 (BUFFD1)

    Added inst FE_PHC11632_FE_RN_9185_0 (CKBD0)

    Added inst FE_PHC11633_n10844 (CKBD1)

    Added inst FE_PHC11634_n9659 (BUFFD1)

    Added inst FE_PHC11635_DP_OP_1333J1_127_8403_n314 (CKBD1)

    Added inst FE_PHC11636_FE_RN_3524_0 (CKBD1)

    Added inst FE_PHC11637_n3884 (BUFFD1)

    Added inst FE_PHC11638_DP_OP_1333J1_127_8403_n324 (CKBD4)

    Added inst FE_PHC11639_DP_OP_1333J1_127_8403_n394 (BUFFD1)

    Added inst FE_PHC11640_FE_RN_653_0 (CKBD1)

    Added inst FE_PHC11641_FE_OFN15484_core_instance_array_out_145 (CKBD4)

    Added inst FE_PHC11642_n10839 (CKBD2)
    Committed inst FE_RC_1754_0, resized cell IND2D1 -> cell IND2D0
    Committed inst FE_RC_24362_0, resized cell INVD1 -> cell INVD0
    Committed inst FE_PHC10364_FE_RN_3791_0, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_RC_10379_0, resized cell INVD1 -> cell CKND0
    Committed inst FE_RC_20318_0, resized cell ND2D1 -> cell CKND2D0
    Committed inst FE_RC_1764_0, resized cell CKND2D1 -> cell ND2D0
    Committed inst FE_RC_18828_0, resized cell INR2D1 -> cell INR2XD0
    Uncommitted inst FE_PHC10364_FE_RN_3791_0, resized cell CKBD0 -> cell BUFFD1
    Uncommitted inst FE_RC_1764_0, resized cell ND2D0 -> cell CKND2D1

    Added inst FE_PHC11643_FE_OFN296_core_instance_array_out_104 (BUFFD1)

    Added inst FE_PHC11644_FE_RN_19579_0 (CKBD1)

    Added inst FE_PHC11645_FE_RN_560_0 (CKBD1)

    Added inst FE_PHC11646_DP_OP_1333J1_127_8403_n84 (CKBD1)

    Added inst FE_PHC11647_DP_OP_1333J1_127_8403_n177 (CKBD0)

    Added inst FE_PHC11648_DP_OP_1335J1_129_8403_n25 (CKBD1)

    Added inst FE_PHC11649_DP_OP_1333J1_127_8403_n319 (CKBD2)

    Added inst FE_PHC11650_DP_OP_1333J1_127_8403_n236 (CKBD1)

    Added inst FE_PHC11651_DP_OP_1333J1_127_8403_n114 (CKBD2)

    Added inst FE_PHC11652_DP_OP_1333J1_127_8403_n238 (BUFFD1)

    Added inst FE_PHC11653_DP_OP_1335J1_129_8403_n406 (BUFFD1)
    Committed inst FE_RC_19580_0, resized cell IOA21D2 -> cell IOA21D1
    Committed inst FE_RC_20870_0, resized cell ND2D1 -> cell CKND2D0
    Committed inst FE_RC_22002_0, resized cell CKND2D1 -> cell CKND2D0
    Committed inst FE_RC_21995_0, resized cell INVD1 -> cell CKND0
    Committed inst FE_RC_2651_0, resized cell CKND2D1 -> cell CKND2D0
    Uncommitted inst FE_RC_20870_0, resized cell CKND2D0 -> cell ND2D1
    Uncommitted inst FE_RC_22002_0, resized cell CKND2D0 -> cell CKND2D1
    Uncommitted inst FE_RC_2651_0, resized cell CKND2D0 -> cell CKND2D1
    Uncommitted inst FE_RC_19580_0, resized cell IOA21D1 -> cell IOA21D2

    Added inst FE_PHC11654_FE_RN_11017_0 (CKBD1)

    Added inst FE_PHC11655_core_instance_array_out_146 (BUFFD1)

    Added inst FE_PHC11656_FE_RN_20013_0 (CKBD1)

    Added inst FE_PHC11657_n9821 (CKBD0)

    Added inst FE_PHC11658_FE_RN_4046_0 (CKBD2)

    Added inst FE_PHC11659_core_instance_array_out_147 (CKBD4)

    Added inst FE_PHC11660_FE_RN_304_0 (CKBD0)

    Added inst FE_PHC11661_FE_RN_9649_0 (CKBD1)

    Added inst FE_PHC11662_core_instance_array_out_146 (CKBD4)
    Committed inst FE_RC_15101_0, resized cell CKND2D1 -> cell ND2D0
    Committed inst FE_RC_15088_0, resized cell CKND2D1 -> cell ND2D0

    Added inst FE_PHC11663_DP_OP_1333J1_127_8403_n30 (CKBD1)

    Added inst FE_PHC11664_FE_RN_3463_0 (BUFFD1)

    Added inst FE_PHC11665_FE_OCPN7188_FE_RN_3757_0 (CKBD4)

    Added inst FE_PHC11666_FE_RN_3462_0 (CKBD2)
    Committed inst FE_RC_7595_0, resized cell INVD1 -> cell CKND0
    Committed inst FE_PHC9195_n10842, resized cell CKBD1 -> cell BUFFD0

    Added inst FE_PHC11667_FE_RN_3682_0 (CKBD1)

    Added inst FE_PHC11668_FE_OFN290_core_instance_array_out_112 (BUFFD3)

    Added inst FE_PHC11669_FE_RN_3807_0 (CKBD0)

    Added inst FE_PHC11670_n3875 (CKBD2)

    Added inst FE_PHC11671_FE_OFN15524_core_instance_array_out_150 (CKBD4)

    Added inst FE_PHC11672_n3792 (CKBD4)

    Added inst FE_PHC11673_n3870 (BUFFD1)

    Added inst FE_PHC11674_FE_RN_3697_0 (BUFFD1)

    Added inst FE_PHC11675_n9826 (BUFFD1)
    Committed inst FE_PHC10240_n3867, resized cell BUFFD1 -> cell CKBD0

    Added inst FE_PHC11676_FE_OFN288_core_instance_array_out_116 (CKBD1)
    Committed inst FE_PHC8685_n3874, resized cell CKBD4 -> cell BUFFD0
    Committed inst FE_PHC10301_FE_RN_4032_0, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_RC_12614_0, resized cell CKND2D1 -> cell CKND2D0
    Committed inst FE_RC_14376_0, resized cell ND2D1 -> cell ND2D0
    Committed inst FE_PHC10304_FE_RN_4034_0, resized cell CKBD1 -> cell BUFFD0
    Uncommitted inst FE_PHC8685_n3874, resized cell BUFFD0 -> cell CKBD4
    Uncommitted inst FE_PHC10301_FE_RN_4032_0, resized cell BUFFD0 -> cell CKBD1
    Uncommitted inst FE_RC_12614_0, resized cell CKND2D0 -> cell CKND2D1
    Committed inst FE_RC_11945_0, resized cell CKND2D1 -> cell CKND2D0
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2613
      TNS :    -182.8873
      #VP :         3117
      TNS+:      69.6696/775 improved (0.0899 per commit, 27.586%)
  Density :      94.565%
------------------------------------------------------------------------------------------
 730 buffer added (phase total 730, total 730)
 45 inst resized (phase total 45, total 45)
------------------------------------------------------------------------------------------
 iteration   cpu=0:03:48 real=0:03:48
 accumulated cpu=0:05:04 real=0:05:04 totSessionCpu=7:39:45 mem=3771.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 30.46 %
    there are 1442 full evals passed out of 4734 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst FE_PHC11677_core_instance_mac_array_instance_q_temp_1064 (CKBD1)

    Added inst FE_PHC11678_FE_OFN287_core_instance_array_out_120 (CKBD0)

    Added inst FE_PHC11679_mem_in_14 (CKBD0)

    Added inst FE_PHC11680_FE_OFN493_core_instance_array_out_80 (CKBD0)

    Added inst FE_PHC11681_FE_OFN341_core_instance_array_out_40 (BUFFD1)

    Added inst FE_PHC11682_core_instance_mac_array_instance_q_temp_1119 (CKBD1)

    Added inst FE_PHC11683_FE_OFN495_core_instance_array_out_0 (CKBD0)

    Added inst FE_PHC11684_FE_OFN324_core_instance_array_out_60 (CKBD0)

    Added inst FE_PHC11685_FE_OFN286_core_instance_array_out_121 (BUFFD1)

    Added inst FE_PHC11686_mem_in_4 (CKBD0)

    Added inst FE_PHC11687_mem_in_20 (CKBD0)

    Added inst FE_PHC11688_FE_OFN494_core_instance_array_out_20 (CKBD1)

    Added inst FE_PHC11689_inst_7 (CKBD0)

    Added inst FE_PHC11690_FE_OFN839_core_instance_mac_array_instance_q_temp_879 (CKBD1)

    Added inst FE_PHC11691_mem_in_29 (CKBD0)

    Added inst FE_PHC11692_mem_in_37 (CKBD0)

    Added inst FE_PHC11693_mem_in_12 (BUFFD1)

    Added inst FE_PHC11694_FE_OFN323_core_instance_array_out_61 (CKBD2)

    Added inst FE_PHC11695_inst_16 (CKBD0)

    Added inst FE_PHC11696_mem_in_32 (CKBD0)

    Added inst FE_PHC11697_mem_in_35 (CKBD0)

    Added inst FE_PHC11698_core_instance_array_out_21 (BUFFD1)

    Added inst FE_PHC11699_mem_in_39 (CKBD0)

    Added inst FE_PHC11700_FE_OFN1095_core_instance_mac_array_instance_q_temp_877 (CKBD1)

    Added inst FE_PHC11701_mem_in_38 (CKBD0)

    Added inst FE_PHC11702_core_instance_mac_array_instance_q_temp_831 (CKBD1)

    Added inst FE_PHC11703_n10462 (CKBD1)

    Added inst FE_PHC11704_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_15 (CKBD1)

    Added inst FE_PHC11705_inst_1 (BUFFD1)

    Added inst FE_PHC11706_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_32 (CKBD1)

    Added inst FE_PHC11707_FE_RN_15 (CKBD1)

    Added inst FE_PHC11708_mem_in_22 (BUFFD1)

    Added inst FE_PHC11709_FE_OFN360_core_instance_array_out_1 (CKBD0)

    Added inst FE_PHC11710_core_instance_mac_array_instance_q_temp_837 (BUFFD1)

    Added inst FE_PHC11711_n11274 (CKBD1)

    Added inst FE_PHC11712_FE_RN_266 (CKBD1)

    Added inst FE_PHC11713_FE_OFN340_core_instance_array_out_41 (BUFFD1)

    Added inst FE_PHC11714_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_111 (CKBD1)

    Added inst FE_PHC11715_core_instance_array_out_81 (CKBD4)

    Added inst FE_PHC11716_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_23 (CKBD1)

    Added inst FE_PHC11717_core_instance_ofifo_inst_col_idx_1__fifo_instance_q1_7 (CKBD0)

    Added inst FE_PHC11718_n10317 (CKBD1)

    Added inst FE_PHC11719_n10188 (CKBD1)

    Added inst FE_PHC11720_n10510 (CKBD1)

    Added inst FE_PHC11721_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_98 (CKBD1)

    Added inst FE_PHC11722_FE_OCPN17461_core_instance_mac_array_instance_q_temp_853 (CKBD1)

    Added inst FE_PHC11723_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_63 (CKBD1)

    Added inst FE_PHC11724_mem_in_6 (CKBD0)

    Added inst FE_PHC11725_FE_OCPN16822_core_instance_mac_array_instance_q_temp_1053 (BUFFD1)

    Added inst FE_PHC11726_inst_13 (CKBD0)

    Added inst FE_PHC11727_core_instance_mac_array_instance_q_temp_796 (CKBD1)

    Added inst FE_PHC11728_core_instance_array_out_22 (BUFFD1)

    Added inst FE_PHC11729_mem_in_26 (CKBD0)

    Added inst FE_PHC11730_n11540 (CKBD2)

    Added inst FE_PHC11731_FE_OCPN17582_core_instance_array_out_42 (BUFFD1)

    Added inst FE_PHC11732_FE_RN_16023_0 (CKBD1)

    Added inst FE_PHC11733_n11203 (BUFFD1)

    Added inst FE_PHC11734_inst_11 (BUFFD1)

    Added inst FE_PHC11735_FE_OFN16052_core_instance_mac_array_instance_q_temp_795 (CKBD1)

    Added inst FE_PHC11736_core_instance_mac_array_instance_q_temp_810 (CKBD1)

    Added inst FE_PHC11737_core_instance_mac_array_instance_q_temp_857 (CKBD1)

    Added inst FE_PHC11738_inst_9 (CKBD1)

    Added inst FE_PHC11739_FE_RN_19306_0 (CKBD1)

    Added inst FE_PHC11740_n11514 (CKBD1)

    Added inst FE_PHC11741_inst_3 (CKBD1)

    Added inst FE_PHC11742_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_39 (CKBD1)

    Added inst FE_PHC11743_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_121 (CKBD1)

    Added inst FE_PHC11744_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_63 (CKBD1)

    Added inst FE_PHC11745_core_instance_mac_array_instance_q_temp_1112 (CKBD1)

    Added inst FE_PHC11746_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_75 (CKBD1)

    Added inst FE_PHC11747_core_instance_mac_array_instance_q_temp_1048 (CKBD1)

    Added inst FE_PHC11748_inst_10 (CKBD1)

    Added inst FE_PHC11749_core_instance_mac_array_instance_q_temp_1151 (CKBD1)

    Added inst FE_PHC11750_inst_8 (CKBD2)

    Added inst FE_PHC11751_core_instance_mac_array_instance_q_temp_1128 (BUFFD1)

    Added inst FE_PHC11752_core_instance_mac_array_instance_q_temp_1074 (CKBD1)

    Added inst FE_PHC11753_core_instance_mac_array_instance_q_temp_868 (CKBD1)

    Added inst FE_PHC11754_n11546 (CKBD0)

    Added inst FE_PHC11755_core_instance_mac_array_instance_q_temp_886 (CKBD1)

    Added inst FE_PHC11756_n11617 (BUFFD1)

    Added inst FE_PHC11757_n9784 (CKBD1)

    Added inst FE_PHC11758_n10383 (CKBD1)

    Added inst FE_PHC11759_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_111 (CKBD1)

    Added inst FE_PHC11760_core_instance_mac_array_instance_q_temp_1047 (CKBD1)

    Added inst FE_PHC11761_core_instance_mac_array_instance_q_temp_812 (CKBD1)

    Added inst FE_PHC11762_FE_OCPN17153_core_instance_mac_array_instance_q_temp_827 (CKBD1)

    Added inst FE_PHC11763_core_instance_mac_array_instance_q_temp_815 (CKBD4)

    Added inst FE_PHC11764_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_27 (CKBD0)

    Added inst FE_PHC11765_FE_OFN285_core_instance_array_out_122 (CKBD2)

    Added inst FE_PHC11766_core_instance_mac_array_instance_q_temp_880 (CKBD0)

    Added inst FE_PHC11767_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_119 (CKBD8)

    Added inst FE_PHC11768_n9950 (CKBD0)

    Added inst FE_PHC11769_core_instance_mac_array_instance_q_temp_770 (CKBD1)

    Added inst FE_PHC11770_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_11 (CKBD0)

    Added inst FE_PHC11771_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_21 (CKBD1)

    Added inst FE_PHC11772_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_58 (CKBD1)

    Added inst FE_PHC11773_FE_OCPN17379_core_instance_mac_array_instance_q_temp_817 (CKBD1)

    Added inst FE_PHC11774_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_114 (CKBD1)

    Added inst FE_PHC11775_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_39 (CKBD1)

    Added inst FE_PHC11776_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_8 (CKBD1)

    Added inst FE_PHC11777_core_instance_mac_array_instance_q_temp_1095 (CKBD1)

    Added inst FE_PHC11778_n11148 (BUFFD1)

    Added inst FE_PHC11779_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_8 (CKBD1)

    Added inst FE_PHC11780_FE_OCPN17905_n11256 (CKBD1)

    Added inst FE_PHC11781_n11197 (CKBD1)

    Added inst FE_PHC11782_FE_OFN846_core_instance_mac_array_instance_q_temp_847 (CKBD0)

    Added inst FE_PHC11783_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_95 (CKBD4)

    Added inst FE_PHC11784_core_instance_mac_array_instance_q_temp_1039 (CKBD1)

    Added inst FE_PHC11785_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_1 (CKBD1)

    Added inst FE_PHC11786_core_instance_mac_array_instance_q_temp_862 (CKBD1)

    Added inst FE_PHC11787_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_31 (CKBD1)

    Added inst FE_PHC11788_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_17 (CKBD0)

    Added inst FE_PHC11789_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_99 (CKBD1)

    Added inst FE_PHC11790_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_19 (BUFFD1)

    Added inst FE_PHC11791_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_71 (CKBD1)

    Added inst FE_PHC11792_FE_RN_260 (CKBD0)

    Added inst FE_PHC11793_core_instance_mac_array_instance_q_temp_825 (CKBD1)

    Added inst FE_PHC11794_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_2 (CKBD1)

    Added inst FE_PHC11795_FE_OCPN16693_FE_OFN16298_core_instance_mac_array_instance_q_temp_773 (CKBD0)

    Added inst FE_PHC11796_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_93 (CKBD0)

    Added inst FE_PHC11797_FE_OCPN17514_core_instance_mac_array_instance_q_temp_885 (CKBD4)

    Added inst FE_PHC11798_FE_OFN16123_core_instance_mac_array_instance_q_temp_827 (BUFFD1)

    Added inst FE_PHC11799_FE_OFN16515_core_instance_mac_array_instance_q_temp_786 (CKBD0)

    Added inst FE_PHC11800_FE_OFN854_core_instance_mac_array_instance_q_temp_863 (CKBD0)

    Added inst FE_PHC11801_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_34 (CKBD1)

    Added inst FE_PHC11802_FE_OFN16498_core_instance_mac_array_instance_q_temp_881 (CKBD0)

    Added inst FE_PHC11803_core_instance_mac_array_instance_q_temp_804 (CKBD1)

    Added inst FE_PHC11804_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_81 (BUFFD1)

    Added inst FE_PHC11805_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_73 (BUFFD1)

    Added inst FE_PHC11806_core_instance_mac_array_instance_q_temp_819 (CKBD1)

    Added inst FE_PHC11807_core_instance_mac_array_instance_q_temp_854 (BUFFD1)

    Added inst FE_PHC11808_core_instance_mac_array_instance_q_temp_791 (BUFFD1)

    Added inst FE_PHC11809_core_instance_mac_array_instance_q_temp_860 (CKBD1)

    Added inst FE_PHC11810_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_88 (CKBD0)

    Added inst FE_PHC11811_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_0 (CKBD0)

    Added inst FE_PHC11812_n11631 (CKBD1)

    Added inst FE_PHC11813_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_79 (CKBD2)

    Added inst FE_PHC11814_inst_5 (CKBD1)

    Added inst FE_PHC11815_FE_OCPN16657_core_instance_mac_array_instance_q_temp_1037 (CKBD1)

    Added inst FE_PHC11816_core_instance_mac_array_instance_q_temp_844 (CKBD1)

    Added inst FE_PHC11817_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_87 (CKBD0)

    Added inst FE_PHC11818_FE_OFN1448_core_instance_mac_array_instance_q_temp_1144 (CKBD0)

    Added inst FE_PHC11819_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_107 (BUFFD1)

    Added inst FE_PHC11820_core_instance_mac_array_instance_q_temp_806 (CKBD0)

    Added inst FE_PHC11821_core_instance_mac_array_instance_q_temp_774 (CKBD0)

    Added inst FE_PHC11822_FE_OCPN17150_core_instance_mac_array_instance_q_temp_813 (CKBD4)

    Added inst FE_PHC11823_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_91 (BUFFD1)

    Added inst FE_PHC11824_n10648 (BUFFD1)

    Added inst FE_PHC11825_FE_OFN941_core_instance_mac_array_instance_q_temp_855 (BUFFD1)

    Added inst FE_PHC11826_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_50 (BUFFD1)

    Added inst FE_PHC11827_core_instance_mac_array_instance_q_temp_832 (CKBD0)

    Added inst FE_PHC11828_core_instance_mac_array_instance_q_temp_801 (CKBD0)

    Added inst FE_PHC11829_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_43 (CKBD1)

    Added inst FE_PHC11830_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_76 (BUFFD1)

    Added inst FE_PHC11831_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_4 (CKBD2)

    Added inst FE_PHC11832_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_53 (BUFFD1)

    Added inst FE_PHC11833_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_66 (CKBD1)

    Added inst FE_PHC11834_inst_0 (CKBD4)

    Added inst FE_PHC11835_core_instance_mac_array_instance_q_temp_851 (CKBD1)

    Added inst FE_PHC11836_FE_OFN1484_core_instance_mac_array_instance_q_temp_817 (CKBD1)

    Added inst FE_PHC11837_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_123 (BUFFD1)

    Added inst FE_PHC11838_DP_OP_1335J1_129_8403_n2423 (CKBD2)

    Added inst FE_PHC11839_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_126 (CKBD1)

    Added inst FE_PHC11840_FE_OFN15477_core_instance_array_out_30 (CKBD0)

    Added inst FE_PHC11841_core_instance_mac_array_instance_q_temp_826 (CKBD1)

    Added inst FE_PHC11842_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_49 (CKBD1)

    Added inst FE_PHC11843_FE_OFN316_core_instance_array_out_69 (BUFFD1)

    Added inst FE_PHC11844_FE_OCPN17372_core_instance_mac_array_instance_q_temp_785 (CKBD0)

    Added inst FE_PHC11845_FE_OCPN16671_FE_OFN1017_core_instance_mac_array_instance_q_temp_853 (CKBD1)

    Added inst FE_PHC11846_core_instance_mac_array_instance_q_temp_821 (BUFFD1)

    Added inst FE_PHC11847_core_instance_mac_array_instance_q_temp_859 (CKBD1)

    Added inst FE_PHC11848_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_54 (BUFFD1)

    Added inst FE_PHC11849_core_instance_mac_array_instance_q_temp_839 (CKBD0)

    Added inst FE_PHC11850_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_108 (BUFFD1)

    Added inst FE_PHC11851_DP_OP_1332J1_126_8403_n822 (CKBD1)

    Added inst FE_PHC11852_core_instance_mac_array_instance_q_temp_850 (CKBD1)

    Added inst FE_PHC11853_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_102 (CKBD1)

    Added inst FE_PHC11854_core_instance_mac_array_instance_q_temp_820 (CKBD1)

    Added inst FE_PHC11855_n11609 (CKBD0)

    Added inst FE_PHC11856_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_78 (CKBD0)

    Added inst FE_PHC11857_core_instance_mac_array_instance_q_temp_789 (CKBD1)

    Added inst FE_PHC11858_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_79 (BUFFD1)

    Added inst FE_PHC11859_FE_OFN358_core_instance_array_out_3 (CKBD2)

    Added inst FE_PHC11860_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_68 (CKBD0)

    Added inst FE_PHC11861_core_instance_mac_array_instance_q_temp_842 (CKBD4)

    Added inst FE_PHC11862_FE_RN_1848_0 (CKBD1)

    Added inst FE_PHC11863_core_instance_mac_array_instance_q_temp_1040 (CKBD4)

    Added inst FE_PHC11864_FE_OCPN6915_core_instance_mac_array_instance_q_temp_809 (CKBD4)

    Added inst FE_PHC11865_FE_OCPN6863_core_instance_mac_array_instance_q_temp_853 (CKBD1)

    Added inst FE_PHC11866_core_instance_mac_array_instance_q_temp_871 (CKBD2)

    Added inst FE_PHC11867_core_instance_mac_array_instance_q_temp_788 (CKBD1)

    Added inst FE_PHC11868_n10310 (CKBD1)

    Added inst FE_PHC11869_n10014 (CKBD2)

    Added inst FE_PHC11870_DP_OP_1330J1_124_8403_n22 (CKBD1)

    Added inst FE_PHC11871_core_instance_mac_array_instance_q_temp_1136 (CKBD4)

    Added inst FE_PHC11872_core_instance_mac_array_instance_q_temp_768 (CKBD4)

    Added inst FE_PHC11873_core_instance_mac_array_instance_q_temp_889 (CKBD1)

    Added inst FE_PHC11874_n11655 (CKBD4)

    Added inst FE_PHC11875_FE_OFN322_core_instance_array_out_62 (CKBD4)

    Added inst FE_PHC11876_FE_OFN309_core_instance_array_out_83 (CKBD1)

    Added inst FE_PHC11877_core_instance_mac_array_instance_q_temp_888 (BUFFD1)

    Added inst FE_PHC11878_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_109 (BUFFD3)

    Added inst FE_PHC11879_FE_OCPN17572_core_instance_array_out_43 (CKBD2)

    Added inst FE_PHC11880_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_82 (CKBD2)

    Added inst FE_PHC11881_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_105 (CKBD2)

    Added inst FE_PHC11882_core_instance_mac_array_instance_q_temp_838 (CKBD4)

    Added inst FE_PHC11883_FE_RN_17613_0 (CKBD1)

    Added inst FE_PHC11884_FE_RN_9055_0 (CKBD2)

    Added inst FE_PHC11885_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_38 (CKBD2)

    Added inst FE_PHC11886_n11710 (CKBD0)

    Added inst FE_PHC11887_core_instance_mac_array_instance_q_temp_803 (CKBD1)

    Added inst FE_PHC11888_core_instance_mac_array_instance_q_temp_856 (CKBD2)

    Added inst FE_PHC11889_DP_OP_1329J1_123_8403_n22 (CKBD1)

    Added inst FE_PHC11890_FE_OFN316_core_instance_array_out_69 (CKBD2)

    Added inst FE_PHC11891_FE_OCPN17489_core_instance_mac_array_instance_q_temp_855 (CKBD4)

    Added inst FE_PHC11892_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_69 (CKBD4)

    Added inst FE_PHC11893_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_20 (BUFFD1)

    Added inst FE_PHC11894_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_92 (BUFFD3)

    Added inst FE_PHC11895_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_83 (CKBD2)

    Added inst FE_PHC11896_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_9 (CKBD2)

    Added inst FE_PHC11897_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_67 (CKBD4)

    Added inst FE_PHC11898_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_80 (CKBD2)

    Added inst FE_PHC11899_FE_OFN347_core_instance_array_out_23 (BUFFD8)

    Added inst FE_PHC11900_core_instance_mac_array_instance_q_temp_1078 (CKBD1)

    Added inst FE_PHC11901_core_instance_mac_array_instance_q_temp_1096 (CKBD4)

    Added inst FE_PHC11902_FE_OFN334_core_instance_array_out_47 (CKBD4)

    Added inst FE_PHC11903_core_instance_mac_array_instance_q_temp_887 (CKBD4)

    Added inst FE_PHC11904_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_90 (CKBD4)

    Added inst FE_PHC11905_core_instance_mac_array_instance_q_temp_800 (CKBD4)

    Added inst FE_PHC11906_FE_OFN319_core_instance_array_out_66 (CKBD4)

    Added inst FE_PHC11907_core_instance_mac_array_instance_q_temp_776 (BUFFD6)

    Added inst FE_PHC11908_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_56 (CKBD2)

    Added inst FE_PHC11909_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_55 (CKBD4)

    Added inst FE_PHC11910_FE_OFN357_core_instance_array_out_4 (CKBD4)

    Added inst FE_PHC11911_n11313 (CKBD2)

    Added inst FE_PHC11912_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_37 (BUFFD8)

    Added inst FE_PHC11913_FE_OFN316_core_instance_array_out_69 (CKBD4)

    Added inst FE_PHC11914_FE_OFN357_core_instance_array_out_4 (CKBD4)

    Added inst FE_PHC11915_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_127 (BUFFD3)

    Added inst FE_PHC11916_core_instance_mac_array_instance_q_temp_1072 (CKBD4)

    Added inst FE_PHC11917_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_51 (CKBD4)

    Added inst FE_PHC11918_core_instance_mac_array_instance_q_temp_790 (CKBD4)

    Added inst FE_PHC11919_FE_OCPN17572_core_instance_array_out_43 (CKBD4)

    Added inst FE_PHC11920_n10324 (BUFFD8)

    Added inst FE_PHC11921_core_instance_array_out_45 (CKBD1)

    Added inst FE_PHC11922_reset (CKBD0)

    Added inst FE_PHC11923_FE_OFN16441_core_instance_mac_array_instance_q_temp_1067 (BUFFD1)

    Added inst FE_PHC11924_core_instance_mac_array_instance_q_temp_874 (CKBD4)

    Added inst FE_PHC11925_core_instance_mac_array_instance_q_temp_891 (BUFFD8)

    Added inst FE_PHC11926_inst_4 (CKBD1)

    Added inst FE_PHC11927_inst_12 (CKBD1)

    Added inst FE_PHC11928_FE_OFN344_core_instance_array_out_27 (CKBD1)

    Added inst FE_PHC11929_inst_14 (CKBD0)

    Added inst FE_PHC11930_FE_RN_21435_0 (BUFFD1)

    Added inst FE_PHC11931_FE_OFN342_core_instance_array_out_29 (CKBD1)

    Added inst FE_PHC11932_FE_OFN16347_core_instance_mac_array_instance_q_temp_1065 (CKBD4)

    Added inst FE_PHC11933_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_106 (BUFFD1)

    Added inst FE_PHC11934_FE_OFN16021_core_instance_mac_array_instance_q_temp_867 (BUFFD1)

    Added inst FE_PHC11935_n10605 (CKBD0)

    Added inst FE_PHC11936_core_instance_mac_array_instance_q_temp_816 (CKBD4)

    Added inst FE_PHC11937_core_instance_mac_array_instance_q_temp_807 (CKBD2)

    Added inst FE_PHC11938_core_instance_mac_array_instance_q_temp_878 (CKBD0)

    Added inst FE_PHC11939_FE_OFN16483_core_instance_mac_array_instance_q_temp_779 (BUFFD1)

    Added inst FE_PHC11940_core_instance_mac_array_instance_q_temp_802 (CKBD1)

    Added inst FE_PHC11941_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_65 (BUFFD1)

    Added inst FE_PHC11942_mem_in_12 (CKBD0)

    Added inst FE_PHC11943_FE_OFN400_core_instance_qmem_instance_N260 (CKBD0)

    Added inst FE_PHC11944_FE_OFN146_core_instance_kmem_instance_N242 (CKBD0)

    Added inst FE_PHC11945_FE_OFN397_core_instance_qmem_instance_N262 (CKBD0)

    Added inst FE_PHC11946_FE_OFN152_core_instance_kmem_instance_N236 (CKBD0)

    Added inst FE_PHC11947_core_instance_mac_array_instance_q_temp_839 (CKBD1)

    Added inst FE_PHC11948_core_instance_psum_mem_instance_N282 (CKBD0)

    Added inst FE_PHC11949_FE_OCPN7384_core_instance_mac_array_instance_q_temp_846 (CKBD1)

    Added inst FE_PHC11950_n10594 (CKBD1)

    Added inst FE_PHC11951_core_instance_mac_array_instance_col_idx_1__mac_col_inst_N34 (CKBD0)

    Added inst FE_PHC11952_FE_RN_269 (CKBD1)

    Added inst FE_PHC11953_n10515 (CKBD4)

    Added inst FE_PHC11954_DP_OP_1333J1_127_8403_n1324 (BUFFD1)

    Added inst FE_PHC11955_n10662 (CKBD1)

    Added inst FE_PHC11956_FE_OFN76_inst_12 (CKBD0)

    Added inst FE_PHC11957_n10002 (CKBD1)

    Added inst FE_PHC11958_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_72 (CKBD1)

    Added inst FE_PHC11959_DP_OP_1333J1_127_8403_n1551 (CKBD1)

    Added inst FE_PHC11960_DP_OP_1335J1_129_8403_n2220 (CKBD4)

    Added inst FE_PHC11961_DP_OP_1335J1_129_8403_n2221 (CKBD2)

    Added inst FE_PHC11962_n10540 (CKBD1)

    Added inst FE_PHC11963_n11695 (BUFFD1)

    Added inst FE_PHC11964_DP_OP_1333J1_127_8403_n2558 (CKBD1)

    Added inst FE_PHC11965_DP_OP_1335J1_129_8403_n2203 (CKBD1)

    Added inst FE_PHC11966_FE_RN_20731_0 (BUFFD1)

    Added inst FE_PHC11967_n10264 (CKBD0)

    Added inst FE_PHC11968_FE_OCPN6743_core_instance_mac_array_instance_q_temp_851 (CKBD1)

    Added inst FE_PHC11969_DP_OP_1335J1_129_8403_n546 (BUFFD1)

    Added inst FE_PHC11970_n10418 (CKBD1)

    Added inst FE_PHC11971_n11401 (CKBD0)

    Added inst FE_PHC11972_n10014 (CKBD0)

    Added inst FE_PHC11973_n10532 (CKBD0)

    Added inst FE_PHC11974_DP_OP_1333J1_127_8403_n1750 (CKBD4)

    Added inst FE_PHC11975_FE_OCPN17726_n (CKBD0)

    Added inst FE_PHC11976_FE_OFN16394_core_instance_mac_array_instance_q_temp_825 (CKBD0)

    Added inst FE_PHC11977_DP_OP_1333J1_127_8403_n1881 (CKBD4)

    Added inst FE_PHC11978_n10618 (CKBD1)

    Added inst FE_PHC11979_FE_OCPN17652_FE_OFN16079_core_instance_mac_array_instance_q_temp_835 (CKBD0)

    Added inst FE_PHC11980_n10019 (CKBD1)

    Added inst FE_PHC11981_FE_OFN415_core_instance_kmem_instance_N262 (CKBD0)

    Added inst FE_PHC11982_n10258 (BUFFD1)

    Added inst FE_PHC11983_n10443 (CKBD0)

    Added inst FE_PHC11984_FE_OCPN7808_DP_OP_1334J1_128_8403_n596 (CKBD1)

    Added inst FE_PHC11985_FE_OCPN17720_FE_RN_428_0 (BUFFD1)

    Added inst FE_PHC11986_n10479 (CKBD1)

    Added inst FE_PHC11987_n10206 (BUFFD1)

    Added inst FE_PHC11988_DP_OP_1335J1_129_8403_n717 (CKBD2)

    Added inst FE_PHC11989_n10272 (CKBD2)

    Added inst FE_PHC11990_n11707 (CKBD2)

    Added inst FE_PHC11991_n10194 (CKBD1)

    Added inst FE_PHC11992_n10366 (CKBD0)

    Added inst FE_PHC11993_FE_OFN401_core_instance_qmem_instance_N258 (CKBD4)

    Added inst FE_PHC11994_DP_OP_1335J1_129_8403_n721 (CKBD4)

    Added inst FE_PHC11995_FE_OCPN7325_FE_OFN1258_core_instance_mac_array_instance_q_temp_771 (CKBD1)

    Added inst FE_PHC11996_n10480 (CKBD0)

    Added inst FE_PHC11997_DP_OP_1335J1_129_8403_n2325 (CKBD4)

    Added inst FE_PHC11998_DP_OP_1335J1_129_8403_n2200 (BUFFD3)

    Added inst FE_PHC11999_FE_RN_273 (CKBD1)

    Added inst FE_PHC12000_DP_OP_1332J1_126_8403_n394 (CKBD1)

    Added inst FE_PHC12001_DP_OP_1335J1_129_8403_n110 (CKBD1)

    Added inst FE_PHC12002_FE_OFN1246_core_instance_mac_array_instance_q_temp_805 (CKBD2)

    Added inst FE_PHC12003_FE_OFN15929_core_instance_mac_array_instance_q_temp_873 (CKBD0)

    Added inst FE_PHC12004_FE_OFN284_core_instance_array_out_123 (CKBD4)

    Added inst FE_PHC12005_DP_OP_1335J1_129_8403_n214 (BUFFD3)

    Added inst FE_PHC12006_n10165 (CKBD2)

    Added inst FE_PHC12007_FE_OFN284_core_instance_array_out_123 (CKBD2)

    Added inst FE_PHC12008_DP_OP_1335J1_129_8403_n923 (CKBD6)

    Added inst FE_PHC12009_core_instance_array_out_127 (CKBD4)

    Added inst FE_PHC12010_DP_OP_1335J1_129_8403_n851 (CKBD4)

    Added inst FE_PHC12011_core_instance_array_out_48 (CKBD4)

    Added inst FE_PHC12012_FE_OFN279_core_instance_array_out_128 (BUFFD8)

    Added inst FE_PHC12013_FE_RN_300 (BUFFD8)

    Added inst FE_PHC12014_FE_OFN278_core_instance_array_out_129 (BUFFD8)

    Added inst FE_PHC12015_FE_OFN329_core_instance_array_out_52 (BUFFD8)

    Added inst FE_PHC12016_FE_OFN283_core_instance_array_out_124 (CKBD4)

    Added inst FE_PHC12017_FE_OFN140_core_instance_kmem_instance_N246 (CKBD4)

    Added inst FE_PHC12018_FE_OFN327_core_instance_array_out_54 (CKBD1)

    Added inst FE_PHC12019_FE_OFN15548_core_instance_array_out_57 (CKBD1)

    Added inst FE_PHC12020_n9760 (CKBD1)
    Committed inst FE_PHC11451_DP_OP_1335J1_129_8403_n640, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11032_core_instance_mac_array_instance_q_temp_1061, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC11292_core_instance_mac_array_instance_q_temp_1134, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC11352_n11048, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11476_DP_OP_1335J1_129_8403_n639, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC11462_DP_OP_1335J1_129_8403_n205, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11036_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_88, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11351_n10802, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11033_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_79, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC11349_n11492, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11049_FE_RN_19322_0, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11034_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_32, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11102_FE_RN_65, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC11044_FE_OFN1457_core_instance_mac_array_instance_q_temp_1063, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11050_FE_OFN16488_core_instance_mac_array_instance_q_temp_1109, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11055_core_instance_mac_array_instance_q_temp_1102, resized cell BUFFD1 -> cell BUFFD0
    Committed inst FE_PHC11355_DP_OP_1335J1_129_8403_n1070, resized cell CKBD1 -> cell CKBD0
    Committed inst U17690, resized cell AOI22D1 -> cell AOI22D0
    Committed inst U17383, resized cell OAI21D1 -> cell OAI21D0
    Committed inst FE_RC_1227_0, resized cell CKND2D1 -> cell ND2D0
    Committed inst U17546, resized cell AOI22D1 -> cell AOI22D0
    Committed inst U15731, resized cell INVD1 -> cell CKND0
    Committed inst FE_PHC11077_FE_OFN1481_core_instance_mac_array_instance_q_temp_1091, resized cell BUFFD1 -> cell BUFFD0
    Committed inst FE_PHC11223_n11203, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_OCPC5905_core_instance_mac_array_instance_q_temp_773, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC9066_FE_OFN321_core_instance_array_out_63, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC8810_FE_RN_2097_0, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_OCPC7192_core_instance_mac_array_instance_q_temp_847, resized cell INVD1 -> cell INVD0
    Uncommitted inst FE_PHC11049_FE_RN_19322_0, resized cell BUFFD0 -> cell CKBD1

    Added inst FE_PHC12021_DP_OP_1333J1_127_8403_n2221 (BUFFD1)

    Added inst FE_PHC12022_core_instance_psum_mem_instance_N290 (BUFFD1)

    Added inst FE_PHC12023_core_instance_psum_mem_instance_N272 (CKBD0)

    Added inst FE_PHC12024_FE_OFN271_core_instance_array_out_140 (BUFFD1)

    Added inst FE_PHC12025_n11702 (CKBD0)

    Added inst FE_PHC12026_DP_OP_1333J1_127_8403_n929 (CKBD1)

    Added inst FE_PHC12027_DP_OP_1333J1_127_8403_n933 (CKBD1)

    Added inst FE_PHC12028_DP_OP_1333J1_127_8403_n849 (CKBD1)

    Added inst FE_PHC12029_DP_OP_1333J1_127_8403_n1988 (BUFFD1)

    Added inst FE_PHC12030_DP_OP_1333J1_127_8403_n801 (BUFFD1)

    Added inst FE_PHC12031_n10563 (CKBD4)

    Added inst FE_PHC12032_DP_OP_1333J1_127_8403_n802 (CKBD1)

    Added inst FE_PHC12033_DP_OP_1333J1_127_8403_n900 (CKBD1)

    Added inst FE_PHC12034_DP_OP_1333J1_127_8403_n1992 (BUFFD1)

    Added inst FE_PHC12035_DP_OP_1333J1_127_8403_n678 (CKBD1)

    Added inst FE_PHC12036_DP_OP_1333J1_127_8403_n738 (CKBD1)

    Added inst FE_PHC12037_DP_OP_1333J1_127_8403_n2104 (CKBD2)

    Added inst FE_PHC12038_DP_OP_1333J1_127_8403_n675 (CKBD1)

    Added inst FE_PHC12039_DP_OP_1333J1_127_8403_n486 (CKBD1)

    Added inst FE_PHC12040_n9811 (CKBD1)

    Added inst FE_PHC12041_DP_OP_1335J1_129_8403_n839 (CKBD1)

    Added inst FE_PHC12042_n10286 (CKBD0)

    Added inst FE_PHC12043_DP_OP_1333J1_127_8403_n583 (CKBD1)

    Added inst FE_PHC12044_DP_OP_1335J1_129_8403_n933 (CKBD1)

    Added inst FE_PHC12045_DP_OP_1333J1_127_8403_n669 (CKBD1)

    Added inst FE_PHC12046_DP_OP_1333J1_127_8403_n1632 (CKBD1)

    Added inst FE_PHC12047_n10301 (CKBD1)

    Added inst FE_PHC12048_DP_OP_1333J1_127_8403_n636 (BUFFD1)

    Added inst FE_PHC12049_FE_RN_21521_0 (CKBD0)

    Added inst FE_PHC12050_n11464 (CKBD1)

    Added inst FE_PHC12051_DP_OP_1333J1_127_8403_n737 (CKBD1)

    Added inst FE_PHC12052_DP_OP_1333J1_127_8403_n1079 (CKBD0)

    Added inst FE_PHC12053_DP_OP_1333J1_127_8403_n783 (CKBD1)

    Added inst FE_PHC12054_n10670 (CKBD0)

    Added inst FE_PHC12055_DP_OP_1333J1_127_8403_n910 (CKBD2)

    Added inst FE_PHC12056_DP_OP_1333J1_127_8403_n637 (CKBD1)

    Added inst FE_PHC12057_n10609 (CKBD0)

    Added inst FE_PHC12058_DP_OP_1335J1_129_8403_n949 (CKBD4)

    Added inst FE_PHC12059_DP_OP_1335J1_129_8403_n2298 (CKBD4)

    Added inst FE_PHC12060_DP_OP_1335J1_129_8403_n617 (CKBD4)

    Added inst FE_PHC12061_DP_OP_1333J1_127_8403_n1867 (BUFFD1)

    Added inst FE_PHC12062_FE_OFN303_core_instance_array_out_89 (CKBD2)
    Committed inst FE_OFC1017_core_instance_kmem_instance_N234, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_RC_21712_0, resized cell INVD1 -> cell CKND0
    Committed inst FE_RC_20550_0, resized cell IOA21D2 -> cell IOA21D1
    Committed inst FE_RC_4085_0, resized cell INVD1 -> cell CKND0
    Committed inst FE_RC_3969_0, resized cell NR2XD2 -> cell NR2XD1
    Committed inst FE_PHC11482_DP_OP_1335J1_129_8403_n1097, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_OCPC6959_n9816, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_OFC4032_n11005, resized cell CKND1 -> cell INVD0
    Committed inst FE_RC_1179_0, resized cell IND2D2 -> cell IND2D1
    Committed inst U16206, resized cell OAI221D1 -> cell OAI221D0
    Committed inst FE_RC_16976_0, resized cell OR2XD1 -> cell OR2D0
    Committed inst FE_PHC11517_core_instance_array_out_127, resized cell BUFFD1 -> cell CKBD0
    Committed inst FE_OFC4953_n11035, resized cell CKND1 -> cell INVD0
    Committed inst FE_RC_4973_0, resized cell NR2D1 -> cell NR2D0
    Committed inst FE_RC_6370_0, resized cell AOI22D1 -> cell AOI22D0
    Committed inst U17559, resized cell AOI21D1 -> cell AOI21D0
    Committed inst FE_OFC4435_core_instance_mac_array_instance_q_temp_835, resized cell INVD1 -> cell CKND0
    Committed inst U17464, resized cell OAI32D1 -> cell OAI32D0
    Committed inst FE_RC_4083_0, resized cell IND2D1 -> cell IND2D0
    Committed inst FE_RC_10273_0, resized cell IOA21D1 -> cell IOA21D0
    Uncommitted inst FE_RC_3969_0, resized cell NR2XD1 -> cell NR2XD2
    Uncommitted inst U16206, resized cell OAI221D0 -> cell OAI221D1
    Uncommitted inst FE_RC_16976_0, resized cell OR2D0 -> cell OR2XD1
    Uncommitted inst U17559, resized cell AOI21D0 -> cell AOI21D1

    Added inst FE_PHC12063_core_instance_psum_mem_instance_N290 (BUFFD1)

    Added inst FE_PHC12064_core_instance_psum_mem_instance_N276 (BUFFD1)

    Added inst FE_PHC12065_DP_OP_1333J1_127_8403_n564 (CKBD1)

    Added inst FE_PHC12066_DP_OP_1333J1_127_8403_n104 (CKBD1)

    Added inst FE_PHC12067_FE_RN_21502_0 (CKBD1)

    Added inst FE_PHC12068_DP_OP_1333J1_127_8403_n70 (CKBD1)

    Added inst FE_PHC12069_DP_OP_1333J1_127_8403_n107 (CKBD1)

    Added inst FE_PHC12070_DP_OP_1333J1_127_8403_n663 (CKBD1)

    Added inst FE_PHC12071_DP_OP_1333J1_127_8403_n2308 (CKBD1)

    Added inst FE_PHC12072_DP_OP_1333J1_127_8403_n1070 (BUFFD1)

    Added inst FE_PHC12073_FE_RN_16315_0 (BUFFD1)

    Added inst FE_PHC12074_DP_OP_1335J1_129_8403_n22 (CKBD1)

    Added inst FE_PHC12075_DP_OP_1333J1_127_8403_n110 (CKBD1)

    Added inst FE_PHC12076_FE_OFN298_core_instance_array_out_102 (BUFFD1)

    Added inst FE_PHC12077_DP_OP_1333J1_127_8403_n892 (CKBD1)

    Added inst FE_PHC12078_DP_OP_1333J1_127_8403_n480 (CKBD1)

    Added inst FE_PHC12079_DP_OP_1333J1_127_8403_n798 (CKBD1)

    Added inst FE_PHC12080_DP_OP_1333J1_127_8403_n462 (CKBD1)

    Added inst FE_PHC12081_DP_OP_1333J1_127_8403_n664 (CKBD1)

    Added inst FE_PHC12082_DP_OP_1333J1_127_8403_n843 (CKBD1)

    Added inst FE_PHC12083_DP_OP_1333J1_127_8403_n286 (CKBD2)

    Added inst FE_PHC12084_DP_OP_1333J1_127_8403_n105 (CKBD1)

    Added inst FE_PHC12085_DP_OP_1333J1_127_8403_n227 (CKBD1)

    Added inst FE_PHC12086_DP_OP_1333J1_127_8403_n521 (CKBD0)

    Added inst FE_PHC12087_DP_OP_1333J1_127_8403_n880 (CKBD0)

    Added inst FE_PHC12088_DP_OP_1333J1_127_8403_n226 (CKBD1)

    Added inst FE_PHC12089_DP_OP_1333J1_127_8403_n478 (BUFFD1)

    Added inst FE_PHC12090_DP_OP_1333J1_127_8403_n372 (CKBD4)

    Added inst FE_PHC12091_n10559 (CKBD1)

    Added inst FE_PHC12092_FE_OCPN17495_n10607 (CKBD1)

    Added inst FE_PHC12093_DP_OP_1335J1_129_8403_n714 (CKBD4)
    Committed inst FE_PHC11547_DP_OP_1333J1_127_8403_n804, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC11551_FE_RN_16170_0, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC11558_DP_OP_1335J1_129_8403_n221, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC11472_DP_OP_1335J1_129_8403_n583, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC11560_DP_OP_1335J1_129_8403_n914, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_RC_5635_0, resized cell IND2D1 -> cell IND2D0

    Added inst FE_PHC12094_FE_OCPN17055_core_instance_array_out_141 (BUFFD1)

    Added inst FE_PHC12095_DP_OP_1333J1_127_8403_n721 (BUFFD1)

    Added inst FE_PHC12096_DP_OP_1333J1_127_8403_n336 (CKBD1)

    Added inst FE_PHC12097_DP_OP_1333J1_127_8403_n810 (CKBD1)

    Added inst FE_PHC12098_DP_OP_1333J1_127_8403_n807 (CKBD1)

    Added inst FE_PHC12099_DP_OP_1333J1_127_8403_n199 (CKBD1)

    Added inst FE_PHC12100_DP_OP_1333J1_127_8403_n221 (CKBD1)

    Added inst FE_PHC12101_DP_OP_1333J1_127_8403_n714 (CKBD1)

    Added inst FE_PHC12102_DP_OP_1333J1_127_8403_n99 (CKBD1)

    Added inst FE_PHC12103_n10844 (CKBD1)

    Added inst FE_PHC12104_DP_OP_1333J1_127_8403_n89 (CKBD1)

    Added inst FE_PHC12105_DP_OP_1333J1_127_8403_n561 (CKBD1)

    Added inst FE_PHC12106_DP_OP_1333J1_127_8403_n385 (CKBD4)

    Added inst FE_PHC12107_FE_RN_8991_0 (CKBD0)

    Added inst FE_PHC12108_DP_OP_1333J1_127_8403_n332 (CKBD1)

    Added inst FE_PHC12109_DP_OP_1333J1_127_8403_n383 (CKBD1)

    Added inst FE_PHC12110_DP_OP_1333J1_127_8403_n443 (CKBD1)

    Added inst FE_PHC12111_DP_OP_1333J1_127_8403_n61 (CKBD1)

    Added inst FE_PHC12112_DP_OP_1333J1_127_8403_n538 (CKBD0)

    Added inst FE_PHC12113_DP_OP_1333J1_127_8403_n759 (CKBD0)

    Added inst FE_PHC12114_DP_OP_1333J1_127_8403_n72 (CKBD2)

    Added inst FE_PHC12115_FE_OCPN17043_core_instance_array_out_142 (CKBD4)
    Committed inst FE_PHC11553_DP_OP_1333J1_127_8403_n666, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11601_DP_OP_1335J1_129_8403_n200, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11611_FE_RN_1358_0, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11569_DP_OP_1335J1_129_8403_n193, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_RC_18783_0, resized cell INVD1 -> cell INVD0
    Committed inst FE_RC_20555_0, resized cell IND2D1 -> cell IND2D0
    Committed inst FE_RC_4093_0, resized cell ND2D1 -> cell ND2D0
    Committed inst FE_RC_15510_0, resized cell INVD1 -> cell CKND0
    Uncommitted inst FE_RC_4093_0, resized cell ND2D0 -> cell ND2D1
    Uncommitted inst FE_RC_15510_0, resized cell CKND0 -> cell INVD1

    Added inst FE_PHC12116_FE_RN_19360_0 (CKBD1)

    Added inst FE_PHC12117_FE_RN_20676_0 (CKBD1)

    Added inst FE_PHC12118_n3882 (CKBD2)

    Added inst FE_PHC12119_DP_OP_1333J1_127_8403_n200 (CKBD1)

    Added inst FE_PHC12120_DP_OP_1333J1_127_8403_n51 (CKBD1)

    Added inst FE_PHC12121_FE_OCPN17043_core_instance_array_out_142 (BUFFD1)

    Added inst FE_PHC12122_DP_OP_1333J1_127_8403_n265 (CKBD1)

    Added inst FE_PHC12123_FE_OFN297_core_instance_array_out_103 (CKBD1)

    Added inst FE_PHC12124_DP_OP_1333J1_127_8403_n519 (CKBD1)

    Added inst FE_PHC12125_DP_OP_1333J1_127_8403_n256 (CKBD1)

    Added inst FE_PHC12126_DP_OP_1333J1_127_8403_n249 (CKBD0)

    Added inst FE_PHC12127_FE_RN_20460_0 (CKBD1)

    Added inst FE_PHC12128_DP_OP_1333J1_127_8403_n822 (CKBD0)
    Committed inst FE_PHC11561_DP_OP_1333J1_127_8403_n657, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_RC_10426_0, resized cell INVD1 -> cell INVD0
    Committed inst FE_RC_17635_0_dup, resized cell IND2D1 -> cell IND2D0
    Committed inst FE_RC_13384_0, resized cell IND2D1 -> cell IND2D0
    Uncommitted inst FE_RC_17635_0_dup, resized cell IND2D0 -> cell IND2D1

    Added inst FE_PHC12129_n3882 (CKBD2)

    Added inst FE_PHC12130_DP_OP_1333J1_127_8403_n428 (CKBD2)

    Added inst FE_PHC12131_FE_RN_11698_0 (BUFFD1)

    Added inst FE_PHC12132_n3885 (CKBD1)

    Added inst FE_PHC12133_DP_OP_1333J1_127_8403_n324 (CKBD0)

    Added inst FE_PHC12134_DP_OP_1333J1_127_8403_n502 (CKBD0)

    Added inst FE_PHC12135_DP_OP_1333J1_127_8403_n127 (BUFFD1)

    Added inst FE_PHC12136_n9824 (CKBD1)

    Added inst FE_PHC12137_DP_OP_1333J1_127_8403_n323 (CKBD4)
    Committed inst FE_PHC11654_FE_RN_11017_0, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_RC_4103_0, resized cell CKND2D1 -> cell ND2D0
    Committed inst FE_PHC10326_DP_OP_1335J1_129_8403_n232, resized cell BUFFD1 -> cell BUFFD0
    Uncommitted inst FE_RC_4103_0, resized cell ND2D0 -> cell CKND2D1

    Added inst FE_PHC12138_n3882 (BUFFD1)

    Added inst FE_PHC12139_FE_RN_3144_0 (CKBD1)

    Added inst FE_PHC12140_FE_RN_10073_0 (BUFFD1)

    Added inst FE_PHC12141_FE_RN_3682_0 (CKBD0)

    Added inst FE_PHC12142_core_instance_array_out_146 (CKBD1)

    Added inst FE_PHC12143_FE_OFN268_core_instance_array_out_143 (CKBD4)

    Added inst FE_PHC12144_DP_OP_1333J1_127_8403_n404 (BUFFD1)

    Added inst FE_PHC12145_core_instance_array_out_147 (BUFFD1)

    Added inst FE_PHC12146_n3887 (CKBD2)

    Added inst FE_PHC12147_FE_RN_3674_0 (CKBD4)

    Added inst FE_PHC12148_FE_OFN295_core_instance_array_out_105 (BUFFD6)
    Committed inst FE_RC_10779_0, resized cell ND2D1 -> cell CKND2D0
    Committed inst FE_RC_10755_0, resized cell IND2D1 -> cell IND2D0
    Committed inst FE_RC_19849_0, resized cell IOA21D1 -> cell IOA21D0
    Committed inst FE_RC_13978_0, resized cell INVD1 -> cell INVD0
    Uncommitted inst FE_RC_10779_0, resized cell CKND2D0 -> cell ND2D1
    Uncommitted inst FE_RC_10755_0, resized cell IND2D0 -> cell IND2D1

    Added inst FE_PHC12149_FE_OFN296_core_instance_array_out_104 (BUFFD1)

    Added inst FE_PHC12150_DP_OP_1333J1_127_8403_n118 (BUFFD1)

    Added inst FE_PHC12151_DP_OP_1333J1_127_8403_n119 (CKBD1)

    Added inst FE_PHC12152_FE_OFN15524_core_instance_array_out_150 (CKBD4)

    Added inst FE_PHC12153_core_instance_array_out_152 (CKBD4)

    Added inst FE_PHC12154_core_instance_array_out_152 (CKBD4)

    Added inst FE_PHC12155_FE_RN_3807_0 (CKBD1)

    Added inst FE_PHC12156_DP_OP_1333J1_127_8403_n174 (CKBD0)

    Added inst FE_PHC12157_FE_OFN262_core_instance_array_out_154 (CKBD4)
    Committed inst FE_RC_13982_0, resized cell NR2D2 -> cell NR2XD0
    Uncommitted inst FE_RC_13982_0, resized cell NR2XD0 -> cell NR2D2

    Added inst FE_PHC12158_DP_OP_1333J1_127_8403_n170 (CKBD1)
    Committed inst FE_PHC11664_FE_RN_3463_0, resized cell BUFFD1 -> cell BUFFD0
    Committed inst FE_RC_24967_0, resized cell CKND2D1 -> cell CKND2D0
    Committed inst FE_PHC10387_n3870, resized cell BUFFD1 -> cell BUFFD0
    Uncommitted inst FE_RC_24967_0, resized cell CKND2D0 -> cell CKND2D1
    Uncommitted inst FE_PHC10387_n3870, resized cell BUFFD0 -> cell BUFFD1

    Added inst FE_PHC12159_FE_OFN292_core_instance_array_out_108 (BUFFD1)

    Added inst FE_PHC12160_DP_OP_1333J1_127_8403_n116 (CKBD0)

    Added inst FE_PHC12161_FE_OCPN16844_core_instance_array_out_109 (CKBD0)
    Committed inst FE_RC_24946_0, resized cell CKND2D1 -> cell ND2D0
    Uncommitted inst FE_RC_24946_0, resized cell ND2D0 -> cell CKND2D1

    Added inst FE_PHC12162_FE_OFN290_core_instance_array_out_112 (BUFFD1)

    Added inst FE_PHC12163_n3875 (CKBD4)
    Committed inst FE_RC_20641_0, resized cell AN2XD1 -> cell CKAN2D0
    Uncommitted inst FE_RC_20641_0, resized cell CKAN2D0 -> cell AN2XD1

    Added inst FE_PHC12164_FE_OFN288_core_instance_array_out_116 (CKBD1)
    Committed inst U9009, resized cell XNR2D1 -> cell XNR2D0
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2437
      TNS :    -154.1066
      #VP :         2426
      TNS+:      28.7807/552 improved (0.0521 per commit, 15.737%)
  Density :      94.874%
------------------------------------------------------------------------------------------
 488 buffer added (phase total 1218, total 1218)
 64 inst resized (phase total 109, total 109)
------------------------------------------------------------------------------------------
 iteration   cpu=0:01:13 real=0:01:13
 accumulated cpu=0:06:17 real=0:06:17 totSessionCpu=7:40:58 mem=3798.9M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 32.99 %
    there are 1146 full evals passed out of 3474 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst FE_PHC12165_mem_in_4 (CKBD0)

    Added inst FE_PHC12166_core_instance_mac_array_instance_q_temp_1064 (CKBD1)

    Added inst FE_PHC12167_FE_OFN493_core_instance_array_out_80 (BUFFD1)

    Added inst FE_PHC12168_mem_in_20 (CKBD0)

    Added inst FE_PHC12169_mem_in_12 (CKBD0)

    Added inst FE_PHC12170_n10510 (CKBD1)

    Added inst FE_PHC12171_FE_OFN839_core_instance_mac_array_instance_q_temp_879 (CKBD1)

    Added inst FE_PHC12172_inst_7 (CKBD0)

    Added inst FE_PHC12173_FE_OFN323_core_instance_array_out_61 (CKBD1)

    Added inst FE_PHC12174_mem_in_14 (CKBD0)

    Added inst FE_PHC12175_core_instance_mac_array_instance_q_temp_871 (BUFFD1)

    Added inst FE_PHC12176_core_instance_mac_array_instance_q_temp_845 (CKBD1)

    Added inst FE_PHC12177_FE_OFN397_core_instance_qmem_instance_N262 (CKBD0)

    Added inst FE_PHC12178_FE_OFN495_core_instance_array_out_0 (CKBD0)

    Added inst FE_PHC12179_FE_OCPN17489_core_instance_mac_array_instance_q_temp_855 (BUFFD1)

    Added inst FE_PHC12180_FE_OFN324_core_instance_array_out_60 (BUFFD1)

    Added inst FE_PHC12181_core_instance_mac_array_instance_q_temp_1048 (BUFFD1)

    Added inst FE_PHC12182_inst_16 (CKBD0)

    Added inst FE_PHC12183_n10383 (CKBD1)

    Added inst FE_PHC12184_n10414 (CKBD2)

    Added inst FE_PHC12185_FE_OFN341_core_instance_array_out_40 (CKBD1)

    Added inst FE_PHC12186_FE_OFN494_core_instance_array_out_20 (CKBD2)

    Added inst FE_PHC12187_FE_OCPN17370_core_instance_mac_array_instance_q_temp_893 (CKBD1)

    Added inst FE_PHC12188_FE_OCPN16777_core_instance_mac_array_instance_q_temp_837 (CKBD1)

    Added inst FE_PHC12189_FE_RN_15 (CKBD1)

    Added inst FE_PHC12190_n10462 (CKBD1)

    Added inst FE_PHC12191_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_89 (CKBD1)

    Added inst FE_PHC12192_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_79 (CKBD1)

    Added inst FE_PHC12193_FE_OFN286_core_instance_array_out_121 (CKBD2)

    Added inst FE_PHC12194_core_instance_mac_array_instance_q_temp_800 (CKBD1)

    Added inst FE_PHC12195_n11609 (CKBD1)

    Added inst FE_PHC12196_FE_OCPN17559_n9752 (CKBD1)

    Added inst FE_PHC12197_n10661 (CKBD1)

    Added inst FE_PHC12198_core_instance_array_out_21 (BUFFD1)

    Added inst FE_PHC12199_FE_OCPN7325_FE_OFN1258_core_instance_mac_array_instance_q_temp_771 (CKBD1)

    Added inst FE_PHC12200_DP_OP_1330J1_124_8403_n22 (CKBD1)

    Added inst FE_PHC12201_core_instance_mac_array_instance_q_temp_818 (CKBD1)

    Added inst FE_PHC12202_n11546 (CKBD1)

    Added inst FE_PHC12203_core_instance_mac_array_instance_q_temp_1119 (CKBD1)

    Added inst FE_PHC12204_FE_OFN400_core_instance_qmem_instance_N260 (CKBD0)

    Added inst FE_PHC12205_core_instance_mac_array_instance_q_temp_802 (CKBD1)

    Added inst FE_PHC12206_FE_OCPN7528_core_instance_mac_array_instance_q_temp_789 (CKBD1)

    Added inst FE_PHC12207_FE_OFN340_core_instance_array_out_41 (CKBD2)

    Added inst FE_PHC12208_core_instance_mac_array_instance_q_temp_846 (CKBD1)

    Added inst FE_PHC12209_FE_OFN774_core_instance_mac_array_instance_q_temp_793 (CKBD1)

    Added inst FE_PHC12210_n13383 (CKBD0)

    Added inst FE_PHC12211_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_15 (CKBD1)

    Added inst FE_PHC12212_FE_OCPN17314_core_instance_mac_array_instance_q_temp_783 (CKBD1)

    Added inst FE_PHC12213_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_112 (CKBD1)

    Added inst FE_PHC12214_core_instance_qmem_instance_N242 (CKBD0)

    Added inst FE_PHC12215_core_instance_mac_array_instance_q_temp_804 (CKBD1)

    Added inst FE_PHC12216_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_50 (CKBD1)

    Added inst FE_PHC12217_inst_1 (CKBD1)

    Added inst FE_PHC12218_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_34 (CKBD0)

    Added inst FE_PHC12219_core_instance_mac_array_instance_q_temp_837 (CKBD1)

    Added inst FE_PHC12220_n11600 (CKBD0)

    Added inst FE_PHC12221_core_instance_mac_array_instance_q_temp_876 (CKBD1)

    Added inst FE_PHC12222_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_49 (CKBD1)

    Added inst FE_PHC12223_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_81 (CKBD4)

    Added inst FE_PHC12224_core_instance_array_out_22 (CKBD1)

    Added inst FE_PHC12225_core_instance_mac_array_instance_q_temp_824 (CKBD1)

    Added inst FE_PHC12226_core_instance_mac_array_instance_q_temp_836 (CKBD0)

    Added inst FE_PHC12227_n9784 (CKBD1)

    Added inst FE_PHC12228_FE_OFN1360_core_instance_mac_array_instance_q_temp_789 (CKBD4)

    Added inst FE_PHC12229_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_23 (BUFFD1)

    Added inst FE_PHC12230_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_48 (CKBD1)

    Added inst FE_PHC12231_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_53 (CKBD0)

    Added inst FE_PHC12232_core_instance_mac_array_instance_q_temp_1128 (CKBD4)

    Added inst FE_PHC12233_core_instance_mac_array_instance_q_temp_832 (CKBD1)

    Added inst FE_PHC12234_core_instance_mac_array_instance_q_temp_834 (CKBD0)

    Added inst FE_PHC12235_FE_RN_3387_0 (CKBD1)

    Added inst FE_PHC12236_FE_OFN1448_core_instance_mac_array_instance_q_temp_1144 (CKBD1)

    Added inst FE_PHC12237_core_instance_array_out_81 (CKBD4)

    Added inst FE_PHC12238_FE_OCPN16778_core_instance_mac_array_instance_q_temp_837 (CKBD0)

    Added inst FE_PHC12239_n10079 (CKBD0)

    Added inst FE_PHC12240_FE_OFN858_core_instance_mac_array_instance_q_temp_887 (CKBD4)

    Added inst FE_PHC12241_FE_OCPN17582_core_instance_array_out_42 (BUFFD1)

    Added inst FE_PHC12242_FE_OCPN16822_core_instance_mac_array_instance_q_temp_1053 (CKBD1)

    Added inst FE_PHC12243_core_instance_mac_array_instance_q_temp_874 (CKBD1)

    Added inst FE_PHC12244_FE_OFN285_core_instance_array_out_122 (CKBD3)

    Added inst FE_PHC12245_n10406 (CKBD4)

    Added inst FE_PHC12246_FE_RN_19306_0 (CKBD1)

    Added inst FE_PHC12247_core_instance_mac_array_instance_q_temp_1079 (CKBD1)

    Added inst FE_PHC12248_FE_OFN1536_reset (CKBD0)

    Added inst FE_PHC12249_n11181 (CKBD0)

    Added inst FE_PHC12250_core_instance_mac_array_instance_q_temp_1050 (CKBD1)

    Added inst FE_PHC12251_n11203 (CKBD1)

    Added inst FE_PHC12252_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_71 (CKBD1)

    Added inst FE_PHC12253_n11616 (CKBD1)

    Added inst FE_PHC12254_core_instance_mac_array_instance_q_temp_1096 (CKBD4)

    Added inst FE_PHC12255_FE_RN_880_0 (CKBD1)

    Added inst FE_PHC12256_n11273 (CKBD1)

    Added inst FE_PHC12257_core_instance_mac_array_instance_q_temp_1055 (CKBD1)

    Added inst FE_PHC12258_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_112 (CKBD4)

    Added inst FE_PHC12259_FE_OFN1171_core_instance_mac_array_instance_q_temp_875 (CKBD4)

    Added inst FE_PHC12260_FE_OFN15477_core_instance_array_out_30 (CKBD0)

    Added inst FE_PHC12261_DP_OP_1335J1_129_8403_n1963 (CKBD4)

    Added inst FE_PHC12262_inst_11 (CKBD2)

    Added inst FE_PHC12263_inst_10 (CKBD2)

    Added inst FE_PHC12264_FE_OFN284_core_instance_array_out_123 (CKBD2)

    Added inst FE_PHC12265_FE_OFN309_core_instance_array_out_83 (CKBD1)

    Added inst FE_PHC12266_FE_OFN829_core_instance_mac_array_instance_q_temp_1096 (CKBD4)

    Added inst FE_PHC12267_FE_OFN344_core_instance_array_out_27 (BUFFD1)

    Added inst FE_PHC12268_n11274 (CKBD0)

    Added inst FE_PHC12269_FE_OFN334_core_instance_array_out_47 (CKBD4)

    Added inst FE_PHC12270_FE_OFN16239_core_instance_array_out_65 (CKBD4)

    Added inst FE_PHC12271_FE_OFN284_core_instance_array_out_123 (CKBD4)

    Added inst FE_PHC12272_FE_OFN319_core_instance_array_out_66 (CKBD4)

    Added inst FE_PHC12273_core_instance_mac_array_instance_q_temp_807 (CKBD4)

    Added inst FE_PHC12274_FE_OFN303_core_instance_array_out_89 (CKBD4)

    Added inst FE_PHC12275_n11478 (CKBD2)

    Added inst FE_PHC12276_core_instance_array_out_43 (CKBD4)

    Added inst FE_PHC12277_FE_OFN344_core_instance_array_out_27 (CKBD4)

    Added inst FE_PHC12278_core_instance_mac_array_instance_q_temp_1068 (CKBD0)

    Added inst FE_PHC12279_FE_OFN316_core_instance_array_out_69 (CKBD4)

    Added inst FE_PHC12280_FE_OFN322_core_instance_array_out_62 (CKBD8)

    Added inst FE_PHC12281_n11707 (BUFFD1)

    Added inst FE_PHC12282_FE_OFN1170_core_instance_mac_array_instance_q_temp_875 (BUFFD12)

    Added inst FE_PHC12283_core_instance_array_out_45 (CKBD1)

    Added inst FE_PHC12284_inst_9 (CKBD4)

    Added inst FE_PHC12285_FE_OFN666_reset (CKBD4)

    Added inst FE_PHC12286_reset (CKBD2)

    Added inst FE_PHC12287_FE_RN_9057_0 (CKBD6)

    Added inst FE_PHC12288_inst_8 (CKBD4)

    Added inst FE_PHC12289_FE_OFN347_core_instance_array_out_23 (BUFFD6)

    Added inst FE_PHC12290_FE_OFN16150_n (BUFFD3)

    Added inst FE_PHC12291_FE_OFN315_core_instance_array_out_70 (CKBD1)

    Added inst FE_PHC12292_FE_OCPN17889_core_instance_mac_array_instance_col_idx_3__mac_col_inst_N34 (CKBD0)

    Added inst FE_PHC12293_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_55 (CKBD4)

    Added inst FE_PHC12294_FE_OFN1237_core_instance_mac_array_instance_q_temp_1077 (CKBD2)

    Added inst FE_PHC12295_FE_OFN287_core_instance_array_out_120 (CKBD0)

    Added inst FE_PHC12296_n10637 (CKBD1)

    Added inst FE_PHC12297_core_instance_mac_array_instance_q_temp_1119 (CKBD2)

    Added inst FE_PHC12298_n9760 (BUFFD1)

    Added inst FE_PHC12299_DP_OP_1333J1_127_8403_n951 (CKBD1)

    Added inst FE_PHC12300_FE_OFN961_n9867 (CKBD1)

    Added inst FE_PHC12301_n9746 (CKBD1)

    Added inst FE_PHC12302_n10246 (CKBD1)

    Added inst FE_PHC12303_n9971 (CKBD1)

    Added inst FE_PHC12304_DP_OP_1333J1_127_8403_n2111 (CKBD4)

    Added inst FE_PHC12305_n10402 (CKBD1)

    Added inst FE_PHC12306_DP_OP_1335J1_129_8403_n647 (CKBD0)

    Added inst FE_PHC12307_FE_OCPN17721_FE_OFN846_core_instance_mac_array_instance_q_temp_847 (CKBD4)

    Added inst FE_PHC12308_FE_OFN1493_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_88 (CKBD1)

    Added inst FE_PHC12309_n9793 (CKBD1)

    Added inst FE_PHC12310_n11696 (CKBD2)

    Added inst FE_PHC12311_DP_OP_1333J1_127_8403_n2188 (CKBD4)

    Added inst FE_PHC12312_DP_OP_1333J1_127_8403_n2193 (CKBD4)

    Added inst FE_PHC12313_DP_OP_1333J1_127_8403_n2221 (CKBD4)

    Added inst FE_PHC12314_FE_OFN1246_core_instance_mac_array_instance_q_temp_805 (CKBD4)

    Added inst FE_PHC12315_DP_OP_1335J1_129_8403_n929 (CKBD4)

    Added inst FE_PHC12316_FE_RN_269 (CKBD0)

    Added inst FE_PHC12317_DP_OP_1335J1_129_8403_n2220 (CKBD4)

    Added inst FE_PHC12318_DP_OP_1335J1_129_8403_n951 (CKBD4)

    Added inst FE_PHC12319_core_instance_mac_array_instance_q_temp_828 (CKBD4)

    Added inst FE_PHC12320_DP_OP_1333J1_127_8403_n1629 (CKBD4)

    Added inst FE_PHC12321_DP_OP_1335J1_129_8403_n851 (CKBD2)

    Added inst FE_PHC12322_DP_OP_1335J1_129_8403_n2216 (CKBD4)

    Added inst FE_PHC12323_DP_OP_1335J1_129_8403_n2203 (CKBD2)

    Added inst FE_PHC12324_DP_OP_1335J1_129_8403_n162 (CKBD4)

    Added inst FE_PHC12325_DP_OP_1333J1_127_8403_n1066 (CKBD4)

    Added inst FE_PHC12326_core_instance_psum_mem_instance_N282 (BUFFD0)
    Committed inst FE_OCPC7620_core_instance_mac_array_instance_q_temp_778, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11867_core_instance_mac_array_instance_q_temp_788, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC11786_core_instance_mac_array_instance_q_temp_862, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC11753_core_instance_mac_array_instance_q_temp_868, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11719_n10188, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11769_core_instance_mac_array_instance_q_temp_770, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC11732_FE_RN_16023_0, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_OCPC7512_core_instance_mac_array_instance_q_temp_790, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11353_FE_OFN1258_core_instance_mac_array_instance_q_temp_771, resized cell BUFFD1 -> cell BUFFD0
    Committed inst FE_PHC11745_core_instance_mac_array_instance_q_temp_1112, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11300_FE_OFN876_core_instance_mac_array_instance_q_temp_663, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11740_n11514, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11955_n10662, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11749_core_instance_mac_array_instance_q_temp_1151, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11742_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_39, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11722_FE_OCPN17461_core_instance_mac_array_instance_q_temp_853, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_OFC5045_core_instance_mac_array_instance_q_temp_808, resized cell INVD1 -> cell INVD0
    Committed inst FE_RC_4356_0, resized cell CKND2 -> cell INVD0
    Committed inst FE_PHC11714_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_111, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_OCPC7610_core_instance_mac_array_instance_q_temp_842, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_OCPC7025_core_instance_mac_array_instance_q_temp_837, resized cell INVD1 -> cell CKND0
    Committed inst FE_PHC11761_core_instance_mac_array_instance_q_temp_812, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11759_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_111, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_OCPC6657_n4757, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11774_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_114, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_OFC2953_core_instance_mac_array_instance_q_temp_803_dup, resized cell INVD1 -> cell INVD0
    Committed inst FE_PHC11015_n11541, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC8799_core_instance_mac_array_instance_q_temp_1047, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_OFC2475_core_instance_mac_array_instance_q_temp_842, resized cell INVD2 -> cell INVD1
    Committed inst FE_PHC11781_n11197, resized cell CKBD1 -> cell BUFFD0
    Committed inst U16054, resized cell INVD1 -> cell INVD0
    Committed inst FE_OCPC5713_core_instance_mac_array_instance_q_temp_770, resized cell CKND2 -> cell CKND1
    Committed inst FE_OCPC5713_core_instance_mac_array_instance_q_temp_770_dup, resized cell INVD2 -> cell CKND0
    Committed inst U16285, resized cell AOI22D1 -> cell AOI22D0
    Committed inst FE_OFC2585_core_instance_mac_array_instance_q_temp_862, resized cell INVD1 -> cell CKND0
    Committed inst FE_RC_3972_0, resized cell ND2D1 -> cell ND2D0
    Committed inst FE_PHC11771_core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_21, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_OFC5082_core_instance_mac_array_instance_q_temp_825, resized cell CKND2 -> cell CKND1
    Committed inst FE_OFC2673_core_instance_mac_array_instance_q_temp_886, resized cell INVD1 -> cell INVD0
    Committed inst FE_PHC11793_core_instance_mac_array_instance_q_temp_825, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_RC_3971_0, resized cell ND2D1 -> cell ND2D0
    Committed inst FE_PHC11806_core_instance_mac_array_instance_q_temp_819, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11835_core_instance_mac_array_instance_q_temp_851, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC11052_core_instance_mac_array_instance_q_temp_1095, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_RC_12642_0, resized cell INVD1 -> cell CKND0
    Committed inst FE_PHC11140_core_instance_mac_array_instance_col_idx_8__mac_col_inst_key_q_121, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_OFC2522_core_instance_mac_array_instance_q_temp_892, resized cell INVD1 -> cell CKND0
    Committed inst FE_OFC4390_core_instance_mac_array_instance_q_temp_795, resized cell CKND1 -> cell INVD0
    Committed inst FE_PHC11809_core_instance_mac_array_instance_q_temp_860, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC8501_FE_OFN342_core_instance_array_out_29, resized cell CKBD1 -> cell CKBD0
    Committed inst FE_PHC11847_core_instance_mac_array_instance_q_temp_859, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC10815_FE_OFN15548_core_instance_array_out_57, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC12018_FE_OFN327_core_instance_array_out_54, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_PHC11537_FE_OFN327_core_instance_array_out_54, resized cell CKBD1 -> cell BUFFD0
    Committed inst FE_RC_20412_0, resized cell INVD1 -> cell CKND0
    Uncommitted inst FE_PHC11732_FE_RN_16023_0, resized cell CKBD0 -> cell CKBD1
    Uncommitted inst FE_RC_3972_0, resized cell ND2D0 -> cell ND2D1
    Uncommitted inst FE_RC_3971_0, resized cell ND2D0 -> cell ND2D1
    Uncommitted inst FE_RC_20412_0, resized cell CKND0 -> cell INVD1
    Uncommitted inst FE_PHC11769_core_instance_mac_array_instance_q_temp_770, resized cell CKBD0 -> cell CKBD1
    Uncommitted inst FE_OCPC5713_core_instance_mac_array_instance_q_temp_770, resized cell CKND1 -> cell CKND2
    Uncommitted inst FE_OCPC5713_core_instance_mac_array_instance_q_temp_770_dup, resized cell CKND0 -> cell INVD2
    Uncommitted inst FE_OFC5082_core_instance_mac_array_instance_q_temp_825, resized cell CKND1 -> cell CKND2

    Added inst FE_PHC12327_DP_OP_1333J1_127_8403_n945 (CKBD1)

    Added inst FE_PHC12328_n14795 (CKBD0)

    Added inst FE_PHC12329_DP_OP_1333J1_127_8403_n924 (BUFFD1)

    Added inst FE_PHC12330_DP_OP_1333J1_127_8403_n948 (CKBD1)

    Added inst FE_PHC12331_DP_OP_1333J1_127_8403_n2301 (BUFFD1)

    Added inst FE_PHC12332_DP_OP_1335J1_129_8403_n185 (CKBD1)

    Added inst FE_PHC12333_DP_OP_1333J1_127_8403_n537 (CKBD0)

    Added inst FE_PHC12334_DP_OP_1333J1_127_8403_n217 (CKBD1)

    Added inst FE_PHC12335_FE_OFN464_core_instance_psum_mem_instance_N280 (BUFFD3)

    Added inst FE_PHC12336_DP_OP_1333J1_127_8403_n2298 (CKBD2)

    Added inst FE_PHC12337_DP_OP_1335J1_129_8403_n940 (CKBD2)

    Added inst FE_PHC12338_DP_OP_1333J1_127_8403_n819 (CKBD4)

    Added inst FE_PHC12339_n10339 (CKBD4)

    Added inst FE_PHC12340_DP_OP_1333J1_127_8403_n1097 (CKBD6)

    Added inst FE_PHC12341_FE_RN_3524_0 (CKBD4)

    Added inst FE_PHC12342_DP_OP_1335J1_129_8403_n2191 (CKBD4)
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2412
      TNS :    -142.8678
      #VP :         2166
      TNS+:      11.2388/225 improved (0.0500 per commit, 7.293%)
  Density :      95.001%
------------------------------------------------------------------------------------------
 178 buffer added (phase total 1396, total 1396)
 47 inst resized (phase total 156, total 156)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:58.2 real=0:00:58.0
 accumulated cpu=0:07:15 real=0:07:15 totSessionCpu=7:41:56 mem=3837.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 36.20 %
    there are 782 full evals passed out of 2160 
===========================================================================================


*info:    Total 1396 cells added for Phase I
*info:    Total 156 instances resized for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=3837.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=3837.1M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=3837.1M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 44556 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed as the violating term's net is not routed.
*info:   261 net(s): Could not be fixed because of no legal loc.
*info:   156 net(s): Could not be fixed because of setup TNS degradation on side path.
*info: 34567 net(s): Could not be fixed because of setup TNS degradation.
*info:  5006 net(s): Could not be fixed because of setup WNS degradation on specific instance.

Resizing failure reasons
------------------------------------------------
*info:   129 net(s): Could not be fixed because of no legal loc.
*info:   115 net(s): Could not be fixed because of DRV degradation.
*info:    25 net(s): Could not be fixed because of hold view DRV degradation.
*info: 23980 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:  6642 net(s): Could not be fixed because of hold slack degradation.
*info:   104 net(s): Could not be fixed because of no valid cell for resizing.
*info:  2559 net(s): Could not be fixed because all the cells are filtered.

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:07:18 real=0:07:18 totSessionCpu=7:41:59 mem=3837.1M density=95.001% ***

*info:
*info: Added a total of 1396 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUFFD0' used
*info:          256 cells of type 'BUFFD1' used
*info:            3 cells of type 'BUFFD12' used
*info:            7 cells of type 'BUFFD2' used
*info:           21 cells of type 'BUFFD3' used
*info:            1 cell  of type 'BUFFD4' used
*info:            5 cells of type 'BUFFD6' used
*info:           12 cells of type 'BUFFD8' used
*info:          257 cells of type 'CKBD0' used
*info:          438 cells of type 'CKBD1' used
*info:          197 cells of type 'CKBD2' used
*info:            1 cell  of type 'CKBD3' used
*info:          192 cells of type 'CKBD4' used
*info:            3 cells of type 'CKBD6' used
*info:            2 cells of type 'CKBD8' used
*info:
*info: Total 156 instances resized
*info:       in which 0 FF resizing
*info:

*summary:    228 instances changed cell type
*	:      1 instance  changed cell type from 'AN2XD1' to 'CKAN2D0'
*	:      1 instance  changed cell type from 'AOI21D0' to 'AOI21D1'
*	:      1 instance  changed cell type from 'AOI21D1' to 'AOI21D0'
*	:      1 instance  changed cell type from 'AOI22D0' to 'AOI22D1'
*	:      6 instances changed cell type from 'AOI22D1' to 'AOI22D0'
*	:      1 instance  changed cell type from 'BUFFD0' to 'BUFFD1'
*	:      2 instances changed cell type from 'BUFFD0' to 'CKBD1'
*	:      1 instance  changed cell type from 'BUFFD0' to 'CKBD4'
*	:      7 instances changed cell type from 'BUFFD1' to 'BUFFD0'
*	:      8 instances changed cell type from 'BUFFD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'CKAN2D0' to 'AN2XD1'
*	:      1 instance  changed cell type from 'CKBD0' to 'BUFFD1'
*	:      2 instances changed cell type from 'CKBD0' to 'CKBD1'
*	:     46 instances changed cell type from 'CKBD1' to 'BUFFD0'
*	:     31 instances changed cell type from 'CKBD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'CKBD4' to 'BUFFD0'
*	:      2 instances changed cell type from 'CKND0' to 'INVD1'
*	:      1 instance  changed cell type from 'CKND0' to 'INVD2'
*	:      2 instances changed cell type from 'CKND1' to 'CKND2'
*	:      4 instances changed cell type from 'CKND1' to 'INVD0'
*	:      2 instances changed cell type from 'CKND2' to 'CKND1'
*	:      1 instance  changed cell type from 'CKND2' to 'INVD0'
*	:      4 instances changed cell type from 'CKND2D0' to 'CKND2D1'
*	:      2 instances changed cell type from 'CKND2D0' to 'ND2D1'
*	:      5 instances changed cell type from 'CKND2D1' to 'CKND2D0'
*	:      7 instances changed cell type from 'CKND2D1' to 'ND2D0'
*	:      2 instances changed cell type from 'IND2D0' to 'IND2D1'
*	:      7 instances changed cell type from 'IND2D1' to 'IND2D0'
*	:      1 instance  changed cell type from 'IND2D2' to 'IND2D1'
*	:      2 instances changed cell type from 'INR2D1' to 'INR2XD0'
*	:      1 instance  changed cell type from 'INR2D2' to 'INR2XD1'
*	:      1 instance  changed cell type from 'INR2XD0' to 'INR2D0'
*	:     13 instances changed cell type from 'INVD1' to 'CKND0'
*	:     11 instances changed cell type from 'INVD1' to 'INVD0'
*	:      1 instance  changed cell type from 'INVD2' to 'CKND0'
*	:      1 instance  changed cell type from 'INVD2' to 'INVD1'
*	:      2 instances changed cell type from 'IOA21D1' to 'IOA21D0'
*	:      1 instance  changed cell type from 'IOA21D1' to 'IOA21D2'
*	:      2 instances changed cell type from 'IOA21D2' to 'IOA21D1'
*	:      3 instances changed cell type from 'ND2D0' to 'CKND2D1'
*	:      3 instances changed cell type from 'ND2D0' to 'ND2D1'
*	:      4 instances changed cell type from 'ND2D1' to 'CKND2D0'
*	:      4 instances changed cell type from 'ND2D1' to 'ND2D0'
*	:      1 instance  changed cell type from 'NR2D0' to 'NR2XD0'
*	:      1 instance  changed cell type from 'NR2D1' to 'NR2D0'
*	:      7 instances changed cell type from 'NR2D1' to 'NR2XD0'
*	:      1 instance  changed cell type from 'NR2D2' to 'NR2XD0'
*	:      2 instances changed cell type from 'NR2D2' to 'NR2XD1'
*	:      3 instances changed cell type from 'NR2XD0' to 'NR2D0'
*	:      1 instance  changed cell type from 'NR2XD0' to 'NR2D1'
*	:      1 instance  changed cell type from 'NR2XD0' to 'NR2D2'
*	:      1 instance  changed cell type from 'NR2XD1' to 'NR2XD2'
*	:      1 instance  changed cell type from 'NR2XD2' to 'NR2XD1'
*	:      2 instances changed cell type from 'OAI21D1' to 'OAI21D0'
*	:      1 instance  changed cell type from 'OAI221D0' to 'OAI221D1'
*	:      1 instance  changed cell type from 'OAI221D1' to 'OAI221D0'
*	:      2 instances changed cell type from 'OAI32D1' to 'OAI32D0'
*	:      1 instance  changed cell type from 'OR2D0' to 'OR2XD1'
*	:      1 instance  changed cell type from 'OR2XD1' to 'OR2D0'
*	:      1 instance  changed cell type from 'XNR2D1' to 'XNR2D0'
*** Finish Post Route Hold Fixing (cpu=0:07:18 real=0:07:18 totSessionCpu=7:41:59 mem=3837.1M density=95.001%) ***
(I,S,L,T): WC_VIEW: 181.053, 81.4316, 2.44532, 264.93
*** HoldOpt [finish] : cpu/real = 0:06:15.7/0:06:14.9 (1.0), totSession cpu/real = 7:41:59.5/7:41:38.1 (1.0), mem = 3818.0M
**INFO: total 1525 insts, 0 nets marked don't touch
**INFO: total 1525 insts, 0 nets marked don't touch DB property
**INFO: total 1525 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (7:42:00 mem=3818.0M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 60561 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3818.0MB
Summary Report:
Instances move: 0 (out of 60441 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3818.0MB
*** Finished refinePlace (7:42:02 mem=3818.0M) ***
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:14:23, real = 0:14:22, mem = 3252.1M, totSessionCpu=7:42:03 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:02, mem=3617.00M, totSessionCpu=7:42:05).
**optDesign ... cpu = 0:14:25, real = 0:14:24, mem = 3257.8M, totSessionCpu=7:42:05 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -0.467 ns

Start Layer Assignment ...
WNS(-0.467ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 49 cadidates out of 64436.
Total Assign Layers on 8 Nets (cpu 0:00:01.3).
GigaOpt: setting up router preferences
        design wns: -0.4673
        slack threshold: 0.9827
GigaOpt: 12 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1922 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.879 ns

Start Layer Assignment ...
WNS(-0.879ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 45 cadidates out of 64436.
Total Assign Layers on 1 Nets (cpu 0:00:01.2).
GigaOpt: setting up router preferences
        design wns: -0.8792
        slack threshold: 0.5708
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1922 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=3720.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=3720.1M
** Profile ** Overall slacks :  cpu=0:00:01.2, mem=3720.1M
** Profile ** DRVs :  cpu=0:00:01.3, mem=3720.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.879  | -0.467  | -0.879  |
|           TNS (ns):| -1188.6 | -1071.1 |-117.487 |
|    Violating Paths:|  3582   |  3419   |   163   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.001%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3720.1M
**optDesign ... cpu = 0:14:34, real = 0:14:33, mem = 3196.4M, totSessionCpu=7:42:14 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 2756
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 2756

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Mon Mar  7 08:43:15 2022
#
#num needed restored net=0
#need_extraction net=0 (total=64436)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Processed 4988 dirty instances, 9863 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(4624 insts marked dirty, reset pre-exisiting dirty flag on 5170 insts, 8307 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Mar  7 08:43:20 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 64434 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2947.80 (MB), peak = 3503.16 (MB)
#Merging special wires: starts on Mon Mar  7 08:43:24 2022 with memory = 2948.05 (MB), peak = 3503.16 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.4 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 147.34500 67.50500 ) on M1 for NET CTS_67. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 374.00500 184.60000 ) on M1 for NET CTS_109. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 386.40500 164.60000 ) on M1 for NET CTS_109. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 117.69500 54.90000 ) on M1 for NET CTS_46. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 385.61000 99.90000 ) on M1 for NET CTS_103. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 466.72000 26.29000 ) on M1 for NET CTS_88. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 470.72000 24.11000 ) on M1 for NET CTS_88. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 473.80000 17.00000 ) on M1 for NET CTS_88. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 289.43500 96.30000 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 175.43500 47.70000 ) on M1 for NET CTS_59. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 184.40500 153.80000 ) on M1 for NET CTS_68. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 189.63500 112.50000 ) on M1 for NET CTS_82. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 392.79500 8.20000 ) on M1 for NET CTS_90. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 338.00500 189.80000 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 342.12000 188.10000 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 298.92000 443.89000 ) on M1 for NET CTS_134. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 287.12000 436.69000 ) on M1 for NET CTS_134. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 292.32000 434.51000 ) on M1 for NET CTS_134. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 292.12000 425.89000 ) on M1 for NET CTS_134. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 288.72000 400.69000 ) on M1 for NET CTS_134. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#7574 routed nets are extracted.
#    5006 (7.77%) extracted nets are partially routed.
#56114 routed net(s) are imported.
#736 (1.14%) nets are without wires.
#12 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 64436.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Mar  7 08:43:26 2022
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 5.52 (MB)
#Total memory = 2948.05 (MB)
#Peak memory = 3503.16 (MB)
#
#
#Start global routing on Mon Mar  7 08:43:26 2022
#
#
#Start global routing initialization on Mon Mar  7 08:43:26 2022
#
#Number of eco nets is 5078
#
#Start global routing data preparation on Mon Mar  7 08:43:26 2022
#
#Start routing resource analysis on Mon Mar  7 08:43:26 2022
#
#Routing resource analysis is done on Mon Mar  7 08:43:29 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2690           0       32041    98.94%
#  M2             V        2692           0       32041     0.00%
#  M3             H        2690           0       32041     0.00%
#  M4             V        2692           0       32041     0.00%
#  M5             H        2690           0       32041     0.00%
#  M6             V        2692           0       32041     0.00%
#  M7             H         672           0       32041     0.00%
#  M8             V         672           0       32041     0.00%
#  --------------------------------------------------------------
#  Total                  17490       0.00%      256328    12.37%
#
#  351 nets (0.54%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Mar  7 08:43:29 2022
#
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2954.81 (MB), peak = 3503.16 (MB)
#
#
#Global routing initialization is done on Mon Mar  7 08:43:30 2022
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2956.48 (MB), peak = 3503.16 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2994.62 (MB), peak = 3503.16 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3008.53 (MB), peak = 3503.16 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3008.53 (MB), peak = 3503.16 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3018.48 (MB), peak = 3503.16 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of routable nets = 64424.
#Total number of nets in the design = 64436.
#
#5814 routable nets have only global wires.
#58610 routable nets have only detail routed wires.
#253 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#443 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                103          150                99            5561  
#-------------------------------------------------------------------------------
#        Total                103          150                99            5561  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                351          345               195           63728  
#-------------------------------------------------------------------------------
#        Total                351          345               195           63728  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2           84(0.26%)     10(0.03%)   (0.29%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     84(0.04%)     10(0.00%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.04% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 351
#Total wire length = 1351895 um.
#Total half perimeter of net bounding box = 1216639 um.
#Total wire length on LAYER M1 = 2958 um.
#Total wire length on LAYER M2 = 349636 um.
#Total wire length on LAYER M3 = 425991 um.
#Total wire length on LAYER M4 = 352522 um.
#Total wire length on LAYER M5 = 149399 um.
#Total wire length on LAYER M6 = 48732 um.
#Total wire length on LAYER M7 = 5835 um.
#Total wire length on LAYER M8 = 16822 um.
#Total number of vias = 443626
#Total number of multi-cut vias = 277257 ( 62.5%)
#Total number of single cut vias = 166369 ( 37.5%)
#Up-Via Summary (total 443626):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            157621 ( 72.8%)     59022 ( 27.2%)     216643
# M2              6758 (  4.0%)    160789 ( 96.0%)     167547
# M3              1338 (  2.9%)     44087 ( 97.1%)      45425
# M4               278 (  2.8%)      9603 ( 97.2%)       9881
# M5               152 (  5.7%)      2493 ( 94.3%)       2645
# M6               129 ( 16.0%)       675 ( 84.0%)        804
# M7                93 ( 13.7%)       588 ( 86.3%)        681
#-----------------------------------------------------------
#               166369 ( 37.5%)    277257 ( 62.5%)     443626 
#
#Total number of involved priority nets 100
#Maximum src to sink distance for priority net 341.6
#Average of max src_to_sink distance for priority net 46.1
#Average of ave src_to_sink distance for priority net 28.7
#Max overcon = 2 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 70.82 (MB)
#Total memory = 3018.90 (MB)
#Peak memory = 3503.16 (MB)
#
#Finished global routing on Mon Mar  7 08:43:37 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2979.98 (MB), peak = 3503.16 (MB)
#Start Track Assignment.
#Done with 2291 horizontal wires in 2 hboxes and 2281 vertical wires in 2 hboxes.
#Done with 278 horizontal wires in 2 hboxes and 262 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 351
#Total wire length = 1358141 um.
#Total half perimeter of net bounding box = 1216639 um.
#Total wire length on LAYER M1 = 3879 um.
#Total wire length on LAYER M2 = 351814 um.
#Total wire length on LAYER M3 = 428707 um.
#Total wire length on LAYER M4 = 352770 um.
#Total wire length on LAYER M5 = 149451 um.
#Total wire length on LAYER M6 = 48754 um.
#Total wire length on LAYER M7 = 5927 um.
#Total wire length on LAYER M8 = 16838 um.
#Total number of vias = 443626
#Total number of multi-cut vias = 277257 ( 62.5%)
#Total number of single cut vias = 166369 ( 37.5%)
#Up-Via Summary (total 443626):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            157621 ( 72.8%)     59022 ( 27.2%)     216643
# M2              6758 (  4.0%)    160789 ( 96.0%)     167547
# M3              1338 (  2.9%)     44087 ( 97.1%)      45425
# M4               278 (  2.8%)      9603 ( 97.2%)       9881
# M5               152 (  5.7%)      2493 ( 94.3%)       2645
# M6               129 ( 16.0%)       675 ( 84.0%)        804
# M7                93 ( 13.7%)       588 ( 86.3%)        681
#-----------------------------------------------------------
#               166369 ( 37.5%)    277257 ( 62.5%)     443626 
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3120.55 (MB), peak = 3503.16 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M5        M7        M8        Total 
#	40        20        1         47        24        132       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = 179.48 (MB)
#Total memory = 3122.01 (MB)
#Peak memory = 3503.16 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 9.1% of the total area was rechecked for DRC, and 65.2% required routing.
#   number of violations = 556
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           79        0       14        0       31        1        2      127
#	M2           53       39      304        2        0       19        0      417
#	M3            3        3        2        1        0        0        0        9
#	M4            0        0        3        0        0        0        0        3
#	Totals      135       42      323        3       31       20        2      556
#4624 out of 60561 instances (7.6%) need to be verified(marked ipoed), dirty area = 5.4%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 556
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           79        0       14        0       31        1        2      127
#	M2           53       39      304        2        0       19        0      417
#	M3            3        3        2        1        0        0        0        9
#	M4            0        0        3        0        0        0        0        3
#	Totals      135       42      323        3       31       20        2      556
#cpu time = 00:02:23, elapsed time = 00:02:23, memory = 3210.14 (MB), peak = 3503.16 (MB)
#start 1st optimization iteration ...
#   number of violations = 136
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1           75        0       12        0        2        0       89
#	M2           13        9       16        1        0        3       42
#	M3            0        0        2        0        0        0        2
#	M4            0        0        3        0        0        0        3
#	Totals       88        9       33        1        2        3      136
#    number of process antenna violations = 7
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3251.41 (MB), peak = 3503.16 (MB)
#start 2nd optimization iteration ...
#   number of violations = 128
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1           74        1       12        0        1        0       88
#	M2           10        3       17        1        0        4       35
#	M3            0        0        2        0        0        0        2
#	M4            0        0        3        0        0        0        3
#	Totals       84        4       34        1        1        4      128
#    number of process antenna violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3251.57 (MB), peak = 3503.16 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#    number of process antenna violations = 7
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3253.93 (MB), peak = 3503.16 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 7
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3254.44 (MB), peak = 3503.16 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 351
#Total wire length = 1353342 um.
#Total half perimeter of net bounding box = 1216639 um.
#Total wire length on LAYER M1 = 2841 um.
#Total wire length on LAYER M2 = 343445 um.
#Total wire length on LAYER M3 = 426228 um.
#Total wire length on LAYER M4 = 358262 um.
#Total wire length on LAYER M5 = 150943 um.
#Total wire length on LAYER M6 = 49246 um.
#Total wire length on LAYER M7 = 5687 um.
#Total wire length on LAYER M8 = 16690 um.
#Total number of vias = 452646
#Total number of multi-cut vias = 266315 ( 58.8%)
#Total number of single cut vias = 186331 ( 41.2%)
#Up-Via Summary (total 452646):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            161336 ( 74.2%)     55978 ( 25.8%)     217314
# M2             17232 ( 10.0%)    154592 ( 90.0%)     171824
# M3              6032 ( 12.4%)     42809 ( 87.6%)      48841
# M4              1252 ( 11.8%)      9330 ( 88.2%)      10582
# M5               232 (  8.5%)      2498 ( 91.5%)       2730
# M6               132 ( 18.4%)       584 ( 81.6%)        716
# M7               115 ( 18.0%)       524 ( 82.0%)        639
#-----------------------------------------------------------
#               186331 ( 41.2%)    266315 ( 58.8%)     452646 
#
#Total number of DRC violations = 0
#Cpu time = 00:03:02
#Elapsed time = 00:03:02
#Increased memory = -135.29 (MB)
#Total memory = 2986.91 (MB)
#Peak memory = 3503.16 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2988.45 (MB), peak = 3503.16 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 351
#Total wire length = 1353342 um.
#Total half perimeter of net bounding box = 1216639 um.
#Total wire length on LAYER M1 = 2841 um.
#Total wire length on LAYER M2 = 343445 um.
#Total wire length on LAYER M3 = 426228 um.
#Total wire length on LAYER M4 = 358262 um.
#Total wire length on LAYER M5 = 150943 um.
#Total wire length on LAYER M6 = 49246 um.
#Total wire length on LAYER M7 = 5687 um.
#Total wire length on LAYER M8 = 16690 um.
#Total number of vias = 452646
#Total number of multi-cut vias = 266315 ( 58.8%)
#Total number of single cut vias = 186331 ( 41.2%)
#Up-Via Summary (total 452646):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            161336 ( 74.2%)     55978 ( 25.8%)     217314
# M2             17232 ( 10.0%)    154592 ( 90.0%)     171824
# M3              6032 ( 12.4%)     42809 ( 87.6%)      48841
# M4              1252 ( 11.8%)      9330 ( 88.2%)      10582
# M5               232 (  8.5%)      2498 ( 91.5%)       2730
# M6               132 ( 18.4%)       584 ( 81.6%)        716
# M7               115 ( 18.0%)       524 ( 82.0%)        639
#-----------------------------------------------------------
#               186331 ( 41.2%)    266315 ( 58.8%)     452646 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 6
#
#
#Total number of nets with non-default rule or having extra spacing = 351
#Total wire length = 1353342 um.
#Total half perimeter of net bounding box = 1216639 um.
#Total wire length on LAYER M1 = 2841 um.
#Total wire length on LAYER M2 = 343445 um.
#Total wire length on LAYER M3 = 426228 um.
#Total wire length on LAYER M4 = 358262 um.
#Total wire length on LAYER M5 = 150943 um.
#Total wire length on LAYER M6 = 49246 um.
#Total wire length on LAYER M7 = 5687 um.
#Total wire length on LAYER M8 = 16690 um.
#Total number of vias = 452646
#Total number of multi-cut vias = 266315 ( 58.8%)
#Total number of single cut vias = 186331 ( 41.2%)
#Up-Via Summary (total 452646):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            161336 ( 74.2%)     55978 ( 25.8%)     217314
# M2             17232 ( 10.0%)    154592 ( 90.0%)     171824
# M3              6032 ( 12.4%)     42809 ( 87.6%)      48841
# M4              1252 ( 11.8%)      9330 ( 88.2%)      10582
# M5               232 (  8.5%)      2498 ( 91.5%)       2730
# M6               132 ( 18.4%)       584 ( 81.6%)        716
# M7               115 ( 18.0%)       524 ( 82.0%)        639
#-----------------------------------------------------------
#               186331 ( 41.2%)    266315 ( 58.8%)     452646 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 10
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Mar  7 08:47:01 2022
#
#
#Start Post Route Wire Spread.
#Done with 2767 horizontal wires in 3 hboxes and 3589 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 351
#Total wire length = 1355346 um.
#Total half perimeter of net bounding box = 1216639 um.
#Total wire length on LAYER M1 = 2841 um.
#Total wire length on LAYER M2 = 343685 um.
#Total wire length on LAYER M3 = 426926 um.
#Total wire length on LAYER M4 = 359163 um.
#Total wire length on LAYER M5 = 151071 um.
#Total wire length on LAYER M6 = 49267 um.
#Total wire length on LAYER M7 = 5692 um.
#Total wire length on LAYER M8 = 16702 um.
#Total number of vias = 452646
#Total number of multi-cut vias = 266315 ( 58.8%)
#Total number of single cut vias = 186331 ( 41.2%)
#Up-Via Summary (total 452646):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            161336 ( 74.2%)     55978 ( 25.8%)     217314
# M2             17232 ( 10.0%)    154592 ( 90.0%)     171824
# M3              6032 ( 12.4%)     42809 ( 87.6%)      48841
# M4              1252 ( 11.8%)      9330 ( 88.2%)      10582
# M5               232 (  8.5%)      2498 ( 91.5%)       2730
# M6               132 ( 18.4%)       584 ( 81.6%)        716
# M7               115 ( 18.0%)       524 ( 82.0%)        639
#-----------------------------------------------------------
#               186331 ( 41.2%)    266315 ( 58.8%)     452646 
#
#   number of violations = 0
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3093.61 (MB), peak = 3503.16 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 10
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 351
#Total wire length = 1355346 um.
#Total half perimeter of net bounding box = 1216639 um.
#Total wire length on LAYER M1 = 2841 um.
#Total wire length on LAYER M2 = 343685 um.
#Total wire length on LAYER M3 = 426926 um.
#Total wire length on LAYER M4 = 359163 um.
#Total wire length on LAYER M5 = 151071 um.
#Total wire length on LAYER M6 = 49267 um.
#Total wire length on LAYER M7 = 5692 um.
#Total wire length on LAYER M8 = 16702 um.
#Total number of vias = 452646
#Total number of multi-cut vias = 266315 ( 58.8%)
#Total number of single cut vias = 186331 ( 41.2%)
#Up-Via Summary (total 452646):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            161336 ( 74.2%)     55978 ( 25.8%)     217314
# M2             17232 ( 10.0%)    154592 ( 90.0%)     171824
# M3              6032 ( 12.4%)     42809 ( 87.6%)      48841
# M4              1252 ( 11.8%)      9330 ( 88.2%)      10582
# M5               232 (  8.5%)      2498 ( 91.5%)       2730
# M6               132 ( 18.4%)       584 ( 81.6%)        716
# M7               115 ( 18.0%)       524 ( 82.0%)        639
#-----------------------------------------------------------
#               186331 ( 41.2%)    266315 ( 58.8%)     452646 
#
#detailRoute Statistics:
#Cpu time = 00:03:28
#Elapsed time = 00:03:28
#Increased memory = -134.45 (MB)
#Total memory = 2987.75 (MB)
#Peak memory = 3503.16 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:04:06
#Elapsed time = 00:04:06
#Increased memory = -252.95 (MB)
#Total memory = 2943.46 (MB)
#Peak memory = 3503.16 (MB)
#Number of warnings = 23
#Total number of warnings = 38
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar  7 08:47:21 2022
#
**optDesign ... cpu = 0:18:40, real = 0:18:39, mem = 2894.7M, totSessionCpu=7:46:20 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60561 and nets=64436 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21176_ieng6-641.ucsd.edu_cdrewes_ZlYwHq/fullchip_21176_SApByL.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3487.1M)
Extracted 10.0003% (CPU Time= 0:00:02.7  MEM= 3554.6M)
Extracted 20.0002% (CPU Time= 0:00:03.3  MEM= 3554.6M)
Extracted 30.0002% (CPU Time= 0:00:03.9  MEM= 3554.6M)
Extracted 40.0002% (CPU Time= 0:00:04.5  MEM= 3554.6M)
Extracted 50.0003% (CPU Time= 0:00:05.4  MEM= 3558.6M)
Extracted 60.0003% (CPU Time= 0:00:06.5  MEM= 3558.6M)
Extracted 70.0002% (CPU Time= 0:00:09.8  MEM= 3558.6M)
Extracted 80.0002% (CPU Time= 0:00:10.6  MEM= 3558.6M)
Extracted 90.0002% (CPU Time= 0:00:11.4  MEM= 3558.6M)
Extracted 100% (CPU Time= 0:00:13.8  MEM= 3558.6M)
Number of Extracted Resistors     : 1190060
Number of Extracted Ground Cap.   : 1178937
Number of Extracted Coupling Cap. : 2127292
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3527.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:18.7  Real Time: 0:00:17.0  MEM: 3527.359M)
**optDesign ... cpu = 0:18:59, real = 0:18:56, mem = 2897.4M, totSessionCpu=7:46:39 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3496.15)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 64424
AAE_INFO-618: Total number of nets in the design is 64436,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3556.45 CPU=0:00:23.0 REAL=0:00:22.0)
End delay calculation (fullDC). (MEM=3556.45 CPU=0:00:25.8 REAL=0:00:25.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3556.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 3556.4M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3516.56)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 64424. 
Total number of fetched objects 64424
AAE_INFO-618: Total number of nets in the design is 64436,  19.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3522.71 CPU=0:00:14.5 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=3522.71 CPU=0:00:14.9 REAL=0:00:15.0)
*** Done Building Timing Graph (cpu=0:00:54.5 real=0:00:54.0 totSessionCpu=7:47:34 mem=3522.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=3522.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=3522.7M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3522.7M
** Profile ** DRVs :  cpu=0:00:01.4, mem=3538.0M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.861  | -0.473  | -0.861  |
|           TNS (ns):| -1187.2 | -1071.8 |-115.384 |
|    Violating Paths:|  3945   |  3774   |   171   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.001%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3538.0M
**optDesign ... cpu = 0:19:57, real = 0:19:54, mem = 3011.0M, totSessionCpu=7:47:37 **
**optDesign ... cpu = 0:19:57, real = 0:19:54, mem = 3011.0M, totSessionCpu=7:47:37 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -0.861
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 339 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:47:37.3/7:47:13.9 (1.0), mem = 3500.0M
(I,S,L,T): WC_VIEW: 181.048, 80.9371, 2.44532, 264.43
*info: 339 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.861 TNS Slack -1187.183 Density 95.00
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.861| -115.384|
|reg2reg   |-0.472|-1071.799|
|HEPG      |-0.472|-1071.799|
|All Paths |-0.861|-1187.183|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.472|   -0.861|-1071.799|-1187.183|    95.00%|   0:00:01.0| 3660.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.472|   -0.861|-1071.799|-1187.183|    95.00%|   0:00:02.0| 3660.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_3_/E                              |
|  -0.472|   -0.861|-1071.799|-1187.183|    95.00%|   0:00:00.0| 3660.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.472|   -0.861|-1071.799|-1187.183|    95.00%|   0:00:01.0| 3660.1M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory1_reg_156_/D |
|  -0.472|   -0.861|-1071.799|-1187.183|    95.00%|   0:00:00.0| 3660.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.9 real=0:00:04.0 mem=3660.1M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:04.5 real=0:00:05.0 mem=3660.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.861| -115.384|
|reg2reg   |-0.472|-1071.799|
|HEPG      |-0.472|-1071.799|
|All Paths |-0.861|-1187.183|
+----------+------+---------+

OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.861| -115.384|
|reg2reg   |-0.472|-1071.799|
|HEPG      |-0.472|-1071.799|
|All Paths |-0.861|-1187.183|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 339 constrained nets 
Layer 5 has 9 constrained nets 
Layer 7 has 336 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:05.5 real=0:00:06.0 mem=3660.1M) ***
(I,S,L,T): WC_VIEW: 181.048, 80.9371, 2.44532, 264.43
*** SetupOpt [finish] : cpu/real = 0:00:19.5/0:00:19.5 (1.0), totSession cpu/real = 7:47:56.8/7:47:33.4 (1.0), mem = 3641.0M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:20:17, real = 0:20:14, mem = 3224.7M, totSessionCpu=7:47:57 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=3570.62M, totSessionCpu=7:47:59).
**optDesign ... cpu = 0:20:19, real = 0:20:16, mem = 3224.7M, totSessionCpu=7:47:59 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3224.89MB/4768.42MB/3497.17MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3225.15MB/4768.42MB/3497.17MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3225.15MB/4768.42MB/3497.17MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-07 08:49:03 (2022-Mar-07 16:49:03 GMT)
2022-Mar-07 08:49:03 (2022-Mar-07 16:49:03 GMT): 10%
2022-Mar-07 08:49:03 (2022-Mar-07 16:49:03 GMT): 20%
2022-Mar-07 08:49:03 (2022-Mar-07 16:49:03 GMT): 30%
2022-Mar-07 08:49:03 (2022-Mar-07 16:49:03 GMT): 40%
2022-Mar-07 08:49:03 (2022-Mar-07 16:49:03 GMT): 50%
2022-Mar-07 08:49:03 (2022-Mar-07 16:49:03 GMT): 60%
2022-Mar-07 08:49:03 (2022-Mar-07 16:49:03 GMT): 70%
2022-Mar-07 08:49:03 (2022-Mar-07 16:49:03 GMT): 80%
2022-Mar-07 08:49:03 (2022-Mar-07 16:49:03 GMT): 90%

Finished Levelizing
2022-Mar-07 08:49:03 (2022-Mar-07 16:49:03 GMT)

Starting Activity Propagation
2022-Mar-07 08:49:03 (2022-Mar-07 16:49:03 GMT)
2022-Mar-07 08:49:04 (2022-Mar-07 16:49:04 GMT): 10%
2022-Mar-07 08:49:05 (2022-Mar-07 16:49:05 GMT): 20%

Finished Activity Propagation
2022-Mar-07 08:49:06 (2022-Mar-07 16:49:06 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=3227.41MB/4769.68MB/3497.17MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-07 08:49:06 (2022-Mar-07 16:49:06 GMT)
 ... Calculating switching power
2022-Mar-07 08:49:06 (2022-Mar-07 16:49:06 GMT): 10%
2022-Mar-07 08:49:07 (2022-Mar-07 16:49:07 GMT): 20%
2022-Mar-07 08:49:07 (2022-Mar-07 16:49:07 GMT): 30%
2022-Mar-07 08:49:07 (2022-Mar-07 16:49:07 GMT): 40%
2022-Mar-07 08:49:07 (2022-Mar-07 16:49:07 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-07 08:49:08 (2022-Mar-07 16:49:08 GMT): 60%
2022-Mar-07 08:49:08 (2022-Mar-07 16:49:08 GMT): 70%
2022-Mar-07 08:49:09 (2022-Mar-07 16:49:09 GMT): 80%
2022-Mar-07 08:49:12 (2022-Mar-07 16:49:12 GMT): 90%

Finished Calculating power
2022-Mar-07 08:49:13 (2022-Mar-07 16:49:13 GMT)
Ended Power Computation: (cpu=0:00:07, real=0:00:07, mem(process/total/peak)=3227.86MB/4769.68MB/3497.17MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3227.86MB/4769.68MB/3497.17MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total/peak)=3227.86MB/4769.68MB/3497.17MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3227.86MB/4769.68MB/3497.17MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-07 08:49:13 (2022-Mar-07 16:49:13 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      186.16891202 	   65.0567%
Total Switching Power:      97.43774261 	   34.0496%
Total Leakage Power:         2.55744095 	    0.8937%
Total Power:               286.16409475
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         107.1       4.333      0.7802       112.2       39.22
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      72.25       76.59        1.73       150.6       52.62
Clock (Combinational)                6.8       16.51     0.04691       23.36       8.163
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              186.2       97.44       2.557       286.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      186.2       97.44       2.557       286.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                  6.8       16.51     0.04691       23.36       8.163
-----------------------------------------------------------------------------------------
Total                                6.8       16.51     0.04691       23.36       8.163
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=3245.40MB/4781.93MB/3497.17MB)


Output file is ./timingReports/fullchip_postRoute.power.
**optDesign ... cpu = 0:20:36, real = 0:20:33, mem = 3222.3M, totSessionCpu=7:48:16 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:20:36, real = 0:20:33, mem = 3215.5M, totSessionCpu=7:48:16 **
** Profile ** Start :  cpu=0:00:00.0, mem=3573.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=3573.1M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 64424
AAE_INFO-618: Total number of nets in the design is 64436,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:21.6 REAL=0:00:21.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:24.0 REAL=0:00:24.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 64424. 
Total number of fetched objects 64424
AAE_INFO-618: Total number of nets in the design is 64436,  16.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:11.0 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:11.5 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:46.7 real=0:00:47.0 totSessionCpu=0:03:28 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:47.8, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.6, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:51.7/0:00:51.5 (1.0), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:52.4, mem=3583.2M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3575.2M
** Profile ** DRVs :  cpu=0:00:02.9, mem=3573.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.861  | -0.473  | -0.861  |
|           TNS (ns):| -1187.2 | -1071.8 |-115.384 |
|    Violating Paths:|  3945   |  3774   |   171   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.239  | -0.239  | -0.070  |
|           TNS (ns):|-140.050 |-133.495 | -6.555  |
|    Violating Paths:|  2194   |  1978   |   216   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.001%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3573.2M
**optDesign ... cpu = 0:21:33, real = 0:21:31, mem = 3196.3M, totSessionCpu=7:49:13 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3122.3M, totSessionCpu=7:49:13 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.



Starting Activity Propagation
2022-Mar-07 08:50:23 (2022-Mar-07 16:50:23 GMT)
2022-Mar-07 08:50:24 (2022-Mar-07 16:50:24 GMT): 10%
2022-Mar-07 08:50:25 (2022-Mar-07 16:50:25 GMT): 20%

Finished Activity Propagation
2022-Mar-07 08:50:26 (2022-Mar-07 16:50:26 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 3189.1M, totSessionCpu=7:49:32 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3563.8M, init mem=3563.8M)
*info: Placed = 60561          (Fixed = 173)
*info: Unplaced = 0           
Placement Density:94.94%(275178/289851)
Placement Density (including fixed std cells):94.94%(275178/289851)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=3560.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 60561

Instance distribution across the VT partitions:

 LVT : inst = 30654 (50.6%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 30654 (50.6%)

 HVT : inst = 29907 (49.4%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 29907 (49.4%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60561 and nets=64436 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21176_ieng6-641.ucsd.edu_cdrewes_ZlYwHq/fullchip_21176_SApByL.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3551.8M)
Extracted 10.0003% (CPU Time= 0:00:02.8  MEM= 3619.4M)
Extracted 20.0002% (CPU Time= 0:00:03.3  MEM= 3619.4M)
Extracted 30.0002% (CPU Time= 0:00:03.9  MEM= 3619.4M)
Extracted 40.0002% (CPU Time= 0:00:04.5  MEM= 3619.4M)
Extracted 50.0003% (CPU Time= 0:00:05.4  MEM= 3623.4M)
Extracted 60.0003% (CPU Time= 0:00:06.6  MEM= 3623.4M)
Extracted 70.0002% (CPU Time= 0:00:09.8  MEM= 3623.4M)
Extracted 80.0002% (CPU Time= 0:00:10.6  MEM= 3623.4M)
Extracted 90.0002% (CPU Time= 0:00:11.5  MEM= 3623.4M)
Extracted 100% (CPU Time= 0:00:13.9  MEM= 3623.4M)
Number of Extracted Resistors     : 1190060
Number of Extracted Ground Cap.   : 1178937
Number of Extracted Coupling Cap. : 2127292
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3592.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:19.2  Real Time: 0:00:18.0  MEM: 3592.074M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3571.34)
Total number of fetched objects 64424
AAE_INFO-618: Total number of nets in the design is 64436,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3622.1 CPU=0:00:23.4 REAL=0:00:23.0)
End delay calculation (fullDC). (MEM=3622.1 CPU=0:00:25.3 REAL=0:00:25.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3622.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3622.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3556.22)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 64424. 
Total number of fetched objects 64424
AAE_INFO-618: Total number of nets in the design is 64436,  19.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3562.37 CPU=0:00:14.7 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=3562.37 CPU=0:00:15.0 REAL=0:00:15.0)
*** Done Building Timing Graph (cpu=0:00:53.5 real=0:00:53.0 totSessionCpu=7:50:48 mem=3562.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=3562.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=3562.4M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3562.4M
** Profile ** DRVs :  cpu=0:00:01.4, mem=3577.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.861  | -0.473  | -0.861  |
|           TNS (ns):| -1187.2 | -1071.8 |-115.384 |
|    Violating Paths:|  3945   |  3774   |   171   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.001%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3577.6M
**optDesign ... cpu = 0:01:38, real = 0:01:36, mem = 3055.9M, totSessionCpu=7:50:51 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       339 (unrouted=0, trialRouted=0, noStatus=0, routed=339, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 64097 (unrouted=12, trialRouted=0, noStatus=0, routed=64085, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 338 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 289659.240um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       11824
      Delay constrained sinks:     11824
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 11824 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats PRO initial state:
    cell counts      : b=314, i=24, icg=0, nicg=0, l=0, total=338
    cell areas       : b=2018.520um^2, i=190.080um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2208.600um^2
    cell capacitance : b=1.114pF, i=0.408pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.522pF
    sink capacitance : count=11824, total=11.259pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.792pF, leaf=6.861pF, total=7.653pF
    wire lengths     : top=0.000um, trunk=5830.195um, leaf=46019.435um, total=51849.630um
    hp wire lengths  : top=0.000um, trunk=4604.000um, leaf=11570.400um, total=16174.400um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=187 avg=0.034ns sd=0.021ns min=0.012ns max=0.092ns {159 <= 0.063ns, 24 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=152 avg=0.078ns sd=0.025ns min=0.018ns max=0.100ns {27 <= 0.063ns, 13 <= 0.084ns, 100 <= 0.094ns, 11 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 9 CKBD16: 151 BUFFD12: 4 CKBD12: 8 BUFFD8: 1 CKBD8: 4 BUFFD6: 1 CKBD6: 7 BUFFD4: 13 BUFFD3: 1 CKBD3: 18 BUFFD2: 1 CKBD2: 19 BUFFD1: 39 CKBD1: 14 BUFFD0: 1 CKBD0: 23 
     Invs: INVD16: 18 CKND16: 6 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.435, max=1.794, avg=0.973, sd=0.423], skew [1.358 vs 0.057*], 26.7% {0.512, 0.569} (wid=0.057 ws=0.039) (gid=1.737 gs=1.333)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:01.2 real=0:00:01.2)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 339, tested: 339, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=314, i=24, icg=0, nicg=0, l=0, total=338
    cell areas       : b=2018.520um^2, i=190.080um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2208.600um^2
    cell capacitance : b=1.114pF, i=0.408pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.522pF
    sink capacitance : count=11824, total=11.259pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.792pF, leaf=6.861pF, total=7.653pF
    wire lengths     : top=0.000um, trunk=5830.195um, leaf=46019.435um, total=51849.630um
    hp wire lengths  : top=0.000um, trunk=4604.000um, leaf=11570.400um, total=16174.400um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=187 avg=0.034ns sd=0.021ns min=0.012ns max=0.092ns {159 <= 0.063ns, 24 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=152 avg=0.078ns sd=0.025ns min=0.018ns max=0.100ns {27 <= 0.063ns, 13 <= 0.084ns, 100 <= 0.094ns, 11 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 9 CKBD16: 151 BUFFD12: 4 CKBD12: 8 BUFFD8: 1 CKBD8: 4 BUFFD6: 1 CKBD6: 7 BUFFD4: 13 BUFFD3: 1 CKBD3: 18 BUFFD2: 1 CKBD2: 19 BUFFD1: 39 CKBD1: 14 BUFFD0: 1 CKBD0: 23 
     Invs: INVD16: 18 CKND16: 6 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.435, max=1.794, avg=0.973, sd=0.423], skew [1.358 vs 0.057*], 26.7% {0.512, 0.569} (wid=0.057 ws=0.039) (gid=1.737 gs=1.333)
  Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock DAG stats PRO final:
    cell counts      : b=314, i=24, icg=0, nicg=0, l=0, total=338
    cell areas       : b=2018.520um^2, i=190.080um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2208.600um^2
    cell capacitance : b=1.114pF, i=0.408pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.522pF
    sink capacitance : count=11824, total=11.259pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.792pF, leaf=6.861pF, total=7.653pF
    wire lengths     : top=0.000um, trunk=5830.195um, leaf=46019.435um, total=51849.630um
    hp wire lengths  : top=0.000um, trunk=4604.000um, leaf=11570.400um, total=16174.400um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=187 avg=0.034ns sd=0.021ns min=0.012ns max=0.092ns {159 <= 0.063ns, 24 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=152 avg=0.078ns sd=0.025ns min=0.018ns max=0.100ns {27 <= 0.063ns, 13 <= 0.084ns, 100 <= 0.094ns, 11 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 9 CKBD16: 151 BUFFD12: 4 CKBD12: 8 BUFFD8: 1 CKBD8: 4 BUFFD6: 1 CKBD6: 7 BUFFD4: 13 BUFFD3: 1 CKBD3: 18 BUFFD2: 1 CKBD2: 19 BUFFD1: 39 CKBD1: 14 BUFFD0: 1 CKBD0: 23 
     Invs: INVD16: 18 CKND16: 6 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.435, max=1.794, avg=0.973, sd=0.423], skew [1.358 vs 0.057*], 26.7% {0.512, 0.569} (wid=0.057 ws=0.039) (gid=1.737 gs=1.333)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       339 (unrouted=0, trialRouted=0, noStatus=0, routed=339, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 64097 (unrouted=12, trialRouted=0, noStatus=0, routed=64085, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:06.8 real=0:00:06.8)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
**INFO: Start fixing DRV (Mem = 3549.86M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 339 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:51:05.8/7:50:42.0 (1.0), mem = 3549.9M
(I,S,L,T): WC_VIEW: 181.038, 80.9244, 2.44532, 264.408
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.86| -1187.61|       0|       0|       0|  95.00|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.86| -1187.61|       0|       0|       0|  95.00| 0:00:00.0|  3705.3M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 339 constrained nets 
Layer 5 has 9 constrained nets 
Layer 7 has 336 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.9 real=0:00:04.0 mem=3705.3M) ***

(I,S,L,T): WC_VIEW: 181.038, 80.9244, 2.44532, 264.408
*** DrvOpt [finish] : cpu/real = 0:00:11.6/0:00:11.6 (1.0), totSession cpu/real = 7:51:17.4/7:50:53.6 (1.0), mem = 3686.2M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:04, real = 0:02:03, mem = 3220.4M, totSessionCpu=7:51:17 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:12, Mem = 3629.18M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=3629.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=3629.2M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3639.2M
** Profile ** DRVs :  cpu=0:00:01.4, mem=3639.2M

------------------------------------------------------------
     SI Timing Summary (cpu=0.20min real=0.20min mem=3629.2M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.861  | -0.473  | -0.861  |
|           TNS (ns):| -1187.6 | -1072.2 |-115.397 |
|    Violating Paths:|  3955   |  3784   |   171   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.001%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3639.2M
**optDesign ... cpu = 0:02:07, real = 0:02:06, mem = 3211.1M, totSessionCpu=7:51:20 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:02:09, real = 0:02:08, mem = 3165.7M, totSessionCpu=7:51:23 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3616.65M, totSessionCpu=7:51:24).
**optDesign ... cpu = 0:02:11, real = 0:02:09, mem = 3166.1M, totSessionCpu=7:51:24 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=3616.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=3616.6M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3626.7M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3626.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.861  | -0.473  | -0.861  |
|           TNS (ns):| -1187.6 | -1072.2 |-115.397 |
|    Violating Paths:|  3955   |  3784   |   171   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.001%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3626.7M
**optDesign ... cpu = 0:02:15, real = 0:02:13, mem = 3166.7M, totSessionCpu=7:51:28 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (7:51:28 mem=3616.7M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 60561 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3628.6MB
Summary Report:
Instances move: 0 (out of 60441 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3628.6MB
*** Finished refinePlace (7:51:30 mem=3628.6M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Mon Mar  7 08:52:29 2022
#
#num needed restored net=0
#need_extraction net=0 (total=64436)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Mar  7 08:52:33 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 64434 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3109.31 (MB), peak = 3503.16 (MB)
#Merging special wires: starts on Mon Mar  7 08:52:37 2022 with memory = 3109.55 (MB), peak = 3503.16 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.4 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Mar  7 08:52:38 2022
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 5.52 (MB)
#Total memory = 3109.55 (MB)
#Peak memory = 3503.16 (MB)
#
#
#Start global routing on Mon Mar  7 08:52:38 2022
#
#
#Start global routing initialization on Mon Mar  7 08:52:38 2022
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 5.52 (MB)
#Total memory = 3109.55 (MB)
#Peak memory = 3503.16 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3111.29 (MB), peak = 3503.16 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 351
#Total wire length = 1355346 um.
#Total half perimeter of net bounding box = 1216639 um.
#Total wire length on LAYER M1 = 2841 um.
#Total wire length on LAYER M2 = 343685 um.
#Total wire length on LAYER M3 = 426926 um.
#Total wire length on LAYER M4 = 359163 um.
#Total wire length on LAYER M5 = 151071 um.
#Total wire length on LAYER M6 = 49267 um.
#Total wire length on LAYER M7 = 5692 um.
#Total wire length on LAYER M8 = 16702 um.
#Total number of vias = 452646
#Total number of multi-cut vias = 266315 ( 58.8%)
#Total number of single cut vias = 186331 ( 41.2%)
#Up-Via Summary (total 452646):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            161336 ( 74.2%)     55978 ( 25.8%)     217314
# M2             17232 ( 10.0%)    154592 ( 90.0%)     171824
# M3              6032 ( 12.4%)     42809 ( 87.6%)      48841
# M4              1252 ( 11.8%)      9330 ( 88.2%)      10582
# M5               232 (  8.5%)      2498 ( 91.5%)       2730
# M6               132 ( 18.4%)       584 ( 81.6%)        716
# M7               115 ( 18.0%)       524 ( 82.0%)        639
#-----------------------------------------------------------
#               186331 ( 41.2%)    266315 ( 58.8%)     452646 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 0.00 (MB)
#Total memory = 3109.55 (MB)
#Peak memory = 3503.16 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3114.95 (MB), peak = 3503.16 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 351
#Total wire length = 1355346 um.
#Total half perimeter of net bounding box = 1216639 um.
#Total wire length on LAYER M1 = 2841 um.
#Total wire length on LAYER M2 = 343685 um.
#Total wire length on LAYER M3 = 426926 um.
#Total wire length on LAYER M4 = 359163 um.
#Total wire length on LAYER M5 = 151071 um.
#Total wire length on LAYER M6 = 49267 um.
#Total wire length on LAYER M7 = 5692 um.
#Total wire length on LAYER M8 = 16702 um.
#Total number of vias = 452646
#Total number of multi-cut vias = 266315 ( 58.8%)
#Total number of single cut vias = 186331 ( 41.2%)
#Up-Via Summary (total 452646):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            161336 ( 74.2%)     55978 ( 25.8%)     217314
# M2             17232 ( 10.0%)    154592 ( 90.0%)     171824
# M3              6032 ( 12.4%)     42809 ( 87.6%)      48841
# M4              1252 ( 11.8%)      9330 ( 88.2%)      10582
# M5               232 (  8.5%)      2498 ( 91.5%)       2730
# M6               132 ( 18.4%)       584 ( 81.6%)        716
# M7               115 ( 18.0%)       524 ( 82.0%)        639
#-----------------------------------------------------------
#               186331 ( 41.2%)    266315 ( 58.8%)     452646 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 6
#
#
#Total number of nets with non-default rule or having extra spacing = 351
#Total wire length = 1355346 um.
#Total half perimeter of net bounding box = 1216639 um.
#Total wire length on LAYER M1 = 2841 um.
#Total wire length on LAYER M2 = 343685 um.
#Total wire length on LAYER M3 = 426926 um.
#Total wire length on LAYER M4 = 359163 um.
#Total wire length on LAYER M5 = 151071 um.
#Total wire length on LAYER M6 = 49267 um.
#Total wire length on LAYER M7 = 5692 um.
#Total wire length on LAYER M8 = 16702 um.
#Total number of vias = 452646
#Total number of multi-cut vias = 266315 ( 58.8%)
#Total number of single cut vias = 186331 ( 41.2%)
#Up-Via Summary (total 452646):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            161336 ( 74.2%)     55978 ( 25.8%)     217314
# M2             17232 ( 10.0%)    154592 ( 90.0%)     171824
# M3              6032 ( 12.4%)     42809 ( 87.6%)      48841
# M4              1252 ( 11.8%)      9330 ( 88.2%)      10582
# M5               232 (  8.5%)      2498 ( 91.5%)       2730
# M6               132 ( 18.4%)       584 ( 81.6%)        716
# M7               115 ( 18.0%)       524 ( 82.0%)        639
#-----------------------------------------------------------
#               186331 ( 41.2%)    266315 ( 58.8%)     452646 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 10
#
#detailRoute Statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 5.76 (MB)
#Total memory = 3115.31 (MB)
#Peak memory = 3503.16 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = -103.55 (MB)
#Total memory = 3087.50 (MB)
#Peak memory = 3503.16 (MB)
#Number of warnings = 3
#Total number of warnings = 41
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar  7 08:52:57 2022
#
**optDesign ... cpu = 0:02:46, real = 0:02:45, mem = 3087.7M, totSessionCpu=7:51:59 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60561 and nets=64436 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21176_ieng6-641.ucsd.edu_cdrewes_ZlYwHq/fullchip_21176_SApByL.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 3617.8M)
Extracted 10.0002% (CPU Time= 0:00:02.8  MEM= 3685.3M)
Extracted 20.0003% (CPU Time= 0:00:03.4  MEM= 3685.3M)
Extracted 30.0002% (CPU Time= 0:00:04.0  MEM= 3685.3M)
Extracted 40.0002% (CPU Time= 0:00:04.7  MEM= 3685.3M)
Extracted 50.0003% (CPU Time= 0:00:05.6  MEM= 3689.3M)
Extracted 60.0002% (CPU Time= 0:00:06.9  MEM= 3689.3M)
Extracted 70.0003% (CPU Time= 0:00:10.1  MEM= 3689.3M)
Extracted 80.0002% (CPU Time= 0:00:11.0  MEM= 3689.3M)
Extracted 90.0002% (CPU Time= 0:00:11.9  MEM= 3689.3M)
Extracted 100% (CPU Time= 0:00:14.4  MEM= 3689.3M)
Number of Extracted Resistors     : 1188574
Number of Extracted Ground Cap.   : 1177451
Number of Extracted Coupling Cap. : 2122564
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3658.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:19.5  Real Time: 0:00:18.0  MEM: 3658.035M)
**optDesign ... cpu = 0:03:06, real = 0:03:04, mem = 3030.5M, totSessionCpu=7:52:19 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3600.09)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 64424
AAE_INFO-618: Total number of nets in the design is 64436,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3660.39 CPU=0:00:23.4 REAL=0:00:23.0)
End delay calculation (fullDC). (MEM=3660.39 CPU=0:00:26.3 REAL=0:00:26.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3660.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 3660.4M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3620.51)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 64424. 
Total number of fetched objects 64424
AAE_INFO-618: Total number of nets in the design is 64436,  19.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3626.66 CPU=0:00:15.2 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=3626.66 CPU=0:00:15.6 REAL=0:00:15.0)
*** Done Building Timing Graph (cpu=0:00:56.3 real=0:00:56.0 totSessionCpu=7:53:16 mem=3626.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=3626.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=3626.7M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3626.7M
** Profile ** DRVs :  cpu=0:00:01.4, mem=3641.9M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.861  | -0.473  | -0.861  |
|           TNS (ns):| -1187.3 | -1071.9 |-115.384 |
|    Violating Paths:|  3942   |  3771   |   171   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.001%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3641.9M
**optDesign ... cpu = 0:04:05, real = 0:04:03, mem = 3157.5M, totSessionCpu=7:53:19 **
**optDesign ... cpu = 0:04:05, real = 0:04:03, mem = 3157.5M, totSessionCpu=7:53:19 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:09, real = 0:04:06, mem = 3145.8M, totSessionCpu=7:53:22 **
** Profile ** Start :  cpu=0:00:00.0, mem=3603.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=3603.9M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3613.9M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3605.9M
** Profile ** DRVs :  cpu=0:00:03.1, mem=3603.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.861  | -0.473  | -0.861  |
|           TNS (ns):| -1187.3 | -1071.9 |-115.384 |
|    Violating Paths:|  3942   |  3771   |   171   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.001%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3603.9M
**optDesign ... cpu = 0:04:14, real = 0:04:12, mem = 3138.0M, totSessionCpu=7:53:27 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3059.1M, totSessionCpu=7:53:28 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.



Starting Levelizing
2022-Mar-07 08:54:36 (2022-Mar-07 16:54:36 GMT)
2022-Mar-07 08:54:36 (2022-Mar-07 16:54:36 GMT): 10%
2022-Mar-07 08:54:36 (2022-Mar-07 16:54:36 GMT): 20%
2022-Mar-07 08:54:36 (2022-Mar-07 16:54:36 GMT): 30%
2022-Mar-07 08:54:36 (2022-Mar-07 16:54:36 GMT): 40%
2022-Mar-07 08:54:36 (2022-Mar-07 16:54:36 GMT): 50%
2022-Mar-07 08:54:36 (2022-Mar-07 16:54:36 GMT): 60%
2022-Mar-07 08:54:36 (2022-Mar-07 16:54:36 GMT): 70%
2022-Mar-07 08:54:36 (2022-Mar-07 16:54:36 GMT): 80%
2022-Mar-07 08:54:36 (2022-Mar-07 16:54:36 GMT): 90%

Finished Levelizing
2022-Mar-07 08:54:37 (2022-Mar-07 16:54:37 GMT)

Starting Activity Propagation
2022-Mar-07 08:54:37 (2022-Mar-07 16:54:37 GMT)
2022-Mar-07 08:54:38 (2022-Mar-07 16:54:38 GMT): 10%
2022-Mar-07 08:54:38 (2022-Mar-07 16:54:38 GMT): 20%

Finished Activity Propagation
2022-Mar-07 08:54:39 (2022-Mar-07 16:54:39 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 3132.5M, totSessionCpu=7:53:48 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3610.6M, init mem=3610.6M)
*info: Placed = 60561          (Fixed = 173)
*info: Unplaced = 0           
Placement Density:94.94%(275178/289851)
Placement Density (including fixed std cells):94.94%(275178/289851)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=3607.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 60561

Instance distribution across the VT partitions:

 LVT : inst = 30654 (50.6%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 30654 (50.6%)

 HVT : inst = 29907 (49.4%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 29907 (49.4%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60561 and nets=64436 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21176_ieng6-641.ucsd.edu_cdrewes_ZlYwHq/fullchip_21176_SApByL.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3596.6M)
Extracted 10.0002% (CPU Time= 0:00:02.8  MEM= 3664.1M)
Extracted 20.0003% (CPU Time= 0:00:03.3  MEM= 3664.1M)
Extracted 30.0002% (CPU Time= 0:00:03.9  MEM= 3664.1M)
Extracted 40.0002% (CPU Time= 0:00:04.5  MEM= 3664.1M)
Extracted 50.0003% (CPU Time= 0:00:05.3  MEM= 3668.1M)
Extracted 60.0002% (CPU Time= 0:00:06.5  MEM= 3668.1M)
Extracted 70.0003% (CPU Time= 0:00:09.6  MEM= 3668.1M)
Extracted 80.0002% (CPU Time= 0:00:10.5  MEM= 3668.1M)
Extracted 90.0002% (CPU Time= 0:00:11.3  MEM= 3668.1M)
Extracted 100% (CPU Time= 0:00:13.7  MEM= 3668.1M)
Number of Extracted Resistors     : 1188574
Number of Extracted Ground Cap.   : 1177451
Number of Extracted Coupling Cap. : 2122564
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3636.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:18.8  Real Time: 0:00:18.0  MEM: 3636.863M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=7.38281)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 64424. 
Total number of fetched objects 64424
End delay calculation. (MEM=0 CPU=0:00:11.8 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:13.7 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:17.4 real=0:00:17.0 totSessionCpu=0:03:50 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:20.7 real=0:00:21.0 totSessionCpu=0:03:50 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:23.0/0:00:22.9 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3625.38)
Total number of fetched objects 64424
AAE_INFO-618: Total number of nets in the design is 64436,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3685.68 CPU=0:00:23.3 REAL=0:00:23.0)
End delay calculation (fullDC). (MEM=3685.68 CPU=0:00:25.2 REAL=0:00:25.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3685.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 3685.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3602.8)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 64424. 
Total number of fetched objects 64424
AAE_INFO-618: Total number of nets in the design is 64436,  19.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3608.95 CPU=0:00:15.0 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=3608.95 CPU=0:00:15.4 REAL=0:00:15.0)
*** Done Building Timing Graph (cpu=0:00:53.4 real=0:00:53.0 totSessionCpu=7:55:28 mem=3608.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=3608.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=3608.9M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3608.9M
** Profile ** DRVs :  cpu=0:00:01.4, mem=3624.2M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.861  | -0.473  | -0.861  |
|           TNS (ns):| -1187.3 | -1071.9 |-115.384 |
|    Violating Paths:|  3942   |  3771   |   171   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.001%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:04, real = 0:02:03, mem = 3130.4M, totSessionCpu=7:55:31 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -0.861
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 339 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:55:37.4/7:55:12.3 (1.0), mem = 3586.2M
(I,S,L,T): WC_VIEW: 181.039, 80.9289, 2.44532, 264.413
*info: 339 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.861 TNS Slack -1187.284 Density 95.00
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.861| -115.384|
|reg2reg   |-0.473|-1071.900|
|HEPG      |-0.473|-1071.900|
|All Paths |-0.861|-1187.284|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.473|   -0.861|-1071.900|-1187.284|    95.00%|   0:00:00.0| 3741.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 5 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.470|   -0.861|-1073.501|-1188.969|    95.01%|   0:00:19.0| 3821.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.470|   -0.861|-1073.570|-1189.038|    95.01%|   0:00:02.0| 3821.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_25_/Q                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 5 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.468|   -0.859|-1089.258|-1204.424|    95.01%|   0:00:11.0| 3821.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.468|   -0.859|-1089.258|-1204.424|    95.01%|   0:00:01.0| 3821.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:33.4 real=0:00:33.0 mem=3821.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:33.5 real=0:00:33.0 mem=3821.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.859| -115.167|
|reg2reg   |-0.468|-1089.258|
|HEPG      |-0.468|-1089.258|
|All Paths |-0.859|-1204.424|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -0.859 TNS Slack -1204.424 Density 95.01
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 3 Nets
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.859| -115.167|
|reg2reg   |-0.468|-1089.258|
|HEPG      |-0.468|-1089.258|
|All Paths |-0.859|-1204.424|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 349 constrained nets 
Layer 5 has 9 constrained nets 
Layer 7 has 336 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:34.8 real=0:00:34.0 mem=3821.8M) ***
(I,S,L,T): WC_VIEW: 181.05, 80.9371, 2.44567, 264.433
*** SetupOpt [finish] : cpu/real = 0:00:51.6/0:00:51.5 (1.0), totSession cpu/real = 7:56:29.0/7:56:03.8 (1.0), mem = 3802.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (7:56:29 mem=3802.7M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 60576 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3802.7MB
Summary Report:
Instances move: 0 (out of 60457 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 3802.7MB
*** Finished refinePlace (7:56:31 mem=3802.7M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 349 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:56:31.9/7:56:06.7 (1.0), mem = 3714.7M
(I,S,L,T): WC_VIEW: 181.05, 80.9371, 2.44567, 264.433
*info: 349 clock nets excluded
*info: 2 special nets excluded.
*info: 12 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.859 TNS Slack -1204.424 Density 95.01
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.859| -115.167|
|reg2reg   |-0.468|-1089.258|
|HEPG      |-0.468|-1089.258|
|All Paths |-0.859|-1204.424|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.468|   -0.859|-1089.258|-1204.424|    95.01%|   0:00:00.0| 3735.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.468|   -0.859|-1091.930|-1207.097|    95.00%|   0:00:04.0| 3815.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.468|   -0.859|-1091.872|-1207.038|    95.00%|   0:00:00.0| 3815.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.468|   -0.859|-1091.259|-1206.426|    95.00%|   0:00:02.0| 3815.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.468|   -0.859|-1091.219|-1206.386|    95.00%|   0:00:00.0| 3815.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.468|   -0.859|-1091.178|-1206.344|    95.00%|   0:00:01.0| 3815.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_59_/E                             |
|  -0.468|   -0.859|-1091.974|-1207.141|    94.99%|   0:00:03.0| 3815.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.468|   -0.859|-1091.046|-1206.213|    94.97%|   0:00:03.0| 3815.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.468|   -0.859|-1090.860|-1206.027|    94.97%|   0:00:01.0| 3815.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.468|   -0.859|-1090.203|-1205.370|    94.96%|   0:00:03.0| 3815.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_91_/E                             |
|  -0.468|   -0.859|-1090.180|-1205.346|    94.96%|   0:00:00.0| 3815.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_91_/E                             |
|  -0.468|   -0.859|-1090.052|-1205.219|    94.96%|   0:00:01.0| 3815.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.468|   -0.859|-1089.969|-1205.136|    94.96%|   0:00:01.0| 3815.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.468|   -0.859|-1089.847|-1205.014|    94.95%|   0:00:01.0| 3815.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_16_/E                             |
|  -0.468|   -0.859|-1089.835|-1205.002|    94.95%|   0:00:02.0| 3815.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_9_/E                            |
|  -0.468|   -0.859|-1089.835|-1205.002|    94.95%|   0:00:01.0| 3815.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 1 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.468|   -0.859|-1085.698|-1201.069|    94.95%|   0:00:11.0| 3870.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.468|   -0.859|-1085.639|-1201.010|    94.95%|   0:00:01.0| 3870.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_79_/E                             |
|  -0.468|   -0.859|-1085.193|-1200.564|    94.95%|   0:00:00.0| 3870.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_79_/E                             |
|  -0.468|   -0.859|-1084.066|-1199.437|    94.95%|   0:00:00.0| 3870.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_79_/E                             |
|  -0.468|   -0.859|-1083.711|-1199.082|    94.95%|   0:00:01.0| 3870.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_9_/E                              |
|  -0.468|   -0.859|-1083.207|-1198.578|    94.95%|   0:00:00.0| 3870.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_43_/E                           |
|  -0.468|   -0.859|-1082.272|-1197.643|    94.94%|   0:00:00.0| 3870.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_39_/E                             |
|  -0.468|   -0.859|-1081.314|-1196.685|    94.94%|   0:00:00.0| 3870.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.468|   -0.859|-1080.784|-1196.155|    94.94%|   0:00:01.0| 3870.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.468|   -0.859|-1079.567|-1194.938|    94.93%|   0:00:00.0| 3870.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.468|   -0.859|-1079.404|-1194.775|    94.93%|   0:00:00.0| 3870.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_18_/D                             |
|  -0.468|   -0.859|-1078.525|-1193.896|    94.93%|   0:00:01.0| 3870.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_22_/D                           |
|  -0.468|   -0.859|-1078.140|-1193.511|    94.93%|   0:00:00.0| 3870.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.468|   -0.859|-1077.163|-1192.534|    94.92%|   0:00:00.0| 3870.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_37_/D                           |
|  -0.468|   -0.859|-1075.505|-1190.876|    94.92%|   0:00:00.0| 3870.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_37_/D                           |
|  -0.468|   -0.859|-1075.468|-1190.839|    94.92%|   0:00:01.0| 3870.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_37_/D                           |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.468|   -0.859|-1075.239|-1190.610|    94.92%|   0:00:06.0| 3874.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.468|   -0.859|-1075.195|-1190.566|    94.92%|   0:00:00.0| 3874.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.468|   -0.859|-1075.135|-1190.506|    94.92%|   0:00:00.0| 3874.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.468|   -0.859|-1074.691|-1190.062|    94.92%|   0:00:01.0| 3893.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.468|   -0.859|-1074.658|-1190.029|    94.92%|   0:00:00.0| 3893.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -0.468|   -0.859|-1073.572|-1188.943|    94.92%|   0:00:00.0| 3893.3M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory11_reg_110_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.468|   -0.859|-1073.342|-1188.713|    94.92%|   0:00:01.0| 3893.3M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory11_reg_110_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.468|   -0.859|-1072.451|-1187.822|    94.92%|   0:00:00.0| 3893.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.468|   -0.859|-1071.715|-1187.086|    94.92%|   0:00:01.0| 3893.3M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory1_reg_156_/D |
|  -0.468|   -0.859|-1071.475|-1186.846|    94.92%|   0:00:00.0| 3893.3M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory1_reg_156_/D |
|  -0.468|   -0.859|-1069.602|-1184.973|    94.91%|   0:00:00.0| 3893.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
|  -0.468|   -0.859|-1069.535|-1184.906|    94.91%|   0:00:00.0| 3893.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
|  -0.468|   -0.859|-1068.428|-1183.799|    94.91%|   0:00:01.0| 3893.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.468|   -0.859|-1067.578|-1182.949|    94.91%|   0:00:00.0| 3893.3M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_Q_reg_153_/D       |
|  -0.468|   -0.859|-1065.175|-1180.546|    94.91%|   0:00:01.0| 3893.3M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory13_reg_30_/D |
|  -0.468|   -0.859|-1064.981|-1180.352|    94.91%|   0:00:00.0| 3893.3M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory13_reg_30_/D |
|  -0.468|   -0.859|-1063.678|-1179.049|    94.90%|   0:00:01.0| 3912.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.468|   -0.859|-1063.610|-1178.981|    94.90%|   0:00:01.0| 3912.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.468|   -0.859|-1063.345|-1178.716|    94.90%|   0:00:00.0| 3912.4M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory8_reg_29_/D  |
|  -0.468|   -0.859|-1063.342|-1178.713|    94.90%|   0:00:00.0| 3912.4M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory8_reg_29_/D  |
|  -0.468|   -0.859|-1063.342|-1178.713|    94.90%|   0:00:00.0| 3912.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:52.9 real=0:00:52.0 mem=3912.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:53.0 real=0:00:52.0 mem=3912.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.859| -115.371|
|reg2reg   |-0.468|-1063.342|
|HEPG      |-0.468|-1063.342|
|All Paths |-0.859|-1178.713|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -0.859 TNS Slack -1178.713 Density 94.90
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 43 Nets
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.859| -115.371|
|reg2reg   |-0.468|-1063.340|
|HEPG      |-0.468|-1063.340|
|All Paths |-0.859|-1178.711|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 350 constrained nets 
Layer 5 has 9 constrained nets 
Layer 7 has 319 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:54.4 real=0:00:54.0 mem=3912.4M) ***
(I,S,L,T): WC_VIEW: 180.441, 80.8654, 2.4378, 263.744
*** SetupOpt [finish] : cpu/real = 0:01:07.8/0:01:07.6 (1.0), totSession cpu/real = 7:57:39.7/7:57:14.3 (1.0), mem = 3893.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (7:57:40 mem=3893.3M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 60487 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3893.3MB
Summary Report:
Instances move: 0 (out of 60370 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3893.3MB
*** Finished refinePlace (7:57:42 mem=3893.3M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.468 ns

Start Layer Assignment ...
WNS(-0.468ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 40 cadidates out of 64365.
Total Assign Layers on 0 Nets (cpu 0:00:01.1).
GigaOpt: setting up router preferences
        design wns: -0.4676
        slack threshold: 0.9824
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1920 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.859 ns

Start Layer Assignment ...
WNS(-0.859ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 43 cadidates out of 64365.
Total Assign Layers on 0 Nets (cpu 0:00:01.1).
GigaOpt: setting up router preferences
        design wns: -0.8585
        slack threshold: 0.5915
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1920 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=3858.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=3858.4M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3858.4M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3858.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.859  | -0.468  | -0.859  |
|           TNS (ns):| -1178.7 | -1063.3 |-115.371 |
|    Violating Paths:|  3560   |  3389   |   171   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.897%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3858.4M
**optDesign ... cpu = 0:04:23, real = 0:04:21, mem = 3325.0M, totSessionCpu=7:57:50 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 95
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 95

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Mon Mar  7 08:58:48 2022
#
#num needed restored net=0
#need_extraction net=0 (total=64365)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Processed 348 dirty instances, 1244 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(245 insts marked dirty, reset pre-exisiting dirty flag on 264 insts, 578 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Mon Mar  7 08:58:52 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 64363 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3114.89 (MB), peak = 3555.91 (MB)
#Merging special wires: starts on Mon Mar  7 08:58:56 2022 with memory = 3115.13 (MB), peak = 3555.91 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.5 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 103.83500 29.70000 ) on M1 for NET CTS_50. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 187.40500 159.40000 ) on M1 for NET CTS_68. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 184.00500 159.40000 ) on M1 for NET CTS_68. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 182.80500 153.80000 ) on M1 for NET CTS_68. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 172.60500 150.20000 ) on M1 for NET CTS_68. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 188.00500 148.60000 ) on M1 for NET CTS_68. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 335.72000 179.10000 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 327.12000 166.50000 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 325.52000 166.50000 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 313.72000 164.70000 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 320.72000 157.50000 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 300.32000 445.31000 ) on M1 for NET CTS_134. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 291.92000 440.29000 ) on M1 for NET CTS_134. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 293.12000 436.69000 ) on M1 for NET CTS_134. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 290.32000 398.51000 ) on M1 for NET CTS_134. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 504.72000 328.69000 ) on M1 for NET CTS_119. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 421.12000 373.31000 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 411.52000 355.31000 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 412.52000 290.51000 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 288.52000 537.49000 ) on M1 for NET CTS_126. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#567 routed nets are extracted.
#    275 (0.43%) extracted nets are partially routed.
#63772 routed net(s) are imported.
#11 (0.02%) nets are without wires.
#15 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 64365.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Mar  7 08:58:57 2022
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 5.55 (MB)
#Total memory = 3115.13 (MB)
#Peak memory = 3555.91 (MB)
#
#
#Start global routing on Mon Mar  7 08:58:57 2022
#
#
#Start global routing initialization on Mon Mar  7 08:58:57 2022
#
#Number of eco nets is 332
#
#Start global routing data preparation on Mon Mar  7 08:58:57 2022
#
#Start routing resource analysis on Mon Mar  7 08:58:57 2022
#
#Routing resource analysis is done on Mon Mar  7 08:59:01 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2690           0       32041    98.92%
#  M2             V        2692           0       32041     0.00%
#  M3             H        2690           0       32041     0.00%
#  M4             V        2692           0       32041     0.00%
#  M5             H        2690           0       32041     0.00%
#  M6             V        2692           0       32041     0.00%
#  M7             H         672           0       32041     0.00%
#  M8             V         672           0       32041     0.00%
#  --------------------------------------------------------------
#  Total                  17490       0.00%      256328    12.37%
#
#  362 nets (0.56%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Mar  7 08:59:01 2022
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3118.88 (MB), peak = 3555.91 (MB)
#
#
#Global routing initialization is done on Mon Mar  7 08:59:01 2022
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3120.36 (MB), peak = 3555.91 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3135.07 (MB), peak = 3555.91 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3136.26 (MB), peak = 3555.91 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3136.73 (MB), peak = 3555.91 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3140.18 (MB), peak = 3555.91 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of routable nets = 64350.
#Total number of nets in the design = 64365.
#
#343 routable nets have only global wires.
#64007 routable nets have only detail routed wires.
#47 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#643 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 28           19                16             296  
#-------------------------------------------------------------------------------
#        Total                 28           19                16             296  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                362          328               181           63660  
#-------------------------------------------------------------------------------
#        Total                362          328               181           63660  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            2(0.01%)   (0.01%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 362
#Total wire length = 1355009 um.
#Total half perimeter of net bounding box = 1215449 um.
#Total wire length on LAYER M1 = 2838 um.
#Total wire length on LAYER M2 = 343534 um.
#Total wire length on LAYER M3 = 426801 um.
#Total wire length on LAYER M4 = 359101 um.
#Total wire length on LAYER M5 = 151071 um.
#Total wire length on LAYER M6 = 49265 um.
#Total wire length on LAYER M7 = 5697 um.
#Total wire length on LAYER M8 = 16702 um.
#Total number of vias = 452489
#Total number of multi-cut vias = 266121 ( 58.8%)
#Total number of single cut vias = 186368 ( 41.2%)
#Up-Via Summary (total 452489):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            161296 ( 74.3%)     55896 ( 25.7%)     217192
# M2             17272 ( 10.1%)    154506 ( 89.9%)     171778
# M3              6053 ( 12.4%)     42789 ( 87.6%)      48842
# M4              1258 ( 11.9%)      9328 ( 88.1%)      10586
# M5               238 (  8.7%)      2494 ( 91.3%)       2732
# M6               136 ( 18.9%)       584 ( 81.1%)        720
# M7               115 ( 18.0%)       524 ( 82.0%)        639
#-----------------------------------------------------------
#               186368 ( 41.2%)    266121 ( 58.8%)     452489 
#
#Total number of involved priority nets 26
#Maximum src to sink distance for priority net 166.7
#Average of max src_to_sink distance for priority net 50.4
#Average of ave src_to_sink distance for priority net 28.5
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 25.47 (MB)
#Total memory = 3140.61 (MB)
#Peak memory = 3555.91 (MB)
#
#Finished global routing on Mon Mar  7 08:59:07 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3125.93 (MB), peak = 3555.91 (MB)
#Start Track Assignment.
#Done with 37 horizontal wires in 2 hboxes and 33 vertical wires in 2 hboxes.
#Done with 6 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 362
#Total wire length = 1355324 um.
#Total half perimeter of net bounding box = 1215449 um.
#Total wire length on LAYER M1 = 2884 um.
#Total wire length on LAYER M2 = 343673 um.
#Total wire length on LAYER M3 = 426911 um.
#Total wire length on LAYER M4 = 359114 um.
#Total wire length on LAYER M5 = 151073 um.
#Total wire length on LAYER M6 = 49267 um.
#Total wire length on LAYER M7 = 5699 um.
#Total wire length on LAYER M8 = 16702 um.
#Total number of vias = 452489
#Total number of multi-cut vias = 266121 ( 58.8%)
#Total number of single cut vias = 186368 ( 41.2%)
#Up-Via Summary (total 452489):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            161296 ( 74.3%)     55896 ( 25.7%)     217192
# M2             17272 ( 10.1%)    154506 ( 89.9%)     171778
# M3              6053 ( 12.4%)     42789 ( 87.6%)      48842
# M4              1258 ( 11.9%)      9328 ( 88.1%)      10586
# M5               238 (  8.7%)      2494 ( 91.3%)       2732
# M6               136 ( 18.9%)       584 ( 81.1%)        720
# M7               115 ( 18.0%)       524 ( 82.0%)        639
#-----------------------------------------------------------
#               186368 ( 41.2%)    266121 ( 58.8%)     452489 
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3271.45 (MB), peak = 3555.91 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        Total 
#	11        4         3         18        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = 163.40 (MB)
#Total memory = 3272.98 (MB)
#Peak memory = 3555.91 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 8.6% of the total area was rechecked for DRC, and 19.1% required routing.
#   number of violations = 85
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1           33        0        7        1        0       41
#	M2            5        4       34        0        1       44
#	Totals       38        4       41        1        1       85
#245 out of 60487 instances (0.4%) need to be verified(marked ipoed), dirty area = 0.7%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 85
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1           33        0        7        1        0       41
#	M2            5        4       34        0        1       44
#	Totals       38        4       41        1        1       85
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 3364.92 (MB), peak = 3555.91 (MB)
#start 1st optimization iteration ...
#   number of violations = 42
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	M1           33        6        0       39
#	M2            0        2        1        3
#	Totals       33        8        1       42
#    number of process antenna violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3401.33 (MB), peak = 3555.91 (MB)
#start 2nd optimization iteration ...
#   number of violations = 42
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	M1           33        6        0       39
#	M2            0        2        1        3
#	Totals       33        8        1       42
#    number of process antenna violations = 7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3401.58 (MB), peak = 3555.91 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3409.29 (MB), peak = 3555.91 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 362
#Total wire length = 1354853 um.
#Total half perimeter of net bounding box = 1215449 um.
#Total wire length on LAYER M1 = 2833 um.
#Total wire length on LAYER M2 = 343416 um.
#Total wire length on LAYER M3 = 426733 um.
#Total wire length on LAYER M4 = 359166 um.
#Total wire length on LAYER M5 = 151077 um.
#Total wire length on LAYER M6 = 49262 um.
#Total wire length on LAYER M7 = 5674 um.
#Total wire length on LAYER M8 = 16691 um.
#Total number of vias = 452599
#Total number of multi-cut vias = 265534 ( 58.7%)
#Total number of single cut vias = 187065 ( 41.3%)
#Up-Via Summary (total 452599):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            161486 ( 74.4%)     55707 ( 25.6%)     217193
# M2             17652 ( 10.3%)    154205 ( 89.7%)     171857
# M3              6184 ( 12.6%)     42723 ( 87.4%)      48907
# M4              1257 ( 11.9%)      9317 ( 88.1%)      10574
# M5               232 (  8.5%)      2488 ( 91.5%)       2720
# M6               132 ( 18.6%)       576 ( 81.4%)        708
# M7               122 ( 19.1%)       518 ( 80.9%)        640
#-----------------------------------------------------------
#               187065 ( 41.3%)    265534 ( 58.7%)     452599 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:49
#Elapsed time = 00:00:49
#Increased memory = -141.74 (MB)
#Total memory = 3131.43 (MB)
#Peak memory = 3555.91 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3132.97 (MB), peak = 3555.91 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 362
#Total wire length = 1354853 um.
#Total half perimeter of net bounding box = 1215449 um.
#Total wire length on LAYER M1 = 2833 um.
#Total wire length on LAYER M2 = 343416 um.
#Total wire length on LAYER M3 = 426733 um.
#Total wire length on LAYER M4 = 359166 um.
#Total wire length on LAYER M5 = 151077 um.
#Total wire length on LAYER M6 = 49262 um.
#Total wire length on LAYER M7 = 5674 um.
#Total wire length on LAYER M8 = 16691 um.
#Total number of vias = 452599
#Total number of multi-cut vias = 265534 ( 58.7%)
#Total number of single cut vias = 187065 ( 41.3%)
#Up-Via Summary (total 452599):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            161486 ( 74.4%)     55707 ( 25.6%)     217193
# M2             17652 ( 10.3%)    154205 ( 89.7%)     171857
# M3              6184 ( 12.6%)     42723 ( 87.4%)      48907
# M4              1257 ( 11.9%)      9317 ( 88.1%)      10574
# M5               232 (  8.5%)      2488 ( 91.5%)       2720
# M6               132 ( 18.6%)       576 ( 81.4%)        708
# M7               122 ( 19.1%)       518 ( 80.9%)        640
#-----------------------------------------------------------
#               187065 ( 41.3%)    265534 ( 58.7%)     452599 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 6
#
#
#Total number of nets with non-default rule or having extra spacing = 362
#Total wire length = 1354853 um.
#Total half perimeter of net bounding box = 1215449 um.
#Total wire length on LAYER M1 = 2833 um.
#Total wire length on LAYER M2 = 343416 um.
#Total wire length on LAYER M3 = 426733 um.
#Total wire length on LAYER M4 = 359166 um.
#Total wire length on LAYER M5 = 151077 um.
#Total wire length on LAYER M6 = 49262 um.
#Total wire length on LAYER M7 = 5674 um.
#Total wire length on LAYER M8 = 16691 um.
#Total number of vias = 452599
#Total number of multi-cut vias = 265534 ( 58.7%)
#Total number of single cut vias = 187065 ( 41.3%)
#Up-Via Summary (total 452599):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            161486 ( 74.4%)     55707 ( 25.6%)     217193
# M2             17652 ( 10.3%)    154205 ( 89.7%)     171857
# M3              6184 ( 12.6%)     42723 ( 87.4%)      48907
# M4              1257 ( 11.9%)      9317 ( 88.1%)      10574
# M5               232 (  8.5%)      2488 ( 91.5%)       2720
# M6               132 ( 18.6%)       576 ( 81.4%)        708
# M7               122 ( 19.1%)       518 ( 80.9%)        640
#-----------------------------------------------------------
#               187065 ( 41.3%)    265534 ( 58.7%)     452599 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 10
#
#detailRoute Statistics:
#Cpu time = 00:00:54
#Elapsed time = 00:00:54
#Increased memory = -139.75 (MB)
#Total memory = 3133.43 (MB)
#Peak memory = 3555.91 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:30
#Elapsed time = 00:01:29
#Increased memory = -233.76 (MB)
#Total memory = 3091.21 (MB)
#Peak memory = 3555.91 (MB)
#Number of warnings = 23
#Total number of warnings = 64
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar  7 09:00:17 2022
#
**optDesign ... cpu = 0:05:53, real = 0:05:51, mem = 3046.7M, totSessionCpu=7:59:20 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60487 and nets=64365 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21176_ieng6-641.ucsd.edu_cdrewes_ZlYwHq/fullchip_21176_SApByL.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3663.1M)
Extracted 10.0002% (CPU Time= 0:00:02.8  MEM= 3730.6M)
Extracted 20.0002% (CPU Time= 0:00:03.4  MEM= 3730.6M)
Extracted 30.0002% (CPU Time= 0:00:04.0  MEM= 3730.6M)
Extracted 40.0003% (CPU Time= 0:00:04.6  MEM= 3730.6M)
Extracted 50.0003% (CPU Time= 0:00:05.4  MEM= 3734.6M)
Extracted 60.0002% (CPU Time= 0:00:06.6  MEM= 3734.6M)
Extracted 70.0002% (CPU Time= 0:00:09.8  MEM= 3734.6M)
Extracted 80.0002% (CPU Time= 0:00:10.7  MEM= 3734.6M)
Extracted 90.0003% (CPU Time= 0:00:11.5  MEM= 3734.6M)
Extracted 100% (CPU Time= 0:00:14.0  MEM= 3734.6M)
Number of Extracted Resistors     : 1188312
Number of Extracted Ground Cap.   : 1177104
Number of Extracted Coupling Cap. : 2122084
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3703.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:19.2  Real Time: 0:00:18.0  MEM: 3703.359M)
**optDesign ... cpu = 0:06:12, real = 0:06:09, mem = 3055.3M, totSessionCpu=7:59:40 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3682.14)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 64350
AAE_INFO-618: Total number of nets in the design is 64365,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3742.44 CPU=0:00:23.9 REAL=0:00:23.0)
End delay calculation (fullDC). (MEM=3742.44 CPU=0:00:26.8 REAL=0:00:26.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3742.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3742.4M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=3701.55)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 64350. 
Total number of fetched objects 64350
AAE_INFO-618: Total number of nets in the design is 64365,  19.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3707.71 CPU=0:00:14.5 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=3707.71 CPU=0:00:14.9 REAL=0:00:15.0)
*** Done Building Timing Graph (cpu=0:00:56.4 real=0:00:56.0 totSessionCpu=8:00:36 mem=3707.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=3707.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=3707.7M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3707.7M
** Profile ** DRVs :  cpu=0:00:01.4, mem=3723.0M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.858  | -0.469  | -0.858  |
|           TNS (ns):| -1178.6 | -1063.3 |-115.289 |
|    Violating Paths:|  3584   |  3413   |   171   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.897%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3723.0M
**optDesign ... cpu = 0:07:12, real = 0:07:08, mem = 3161.3M, totSessionCpu=8:00:39 **
**optDesign ... cpu = 0:07:12, real = 0:07:08, mem = 3161.3M, totSessionCpu=8:00:39 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -0.858
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 350 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 8:00:39.7/8:00:12.6 (1.0), mem = 3685.0M
(I,S,L,T): WC_VIEW: 180.439, 80.7656, 2.4378, 263.643
*info: 350 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.858 TNS Slack -1178.597 Density 94.90
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.858| -115.289|
|reg2reg   |-0.469|-1063.308|
|HEPG      |-0.469|-1063.308|
|All Paths |-0.858|-1178.597|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.469|   -0.858|-1063.308|-1178.597|    94.90%|   0:00:00.0| 3840.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
|  -0.469|   -0.858|-1063.308|-1178.597|    94.90%|   0:00:03.0| 3840.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_query_q_reg_1_/E                            |
|  -0.469|   -0.858|-1063.308|-1178.597|    94.90%|   0:00:00.0| 3840.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -0.469|   -0.858|-1063.308|-1178.597|    94.90%|   0:00:01.0| 3840.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -0.469|   -0.858|-1063.308|-1178.597|    94.90%|   0:00:00.0| 3840.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst_key_q_reg_49_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.8 real=0:00:04.0 mem=3840.4M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:04.5 real=0:00:05.0 mem=3840.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.858| -115.289|
|reg2reg   |-0.469|-1063.308|
|HEPG      |-0.469|-1063.308|
|All Paths |-0.858|-1178.597|
+----------+------+---------+

OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.858| -115.289|
|reg2reg   |-0.469|-1063.308|
|HEPG      |-0.469|-1063.308|
|All Paths |-0.858|-1178.597|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 350 constrained nets 
Layer 5 has 9 constrained nets 
Layer 7 has 319 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:05.4 real=0:00:06.0 mem=3840.4M) ***
(I,S,L,T): WC_VIEW: 180.439, 80.7656, 2.4378, 263.643
*** SetupOpt [finish] : cpu/real = 0:00:19.7/0:00:19.7 (1.0), totSession cpu/real = 8:00:59.4/8:00:32.3 (1.0), mem = 3821.3M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:07:32, real = 0:07:29, mem = 3375.3M, totSessionCpu=8:01:00 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=3753.29M, totSessionCpu=8:01:01).
**optDesign ... cpu = 0:07:34, real = 0:07:31, mem = 3375.3M, totSessionCpu=8:01:01 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:07:38, real = 0:07:34, mem = 3360.8M, totSessionCpu=8:01:05 **
** Profile ** Start :  cpu=0:00:00.0, mem=3753.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=3753.3M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3763.3M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3755.3M
** Profile ** DRVs :  cpu=0:00:03.1, mem=3753.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.858  | -0.469  | -0.858  |
|           TNS (ns):| -1178.6 | -1063.3 |-115.289 |
|    Violating Paths:|  3584   |  3413   |   171   |
|          All Paths:|  23784  |  12446  |  16872  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.897%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3753.3M
**optDesign ... cpu = 0:07:43, real = 0:07:40, mem = 3352.6M, totSessionCpu=8:01:10 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/07 09:02:07, mem=3265.9M)
% Begin Save ccopt configuration ... (date=03/07 09:02:07, mem=3265.9M)
% End Save ccopt configuration ... (date=03/07 09:02:08, total cpu=0:00:00.6, real=0:00:01.0, peak res=3266.2M, current mem=3266.2M)
% Begin Save netlist data ... (date=03/07 09:02:08, mem=3266.2M)
Writing Binary DB to route.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/07 09:02:08, total cpu=0:00:00.2, real=0:00:00.0, peak res=3266.2M, current mem=3266.2M)
Saving congestion map file route.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/07 09:02:08, mem=3267.3M)
Saving AAE Data ...
% End Save AAE data ... (date=03/07 09:02:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=3267.3M, current mem=3267.3M)
Saving scheduling_file.cts.21176 in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/07 09:02:09, mem=3271.7M)
% End Save clock tree data ... (date=03/07 09:02:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=3271.7M, current mem=3271.7M)
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/07 09:02:10, mem=3271.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/07 09:02:10, total cpu=0:00:00.4, real=0:00:00.0, peak res=3271.8M, current mem=3271.8M)
Saving Drc markers ...
... 10 markers are saved ...
... 0 geometry drc markers are saved ...
... 10 antenna drc markers are saved ...
% Begin Save placement data ... (date=03/07 09:02:11, mem=3271.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/07 09:02:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=3271.8M, current mem=3271.8M)
% Begin Save routing data ... (date=03/07 09:02:11, mem=3271.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=3692.1M) ***
% End Save routing data ... (date=03/07 09:02:12, total cpu=0:00:01.0, real=0:00:01.0, peak res=3272.1M, current mem=3272.1M)
Saving property file route.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3695.1M) ***
#Saving pin access data to file route.enc.dat.tmp/fullchip.apa ...
#
% Begin Save power constraints data ... (date=03/07 09:02:13, mem=3272.1M)
% End Save power constraints data ... (date=03/07 09:02:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=3272.1M, current mem=3272.1M)
Cmin Cmax
Generated self-contained design route.enc.dat.tmp
#% End save design ... (date=03/07 09:02:15, total cpu=0:00:07.0, real=0:00:08.0, peak res=3272.3M, current mem=3272.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 3690.1) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.

VG: elapsed time: 49.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 16
  Overlap     : 0
End Summary

  Verification Complete : 16 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:48.9  MEM: 462.0M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Mar  7 09:03:04 2022

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (538.3900, 538.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 09:03:05 **** Processed 5000 nets.
**** 09:03:05 **** Processed 10000 nets.
**** 09:03:05 **** Processed 15000 nets.
**** 09:03:05 **** Processed 20000 nets.
**** 09:03:05 **** Processed 25000 nets.
**** 09:03:06 **** Processed 30000 nets.
**** 09:03:06 **** Processed 35000 nets.
**** 09:03:06 **** Processed 40000 nets.
**** 09:03:07 **** Processed 45000 nets.
**** 09:03:07 **** Processed 50000 nets.
**** 09:03:07 **** Processed 55000 nets.
**** 09:03:07 **** Processed 60000 nets.
Net VDD: has special routes with opens, dangling Wire.
Net VSS: has special routes with opens, dangling Wire.

Begin Summary 
    300 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    600 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    900 total info(s) created.
End Summary

End Time: Mon Mar  7 09:03:08 2022
Time Elapsed: 0:00:04.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 900 Viols.  0 Wrngs.
  (CPU Time: 0:00:03.3  MEM: 0.000M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile fullchip.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3901.56MB/5349.83MB/3901.56MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3901.56MB/5349.83MB/3901.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3901.56MB/5349.83MB/3901.56MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-07 09:03:12 (2022-Mar-07 17:03:12 GMT)
2022-Mar-07 09:03:12 (2022-Mar-07 17:03:12 GMT): 10%
2022-Mar-07 09:03:12 (2022-Mar-07 17:03:12 GMT): 20%
2022-Mar-07 09:03:12 (2022-Mar-07 17:03:12 GMT): 30%
2022-Mar-07 09:03:13 (2022-Mar-07 17:03:13 GMT): 40%
2022-Mar-07 09:03:13 (2022-Mar-07 17:03:13 GMT): 50%
2022-Mar-07 09:03:13 (2022-Mar-07 17:03:13 GMT): 60%
2022-Mar-07 09:03:13 (2022-Mar-07 17:03:13 GMT): 70%
2022-Mar-07 09:03:13 (2022-Mar-07 17:03:13 GMT): 80%
2022-Mar-07 09:03:13 (2022-Mar-07 17:03:13 GMT): 90%

Finished Levelizing
2022-Mar-07 09:03:13 (2022-Mar-07 17:03:13 GMT)

Starting Activity Propagation
2022-Mar-07 09:03:13 (2022-Mar-07 17:03:13 GMT)
2022-Mar-07 09:03:14 (2022-Mar-07 17:03:14 GMT): 10%
2022-Mar-07 09:03:14 (2022-Mar-07 17:03:14 GMT): 20%

Finished Activity Propagation
2022-Mar-07 09:03:16 (2022-Mar-07 17:03:16 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=3901.39MB/5349.83MB/3901.56MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-07 09:03:16 (2022-Mar-07 17:03:16 GMT)
 ... Calculating switching power
2022-Mar-07 09:03:16 (2022-Mar-07 17:03:16 GMT): 10%
2022-Mar-07 09:03:16 (2022-Mar-07 17:03:16 GMT): 20%
2022-Mar-07 09:03:17 (2022-Mar-07 17:03:17 GMT): 30%
2022-Mar-07 09:03:17 (2022-Mar-07 17:03:17 GMT): 40%
2022-Mar-07 09:03:17 (2022-Mar-07 17:03:17 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-07 09:03:17 (2022-Mar-07 17:03:17 GMT): 60%
2022-Mar-07 09:03:18 (2022-Mar-07 17:03:18 GMT): 70%
2022-Mar-07 09:03:19 (2022-Mar-07 17:03:19 GMT): 80%
2022-Mar-07 09:03:22 (2022-Mar-07 17:03:22 GMT): 90%

Finished Calculating power
2022-Mar-07 09:03:23 (2022-Mar-07 17:03:23 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=3901.83MB/5349.83MB/3901.83MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3901.83MB/5349.83MB/3901.83MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=3901.83MB/5349.83MB/3901.83MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3901.83MB/5349.83MB/3901.83MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      185.61510504 	   65.0319%
Total Switching Power:      97.25647391 	   34.0747%
Total Leakage Power:         2.55014620 	    0.8935%
Total Power:               285.42172450
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3901.77MB/5349.83MB/3901.83MB)


Output file is .//fullchip.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell fullchip.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file fullchip.post_route.summary.rpt.
<CMD> streamOut fullchip.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          60487

Ports/Pins                           307
    metal layer M4                   307

Nets                              734633
    metal layer M1                  6724
    metal layer M2                388134
    metal layer M3                221202
    metal layer M4                 95238
    metal layer M5                 18135
    metal layer M6                  3497
    metal layer M7                  1036
    metal layer M8                   667

    Via Instances                 452599

Special Nets                         300
    metal layer M1                   300

    Via Instances                      0

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               64659
    metal layer M1                  2250
    metal layer M2                 44201
    metal layer M3                 14822
    metal layer M4                  2738
    metal layer M5                   487
    metal layer M6                   122
    metal layer M7                    28
    metal layer M8                    11


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract fullchip.lef
<CMD> defOut -netlist -routing fullchip.def
Writing DEF file 'fullchip.def', current time is Mon Mar  7 09:03:26 2022 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'fullchip.def' is written, current time is Mon Mar  7 09:03:28 2022 ...
<CMD> saveNetlist fullchip.pnr.v
Writing Netlist "fullchip.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_21176_ieng6-641.ucsd.edu_cdrewes_ZlYwHq/.mmmcUjdqw0/modes/CON/CON.sdc' ...
Current (total cpu=8:02:34, real=8:02:12, peak res=3905.1M, current mem=2955.3M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2966.2M, current mem=2966.2M)
Current (total cpu=8:02:34, real=8:02:12, peak res=3905.1M, current mem=2966.2M)
Reading latency file '/tmp/innovus_temp_21176_ieng6-641.ucsd.edu_cdrewes_ZlYwHq/.mmmcUjdqw0/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
AAE DB initialization (MEM=3787.45 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3827.8)
Total number of fetched objects 64350
AAE_INFO-618: Total number of nets in the design is 64365,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3910.77 CPU=0:00:24.4 REAL=0:00:24.0)
End delay calculation (fullDC). (MEM=3883.7 CPU=0:00:26.3 REAL=0:00:26.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3883.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 3883.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3840.7)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 64350. 
Total number of fetched objects 64350
AAE_INFO-618: Total number of nets in the design is 64365,  22.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3846.85 CPU=0:00:23.1 REAL=0:00:23.0)
End delay calculation (fullDC). (MEM=3846.85 CPU=0:00:23.5 REAL=0:00:23.0)
TAMODEL Cpu User Time =   39.0 sec
TAMODEL Memory Usage  =   23.1 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3861.71)
Total number of fetched objects 64350
AAE_INFO-618: Total number of nets in the design is 64365,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3901.93 CPU=0:00:21.7 REAL=0:00:21.0)
End delay calculation (fullDC). (MEM=3901.93 CPU=0:00:23.5 REAL=0:00:23.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3901.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 3901.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3848.93)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 64350. 
Total number of fetched objects 64350
AAE_INFO-618: Total number of nets in the design is 64365,  22.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3855.08 CPU=0:00:23.3 REAL=0:00:23.0)
End delay calculation (fullDC). (MEM=3855.08 CPU=0:00:23.7 REAL=0:00:23.0)
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_21176_ieng6-641.ucsd.edu_cdrewes_ZlYwHq/.mmmcksCIIj/modes/CON/CON.sdc' ...
Current (total cpu=8:05:15, real=8:04:52, peak res=3905.1M, current mem=2954.1M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2964.9M, current mem=2964.9M)
Current (total cpu=8:05:15, real=8:04:53, peak res=3905.1M, current mem=2964.9M)
Reading latency file '/tmp/innovus_temp_21176_ieng6-641.ucsd.edu_cdrewes_ZlYwHq/.mmmcksCIIj/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
AAE DB initialization (MEM=3775.21 CPU=0:00:00.2 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60487 and nets=64365 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21176_ieng6-641.ucsd.edu_cdrewes_ZlYwHq/fullchip_21176_SApByL.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3769.2M)
Extracted 10.0002% (CPU Time= 0:00:02.6  MEM= 3844.8M)
Extracted 20.0002% (CPU Time= 0:00:03.2  MEM= 3844.8M)
Extracted 30.0002% (CPU Time= 0:00:03.6  MEM= 3844.8M)
Extracted 40.0003% (CPU Time= 0:00:04.1  MEM= 3844.8M)
Extracted 50.0003% (CPU Time= 0:00:04.8  MEM= 3848.8M)
Extracted 60.0002% (CPU Time= 0:00:05.8  MEM= 3848.8M)
Extracted 70.0002% (CPU Time= 0:00:08.6  MEM= 3848.8M)
Extracted 80.0002% (CPU Time= 0:00:09.5  MEM= 3848.8M)
Extracted 90.0003% (CPU Time= 0:00:10.2  MEM= 3848.8M)
Extracted 100% (CPU Time= 0:00:12.4  MEM= 3848.8M)
Number of Extracted Resistors     : 1188312
Number of Extracted Ground Cap.   : 1177104
Number of Extracted Coupling Cap. : 2122048
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3832.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.3  Real Time: 0:00:16.0  MEM: 3832.762M)
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3851.54)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 64350
AAE_INFO-618: Total number of nets in the design is 64365,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3934.52 CPU=0:00:21.2 REAL=0:00:22.0)
End delay calculation (fullDC). (MEM=3907.44 CPU=0:00:23.8 REAL=0:00:24.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3907.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3907.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3858.44)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 64350. 
Total number of fetched objects 64350
AAE_INFO-618: Total number of nets in the design is 64365,  16.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3864.59 CPU=0:00:11.1 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=3864.59 CPU=0:00:11.4 REAL=0:00:12.0)
TAMODEL Cpu User Time =   37.2 sec
TAMODEL Memory Usage  =   25.1 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3881.46)
Total number of fetched objects 64350
AAE_INFO-618: Total number of nets in the design is 64365,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3921.67 CPU=0:00:20.6 REAL=0:00:21.0)
End delay calculation (fullDC). (MEM=3921.67 CPU=0:00:22.4 REAL=0:00:22.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3921.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3921.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3868.67)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 64350. 
Total number of fetched objects 64350
AAE_INFO-618: Total number of nets in the design is 64365,  16.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3874.82 CPU=0:00:11.0 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=3874.82 CPU=0:00:11.3 REAL=0:00:12.0)
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.

*** Memory Usage v#1 (Current mem = 3852.629M, initial mem = 283.785M) ***
*** Message Summary: 3825 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=8:08:18, real=8:10:52, mem=3852.6M) ---
