# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:51 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 18:52:52 on Nov 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:52 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 18:52:52 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:52 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 18:52:52 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:52 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 18:52:52 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:52 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:52:52 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:52:52 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Error (suppressible): (vsim-3053) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Error (suppressible): (vsim-3053) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Error (suppressible): (vsim-3053) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Error (suppressible): (vsim-3053) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Typhoon_run_msim_rtl_verilog.do PAUSED at line 15
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:14 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 18:55:14 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:14 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 18:55:15 on Nov 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:15 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 18:55:15 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:15 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 18:55:15 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:15 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:55:15 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:52:52 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/DataToSRAM \
sim:/testbench/GPU/AddressToSRAM \
sim:/testbench/GPU/QueueReadReq \
sim:/testbench/GPU/QueueWriteReq \
sim:/testbench/GPU/DataReady \
sim:/testbench/GPU/DataFromSRAM
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
{sim:/testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/q}
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint {sim:/testbench/GPU/SRAM/DATA_FIFO_generate[3]/*}
# (vish-4014) No objects found matching '/testbench/GPU/SRAM/DATA_FIFO_generate[3]/*'.
add wave -position insertpoint  \
{sim:/testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/rdempty}
add wave -position insertpoint {sim:/testbench/GPU/SRAM/DATA_FIFO_generate[3]/*}
# (vish-4014) No objects found matching '/testbench/GPU/SRAM/DATA_FIFO_generate[3]/*'.
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:01 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:06:01 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:01 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:06:01 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:01 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:06:01 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:01 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:06:01 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:01 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:06:01 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:06:02 on Nov 05,2018, Elapsed time: 0:13:10
# Errors: 6, Warnings: 332
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:06:02 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Error (suppressible): (vsim-3053) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): Illegal output or inout port connection for port 'rdempty'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Error (suppressible): (vsim-3053) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): Illegal output or inout port connection for port 'rdempty'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Error (suppressible): (vsim-3053) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): Illegal output or inout port connection for port 'rdempty'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Error (suppressible): (vsim-3053) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): Illegal output or inout port connection for port 'rdempty'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Typhoon_run_msim_rtl_verilog.do PAUSED at line 15
-
# invalid command name "-"
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:09 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:06:09 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:09 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:06:09 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:09 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:06:09 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:09 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:06:09 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:09 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:06:09 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:06:02 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Error (suppressible): (vsim-3053) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): Illegal output or inout port connection for port 'rdempty'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Error (suppressible): (vsim-3053) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): Illegal output or inout port connection for port 'rdempty'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Error (suppressible): (vsim-3053) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): Illegal output or inout port connection for port 'rdempty'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Error (suppressible): (vsim-3053) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): Illegal output or inout port connection for port 'rdempty'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Typhoon_run_msim_rtl_verilog.do PAUSED at line 15
add wave -position insertpoint {sim:/testbench/GPU/SRAM/DATA_FIFO_generate[3]/*}
# Unrecognized dataset prefix: sim
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:53 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:06:53 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:53 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:06:53 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:53 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:06:53 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:53 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:06:53 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:53 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:06:54 on Nov 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:06:02 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Error (suppressible): (vsim-3053) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): Illegal output or inout port connection for port 'rdempty'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Error (suppressible): (vsim-3053) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): Illegal output or inout port connection for port 'rdempty'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Error (suppressible): (vsim-3053) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): Illegal output or inout port connection for port 'rdempty'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Error (suppressible): (vsim-3053) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): Illegal output or inout port connection for port 'rdempty'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Typhoon_run_msim_rtl_verilog.do PAUSED at line 15
add wave -position insertpoint {sim:/testbench/GPU/SRAM/DATA_FIFO_generate[3]/*}
# Unrecognized dataset prefix: sim
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:48 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:07:48 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:48 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:07:49 on Nov 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:49 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:07:49 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:49 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:07:49 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:49 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:07:49 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:06:02 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:15 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:08:15 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:15 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:08:15 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:15 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:08:16 on Nov 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:16 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:08:16 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:16 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:08:16 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:08:16 on Nov 05,2018, Elapsed time: 0:02:14
# Errors: 12, Warnings: 192
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:08:16 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataToSRAM \
sim:/testbench/GPU/SRAM/AddressToSRAM \
sim:/testbench/GPU/SRAM/QueueReadReq \
sim:/testbench/GPU/SRAM/QueueWriteReq \
sim:/testbench/GPU/SRAM/DataReady \
sim:/testbench/GPU/SRAM/DataFromSRAM
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
{sim:/testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/rdempty}
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
{sim:/testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/wrclk}
add wave -position insertpoint  \
{sim:/testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/wrreq}
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:00 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:12:01 on Nov 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:01 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:12:01 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:01 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:12:01 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:01 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:12:01 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:01 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:12:01 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:12:01 on Nov 05,2018, Elapsed time: 0:03:45
# Errors: 0, Warnings: 240
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:12:01 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
{sim:/testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/wrreq}
add wave -position insertpoint  \
{sim:/testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/rdempty}
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
sim:/testbench/GPU/DataToSRAM \
sim:/testbench/GPU/AddressToSRAM \
sim:/testbench/GPU/QueueReadReq \
sim:/testbench/GPU/QueueWriteReq \
sim:/testbench/GPU/DataReady \
sim:/testbench/GPU/DataFromSRAM
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:50 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:17:50 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:50 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:17:50 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:50 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:17:50 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:50 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:17:50 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:50 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:17:50 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:17:51 on Nov 05,2018, Elapsed time: 0:05:50
# Errors: 0, Warnings: 144
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:17:51 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataToSRAM \
sim:/testbench/GPU/SRAM/AddressToSRAM \
sim:/testbench/GPU/SRAM/QueueReadReq \
sim:/testbench/GPU/SRAM/QueueWriteReq \
sim:/testbench/GPU/SRAM/DataReady \
sim:/testbench/GPU/SRAM/DataFromSRAM
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:17 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:22:18 on Nov 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:18 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:22:18 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:18 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:22:18 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:18 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:22:18 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:22:18 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:22:18 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:22:18 on Nov 05,2018, Elapsed time: 0:04:27
# Errors: 0, Warnings: 192
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:22:18 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataToSRAM \
sim:/testbench/GPU/SRAM/AddressToSRAM \
sim:/testbench/GPU/SRAM/QueueReadReq \
sim:/testbench/GPU/SRAM/QueueWriteReq \
sim:/testbench/GPU/SRAM/DataReady \
sim:/testbench/GPU/SRAM/DataFromSRAM
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:28 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:24:28 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:28 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:24:28 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:28 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:24:28 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:28 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:24:28 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:28 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:24:28 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:24:29 on Nov 05,2018, Elapsed time: 0:02:11
# Errors: 0, Warnings: 144
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:24:29 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/controllerIdle
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:06 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:27:06 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:06 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:27:06 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:06 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:27:06 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:06 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:27:06 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:06 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:27:06 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:27:07 on Nov 05,2018, Elapsed time: 0:02:38
# Errors: 0, Warnings: 144
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:27:07 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:45 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:27:45 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:45 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:27:45 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:45 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:27:45 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:45 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:27:45 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:45 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:27:45 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:27:46 on Nov 05,2018, Elapsed time: 0:00:39
# Errors: 0, Warnings: 96
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:27:46 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/controllerIdle
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:03 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:30:03 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:03 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:30:03 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:03 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:30:03 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:03 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:30:03 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:03 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:30:03 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:30:04 on Nov 05,2018, Elapsed time: 0:02:18
# Errors: 0, Warnings: 144
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:30:04 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:25 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:32:25 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:25 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:32:25 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:25 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:32:25 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:25 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:32:25 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:25 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:32:25 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:32:26 on Nov 05,2018, Elapsed time: 0:02:22
# Errors: 0, Warnings: 96
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:32:26 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:42 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:35:42 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:42 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:35:42 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:42 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:35:42 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:42 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:35:42 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:42 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:35:42 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:35:43 on Nov 05,2018, Elapsed time: 0:03:17
# Errors: 0, Warnings: 144
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:35:43 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:28 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:37:28 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:28 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:37:28 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:28 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:37:28 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:28 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:37:28 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:28 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:37:28 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:37:29 on Nov 05,2018, Elapsed time: 0:01:46
# Errors: 0, Warnings: 96
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:37:29 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/controllerIdle
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:40 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:39:40 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:40 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:39:40 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:40 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:39:40 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:40 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:39:40 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:40 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:39:40 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:39:41 on Nov 05,2018, Elapsed time: 0:02:12
# Errors: 0, Warnings: 192
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:39:41 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:26 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:40:26 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:26 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:40:26 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:26 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:40:26 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:26 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:40:26 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:40:26 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:40:26 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:40:32 on Nov 05,2018, Elapsed time: 0:00:51
# Errors: 0, Warnings: 48
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:40:32 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
#  Trace back: Bad sequence in.main_pane.memory.interior.cs.body.tree.lwchildsite.clipper.canvas.sfchildsite.tree, aborting query. (2)
#     while executing
# "$itk_component(tree) insertquery end """
#     (object "::.main_pane.memory.interior.cs.body.tree" method "::vsimwidgets::Hierarchy::requery" body line 3)
#     invoked from within
# "requery"
#     (object "::.main_pane.memory.interior.cs.body.tree" method "::FlatMemlist::UpdateFlatMemList" body line 8)
#     invoked from within
# "$tree UpdateFlatMemList"
#     (procedure "Memview::delayedUpdateMemoryList" line 6)
#     invoked from within
# "Memview::delayedUpdateMemoryList"
#     ("after" script)
#    <2:C:/intelFPGA/18.0/modelsim_ase/win32aloem/tk8.5/bgerror.tcl:92: ::tkerror {Bad sequence in.main_pane.memory.interior.cs.body.tree.lwchildsite.clipper.canvas.sfchildsite.tree, aborting query. (2)}
#    <1:eval:1: ::tk::dialog::error::bgerror {Bad sequence in.main_pane.memory.interior.cs.body.tree.lwchildsite.clipper.canvas.sfchildsite.tree, aborting query. (2)}
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin \
sim:/testbench/GPU/SRAM/controllerIdle
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:09 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:42:09 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:09 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:42:10 on Nov 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:10 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:42:10 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:10 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:42:10 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:10 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:42:10 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:42:15 on Nov 05,2018, Elapsed time: 0:01:43
# Errors: 0, Warnings: 144
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:42:15 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/controllerIdle
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:59 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:43:59 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:59 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:43:59 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:59 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:43:59 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:59 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:43:59 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:59 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:43:59 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:44:00 on Nov 05,2018, Elapsed time: 0:01:45
# Errors: 0, Warnings: 144
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:44:00 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastOpRead
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOaddr
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/QueueReadReq \
sim:/testbench/GPU/SRAM/QueueWriteReq
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:01 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 19:52:01 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:01 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 19:52:01 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:01 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 19:52:01 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:01 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 19:52:01 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:01 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:52:01 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 19:52:02 on Nov 05,2018, Elapsed time: 0:08:02
# Errors: 0, Warnings: 192
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:52:02 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/controllerIdle
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOaddr
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
{sim:/testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/rdreq}
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:37 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 20:00:37 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:37 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 20:00:37 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:37 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 20:00:37 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:37 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 20:00:37 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:37 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:00:37 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 20:00:38 on Nov 05,2018, Elapsed time: 0:08:36
# Errors: 0, Warnings: 240
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:00:38 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOaddr
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastOpRead
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/controllerIdle
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
{sim:/testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/q}
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
{sim:/testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/wrreq}
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:49 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 20:05:49 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:49 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 20:05:49 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:49 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 20:05:49 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:49 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 20:05:49 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:49 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:05:49 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 20:05:50 on Nov 05,2018, Elapsed time: 0:05:12
# Errors: 0, Warnings: 240
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:05:50 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOaddr
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/DataReady
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastRoundRobin \
sim:/testbench/GPU/SRAM/roundRobin \
sim:/testbench/GPU/SRAM/nextRoundRobin
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/lastOpRead \
sim:/testbench/GPU/SRAM/controllerIdle
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/QueueReadReq \
sim:/testbench/GPU/SRAM/QueueWriteReq
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
{sim:/testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/wrreq}
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
{sim:/testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/q}
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:26 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 20:30:26 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:26 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 20:30:26 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:26 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 20:30:26 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:26 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 20:30:26 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:26 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:30:26 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 20:30:27 on Nov 05,2018, Elapsed time: 0:24:37
# Errors: 0, Warnings: 384
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:30:27 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOaddr
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
sim:/testbench/GPU/QueueReadReq \
sim:/testbench/GPU/QueueWriteReq
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:13 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 20:32:14 on Nov 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:14 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 20:32:14 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:14 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 20:32:14 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:14 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 20:32:14 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:14 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:32:14 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 20:32:15 on Nov 05,2018, Elapsed time: 0:01:48
# Errors: 0, Warnings: 144
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:32:15 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid \
sim:/testbench/GPU/SRAM/FIFOaddr
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
{sim:/testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/rdreq}
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:51 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 20:33:51 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:51 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 20:33:51 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:51 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# ** Error (suppressible): (vlog-2997) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(45): Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:3]'.
# End time: 20:33:51 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Typhoon_run_msim_rtl_verilog.do line 10
# C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}"
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:14 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 20:35:14 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:14 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 20:35:14 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:14 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 20:35:14 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:14 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 20:35:14 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:35:14 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:35:14 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 20:35:15 on Nov 05,2018, Elapsed time: 0:03:00
# Errors: 3, Warnings: 144
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:35:15 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
{sim:/testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/rdreq}
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:37 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 20:38:37 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:37 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 20:38:37 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:37 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 20:38:37 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:37 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 20:38:37 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:37 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:38:38 on Nov 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 20:38:38 on Nov 05,2018, Elapsed time: 0:03:23
# Errors: 0, Warnings: 96
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:38:38 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
{sim:/testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/rdreq}
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:53 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 20:42:53 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:53 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 20:42:53 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:53 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 20:42:53 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:53 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 20:42:53 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:53 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:42:53 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 20:42:54 on Nov 05,2018, Elapsed time: 0:04:16
# Errors: 0, Warnings: 96
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:42:54 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:40 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 20:43:40 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:40 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 20:43:40 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:40 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 20:43:40 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:40 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 20:43:40 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:40 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:43:41 on Nov 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 20:43:41 on Nov 05,2018, Elapsed time: 0:00:47
# Errors: 0, Warnings: 96
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:43:41 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/controllerIdle
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOread
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:34 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 20:47:34 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:34 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 20:47:35 on Nov 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:35 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 20:47:35 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:35 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 20:47:35 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:35 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:47:35 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 20:47:36 on Nov 05,2018, Elapsed time: 0:03:55
# Errors: 0, Warnings: 240
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:47:36 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 20:48:17 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 20:48:17 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 20:48:17 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 20:48:17 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:17 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:48:17 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 20:48:18 on Nov 05,2018, Elapsed time: 0:00:42
# Errors: 0, Warnings: 96
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:48:18 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
{sim:/testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/wrreq}
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOread
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
{sim:/testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/rdreq}
add wave -position insertpoint  \
{sim:/testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/rdreq}
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
do Typhoon_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:36 on Nov 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 20:55:36 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:36 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 20:55:36 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:36 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 20:55:36 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:36 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 20:55:36 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon {C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:36 on Nov 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon" C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:55:36 on Nov 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 20:55:37 on Nov 05,2018, Elapsed time: 0:07:19
# Errors: 1, Warnings: 192
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:55:37 on Nov 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOread
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOvalid
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/controllerIdle
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position insertpoint  \
sim:/testbench/GPU/SRAM/FIFOaddr
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
{sim:/testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/rdreq}
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(71): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(85): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: The specified module could not be found.
# 
# 
# End time: 23:06:44 on Nov 05,2018, Elapsed time: 2:11:07
# Errors: 0, Warnings: 192
