[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 5311445 heartbeat IPC: 1.883 cumulative IPC: 1.883 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 5311445 cumulative IPC: 1.883 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 5311445 cumulative IPC: 1.883 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 39422808 heartbeat IPC: 0.2932 cumulative IPC: 0.2932 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 71968104 heartbeat IPC: 0.3073 cumulative IPC: 0.3 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 104986564 heartbeat IPC: 0.3029 cumulative IPC: 0.301 (Simulation time: 00 hr 04 min 54 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 137496861 heartbeat IPC: 0.3076 cumulative IPC: 0.3026 (Simulation time: 00 hr 06 min 20 sec)
Simulation finished CPU 0 instructions: 50000004 cycles: 163001908 cumulative IPC: 0.3067 (Simulation time: 00 hr 07 min 45 sec)
Simulation complete CPU 0 instructions: 50000004 cycles: 163001908 cumulative IPC: 0.3067 (Simulation time: 00 hr 07 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 620.omnetpp_s-141B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.3067 instructions: 50000004 cycles: 163001908
CPU 0 Branch Prediction Accuracy: 92.8% MPKI: 15.15 Average ROB Occupancy at Mispredict: 40.71
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.8368
BRANCH_INDIRECT: 0.3548
BRANCH_CONDITIONAL: 12.65
BRANCH_DIRECT_CALL: 0.00142
BRANCH_INDIRECT_CALL: 0.8572
BRANCH_RETURN: 0.4452

cpu0->cpu0_STLB TOTAL        ACCESS:    1112138 HIT:     867307 MISS:     244831 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1112138 HIT:     867307 MISS:     244831 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 235.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1748697 HIT:     798486 MISS:     950211 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     877178 HIT:     252032 MISS:     625146 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     117024 HIT:      24997 MISS:      92027 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     470325 HIT:     469347 MISS:        978 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     284170 HIT:      52110 MISS:     232060 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 167.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6700133 HIT:    6664113 MISS:      36020 MSHR_MERGE:       8522
cpu0->cpu0_L1I LOAD         ACCESS:    6700133 HIT:    6664113 MISS:      36020 MSHR_MERGE:       8522
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 21.58 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20290060 HIT:   18537645 MISS:    1752415 MSHR_MERGE:     501541
cpu0->cpu0_L1D LOAD         ACCESS:   10877276 HIT:    9780670 MISS:    1096606 MSHR_MERGE:     246926
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9067923 HIT:    8696373 MISS:     371550 MSHR_MERGE:     254526
cpu0->cpu0_L1D TRANSLATION  ACCESS:     344861 HIT:      60602 MISS:     284259 MSHR_MERGE:         89
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 136 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5913422 HIT:    5760711 MISS:     152711 MSHR_MERGE:      74242
cpu0->cpu0_ITLB LOAD         ACCESS:    5913422 HIT:    5760711 MISS:     152711 MSHR_MERGE:      74242
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.576 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18971684 HIT:   17759781 MISS:    1211903 MSHR_MERGE:     178234
cpu0->cpu0_DTLB LOAD         ACCESS:   18971684 HIT:   17759781 MISS:    1211903 MSHR_MERGE:     178234
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 60.89 cycles
cpu0->LLC TOTAL        ACCESS:    1302953 HIT:     542575 MISS:     760378 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     625146 HIT:     134782 MISS:     490364 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      92027 HIT:      32753 MISS:      59274 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     353720 HIT:     352193 MISS:       1527 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     232060 HIT:      22847 MISS:     209213 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 190.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3474
  ROW_BUFFER_MISS:     755336
  AVG DBUS CONGESTED CYCLE: 20.03
Channel 0 WQ ROW_BUFFER_HIT:      93308
  ROW_BUFFER_MISS:     167697
  FULL:          0
Channel 0 REFRESHES ISSUED:      13584
