[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0128] Design: top
[INFO ODB-0130]     Created 4 pins.
[INFO ODB-0131]     Created 7 components and 35 component-terminals.
[INFO ODB-0133]     Created 10 nets and 18 connections.
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 3
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical         2198          2194          0.18%
metal3     Horizontal       2996          2992          0.13%
metal4     Vertical         1400          1400          0.00%
metal5     Horizontal       1400          1400          0.00%
metal6     Vertical         1400          1400          0.00%
metal7     Horizontal        406           406          0.00%
metal8     Vertical          406           406          0.00%
metal9     Horizontal        196           196          0.00%
metal10    Vertical          196           196          0.00%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 34
[INFO GRT-0198] Via related Steiner nodes: 0
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 44
[INFO GRT-0112] Final usage 3D: 176

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2            2194            19            0.87%             0 /  0 /  0
metal3            2992            25            0.84%             0 /  0 /  0
metal4            1400             0            0.00%             0 /  0 /  0
metal5            1400             0            0.00%             0 /  0 /  0
metal6            1400             0            0.00%             0 /  0 /  0
metal7             406             0            0.00%             0 /  0 /  0
metal8             406             0            0.00%             0 /  0 /  0
metal9             196             0            0.00%             0 /  0 /  0
metal10            196             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total            10590            44            0.42%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 189 um
[INFO GRT-0014] Routed nets: 10
Net clk
 Pin capacitance: 3.004-3.402
 Wire capacitance: 1.033
 Total capacitance: 4.037-4.435
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 clk input port (5, 0)

Load pins
 clkbuf_0_clk/A input (BUF_X4) 3.004-3.402 (8, 11)

Net u2z
 Pin capacitance: 1.062-1.140
 Wire capacitance: 0.431
 Total capacitance: 1.494-1.572
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 u2/ZN output (AND2_X1) (8, 12)

Load pins
 r3/D input (DFF_X1) 1.062-1.140 (10, 8)

