# Synopsys Constraint Checker(syntax only), version mapact, Build 1659R, built Dec 10 2015
# Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

# Written on Tue Feb 07 16:29:00 2017


##### DESIGN INFO #######################################################

Top View:                "Top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                      Requested     Requested     Clock        Clock              
Clock                                      Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------
LED_ctrl|counter_inferred_clock[17]        100.0 MHz     10.000        inferred     Inferred_clkgroup_1
System                                     100.0 MHz     10.000        system       system_clkgroup    
Top_FCCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0
=======================================================================================================
