// Seed: 4066819100
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = (1 || id_2);
  assign id_1 = id_2;
  id_4(
      .id_0(1 == id_3), .id_1(id_2), .id_2(1), .id_3
  );
  tri id_5 = id_2 ^ 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  module_0(
      id_4, id_4, id_5
  );
  assign id_4 = id_4;
  wire id_6;
  id_7(
      .id_0(id_6), .id_1(id_5), .id_2(id_5), .id_3(1)
  );
endmodule
