vendor_name = ModelSim
source_file = 1, /home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd
source_file = 1, /home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/PrimeiraColuna.vhd
source_file = 1, /home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/DemaisColunas.vhd
source_file = 1, /home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Waveform.vwf
source_file = 1, /home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/SOMADOR4BITS.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/db/Subtrator.cbx.xml
design_name = hard_block
design_name = SUBTRATOR
instance = comp, \S1[3]~output\, S1[3]~output, SUBTRATOR, 1
instance = comp, \S1[2]~output\, S1[2]~output, SUBTRATOR, 1
instance = comp, \S1[1]~output\, S1[1]~output, SUBTRATOR, 1
instance = comp, \S1[0]~output\, S1[0]~output, SUBTRATOR, 1
instance = comp, \OVERFLOW~output\, OVERFLOW~output, SUBTRATOR, 1
instance = comp, \A1[3]~input\, A1[3]~input, SUBTRATOR, 1
instance = comp, \A1[2]~input\, A1[2]~input, SUBTRATOR, 1
instance = comp, \A1[1]~input\, A1[1]~input, SUBTRATOR, 1
instance = comp, \A1[0]~input\, A1[0]~input, SUBTRATOR, 1
instance = comp, \A2[3]~input\, A2[3]~input, SUBTRATOR, 1
instance = comp, \A2[2]~input\, A2[2]~input, SUBTRATOR, 1
instance = comp, \A2[1]~input\, A2[1]~input, SUBTRATOR, 1
instance = comp, \A2[0]~input\, A2[0]~input, SUBTRATOR, 1
