[Inputs]
CLK
=fenshu2[3:0]=
=fenshu1[3:0]=
=fenshu0[3:0]=
=shengming[3:0]=
[Outputs]
=digit_anode[3:0]=
=segment[7:0]=
[BiDir]
[ATTRIBUTES]
VeriModel shumaguan

