0.7
2020.2
Oct 13 2023
20:47:58
D:/FPGA_Projects/VGA_Driver/VGA_Driver.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
D:/FPGA_Projects/VGA_Driver/VGA_Driver.srcs/sim_1/new/VGA_tb.v,1718576652,verilog,,,,VGA_tb,,,,,,,,
D:/FPGA_Projects/VGA_Driver/VGA_Driver.srcs/sources_1/imports/new/clk_divider.v,1718576871,verilog,,D:/FPGA_Projects/VGA_Driver/VGA_Driver.srcs/sources_1/new/top.v,,clk_divider,,,,,,,,
D:/FPGA_Projects/VGA_Driver/VGA_Driver.srcs/sources_1/new/Horizontal_VGA.v,1718578053,verilog,,D:/FPGA_Projects/VGA_Driver/VGA_Driver.srcs/sources_1/new/Vertical_VGA.v,,Horizontal_VGA,,,,,,,,
D:/FPGA_Projects/VGA_Driver/VGA_Driver.srcs/sources_1/new/Vertical_VGA.v,1718578040,verilog,,D:/FPGA_Projects/VGA_Driver/VGA_Driver.srcs/sources_1/imports/new/clk_divider.v,,Vertical_VGA,,,,,,,,
D:/FPGA_Projects/VGA_Driver/VGA_Driver.srcs/sources_1/new/top.v,1718578937,verilog,,D:/FPGA_Projects/VGA_Driver/VGA_Driver.srcs/sim_1/new/VGA_tb.v,,top,,,,,,,,
