reg [7:0] i1;
reg [7:0] i2;
wire [7:0] o1;

div_u div_u(.i1(i1), .i2(i2), .o1(o1));
