// Seed: 749588646
module module_0 (
    input supply1 id_0,
    output wor id_1,
    output wire id_2,
    output tri1 id_3,
    input tri1 id_4,
    input supply0 id_5,
    output tri1 id_6,
    output wor id_7,
    input wor id_8,
    output uwire id_9,
    input supply0 id_10,
    input tri0 id_11
);
  wire [1 : -1] id_13;
  logic id_14;
  wire id_15;
  wire id_16, id_17;
endmodule
module module_1 #(
    parameter id_16 = 32'd99,
    parameter id_8  = 32'd22
) (
    inout wand id_0,
    inout tri0 id_1,
    input tri1 id_2,
    input uwire id_3,
    output wire id_4,
    output tri0 id_5,
    output uwire id_6
    , id_23,
    output supply1 id_7,
    output tri0 _id_8,
    input tri1 id_9,
    input tri0 id_10[1 : 1  +  1],
    input tri0 id_11,
    output tri0 id_12,
    input uwire id_13,
    input supply1 id_14,
    input supply1 id_15,
    input supply1 _id_16,
    output tri0 id_17
    , id_24 = 1,
    output wand id_18[id_8 : -1],
    input wor id_19,
    input tri0 id_20,
    output uwire id_21
);
  wire [1 : id_16] id_25;
  logic id_26;
  module_0 modCall_1 (
      id_20,
      id_12,
      id_18,
      id_4,
      id_2,
      id_0,
      id_21,
      id_21,
      id_1,
      id_21,
      id_20,
      id_9
  );
  assign modCall_1.id_4 = 0;
endmodule
