// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _LOAD_WEIGHT_DMA_HH_
#define _LOAD_WEIGHT_DMA_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "top_mac_muladd_5nbkb.h"

namespace ap_rtl {

struct LOAD_WEIGHT_DMA : public sc_module {
    // Port declarations 235
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<56> > input_dma_W_TDATA;
    sc_in< sc_logic > input_dma_W_TVALID;
    sc_out< sc_logic > input_dma_W_TREADY;
    sc_in< sc_logic > input_dma_W_TLAST;
    sc_out< sc_lv<7> > WEIGHT1_0_0_V_address0;
    sc_out< sc_logic > WEIGHT1_0_0_V_ce0;
    sc_out< sc_logic > WEIGHT1_0_0_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_0_0_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_0_1_V_address0;
    sc_out< sc_logic > WEIGHT1_0_1_V_ce0;
    sc_out< sc_logic > WEIGHT1_0_1_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_0_1_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_0_2_V_address0;
    sc_out< sc_logic > WEIGHT1_0_2_V_ce0;
    sc_out< sc_logic > WEIGHT1_0_2_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_0_2_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_0_3_V_address0;
    sc_out< sc_logic > WEIGHT1_0_3_V_ce0;
    sc_out< sc_logic > WEIGHT1_0_3_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_0_3_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_0_4_V_address0;
    sc_out< sc_logic > WEIGHT1_0_4_V_ce0;
    sc_out< sc_logic > WEIGHT1_0_4_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_0_4_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_0_5_V_address0;
    sc_out< sc_logic > WEIGHT1_0_5_V_ce0;
    sc_out< sc_logic > WEIGHT1_0_5_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_0_5_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_0_6_V_address0;
    sc_out< sc_logic > WEIGHT1_0_6_V_ce0;
    sc_out< sc_logic > WEIGHT1_0_6_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_0_6_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_1_0_V_address0;
    sc_out< sc_logic > WEIGHT1_1_0_V_ce0;
    sc_out< sc_logic > WEIGHT1_1_0_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_1_0_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_1_1_V_address0;
    sc_out< sc_logic > WEIGHT1_1_1_V_ce0;
    sc_out< sc_logic > WEIGHT1_1_1_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_1_1_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_1_2_V_address0;
    sc_out< sc_logic > WEIGHT1_1_2_V_ce0;
    sc_out< sc_logic > WEIGHT1_1_2_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_1_2_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_1_3_V_address0;
    sc_out< sc_logic > WEIGHT1_1_3_V_ce0;
    sc_out< sc_logic > WEIGHT1_1_3_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_1_3_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_1_4_V_address0;
    sc_out< sc_logic > WEIGHT1_1_4_V_ce0;
    sc_out< sc_logic > WEIGHT1_1_4_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_1_4_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_1_5_V_address0;
    sc_out< sc_logic > WEIGHT1_1_5_V_ce0;
    sc_out< sc_logic > WEIGHT1_1_5_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_1_5_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_1_6_V_address0;
    sc_out< sc_logic > WEIGHT1_1_6_V_ce0;
    sc_out< sc_logic > WEIGHT1_1_6_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_1_6_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_2_0_V_address0;
    sc_out< sc_logic > WEIGHT1_2_0_V_ce0;
    sc_out< sc_logic > WEIGHT1_2_0_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_2_0_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_2_1_V_address0;
    sc_out< sc_logic > WEIGHT1_2_1_V_ce0;
    sc_out< sc_logic > WEIGHT1_2_1_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_2_1_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_2_2_V_address0;
    sc_out< sc_logic > WEIGHT1_2_2_V_ce0;
    sc_out< sc_logic > WEIGHT1_2_2_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_2_2_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_2_3_V_address0;
    sc_out< sc_logic > WEIGHT1_2_3_V_ce0;
    sc_out< sc_logic > WEIGHT1_2_3_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_2_3_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_2_4_V_address0;
    sc_out< sc_logic > WEIGHT1_2_4_V_ce0;
    sc_out< sc_logic > WEIGHT1_2_4_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_2_4_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_2_5_V_address0;
    sc_out< sc_logic > WEIGHT1_2_5_V_ce0;
    sc_out< sc_logic > WEIGHT1_2_5_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_2_5_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_2_6_V_address0;
    sc_out< sc_logic > WEIGHT1_2_6_V_ce0;
    sc_out< sc_logic > WEIGHT1_2_6_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_2_6_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_3_0_V_address0;
    sc_out< sc_logic > WEIGHT1_3_0_V_ce0;
    sc_out< sc_logic > WEIGHT1_3_0_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_3_0_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_3_1_V_address0;
    sc_out< sc_logic > WEIGHT1_3_1_V_ce0;
    sc_out< sc_logic > WEIGHT1_3_1_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_3_1_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_3_2_V_address0;
    sc_out< sc_logic > WEIGHT1_3_2_V_ce0;
    sc_out< sc_logic > WEIGHT1_3_2_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_3_2_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_3_3_V_address0;
    sc_out< sc_logic > WEIGHT1_3_3_V_ce0;
    sc_out< sc_logic > WEIGHT1_3_3_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_3_3_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_3_4_V_address0;
    sc_out< sc_logic > WEIGHT1_3_4_V_ce0;
    sc_out< sc_logic > WEIGHT1_3_4_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_3_4_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_3_5_V_address0;
    sc_out< sc_logic > WEIGHT1_3_5_V_ce0;
    sc_out< sc_logic > WEIGHT1_3_5_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_3_5_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_3_6_V_address0;
    sc_out< sc_logic > WEIGHT1_3_6_V_ce0;
    sc_out< sc_logic > WEIGHT1_3_6_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_3_6_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_4_0_V_address0;
    sc_out< sc_logic > WEIGHT1_4_0_V_ce0;
    sc_out< sc_logic > WEIGHT1_4_0_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_4_0_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_4_1_V_address0;
    sc_out< sc_logic > WEIGHT1_4_1_V_ce0;
    sc_out< sc_logic > WEIGHT1_4_1_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_4_1_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_4_2_V_address0;
    sc_out< sc_logic > WEIGHT1_4_2_V_ce0;
    sc_out< sc_logic > WEIGHT1_4_2_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_4_2_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_4_3_V_address0;
    sc_out< sc_logic > WEIGHT1_4_3_V_ce0;
    sc_out< sc_logic > WEIGHT1_4_3_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_4_3_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_4_4_V_address0;
    sc_out< sc_logic > WEIGHT1_4_4_V_ce0;
    sc_out< sc_logic > WEIGHT1_4_4_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_4_4_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_4_5_V_address0;
    sc_out< sc_logic > WEIGHT1_4_5_V_ce0;
    sc_out< sc_logic > WEIGHT1_4_5_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_4_5_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_4_6_V_address0;
    sc_out< sc_logic > WEIGHT1_4_6_V_ce0;
    sc_out< sc_logic > WEIGHT1_4_6_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_4_6_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_5_0_V_address0;
    sc_out< sc_logic > WEIGHT1_5_0_V_ce0;
    sc_out< sc_logic > WEIGHT1_5_0_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_5_0_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_5_1_V_address0;
    sc_out< sc_logic > WEIGHT1_5_1_V_ce0;
    sc_out< sc_logic > WEIGHT1_5_1_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_5_1_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_5_2_V_address0;
    sc_out< sc_logic > WEIGHT1_5_2_V_ce0;
    sc_out< sc_logic > WEIGHT1_5_2_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_5_2_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_5_3_V_address0;
    sc_out< sc_logic > WEIGHT1_5_3_V_ce0;
    sc_out< sc_logic > WEIGHT1_5_3_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_5_3_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_5_4_V_address0;
    sc_out< sc_logic > WEIGHT1_5_4_V_ce0;
    sc_out< sc_logic > WEIGHT1_5_4_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_5_4_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_5_5_V_address0;
    sc_out< sc_logic > WEIGHT1_5_5_V_ce0;
    sc_out< sc_logic > WEIGHT1_5_5_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_5_5_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_5_6_V_address0;
    sc_out< sc_logic > WEIGHT1_5_6_V_ce0;
    sc_out< sc_logic > WEIGHT1_5_6_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_5_6_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_6_0_V_address0;
    sc_out< sc_logic > WEIGHT1_6_0_V_ce0;
    sc_out< sc_logic > WEIGHT1_6_0_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_6_0_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_6_1_V_address0;
    sc_out< sc_logic > WEIGHT1_6_1_V_ce0;
    sc_out< sc_logic > WEIGHT1_6_1_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_6_1_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_6_2_V_address0;
    sc_out< sc_logic > WEIGHT1_6_2_V_ce0;
    sc_out< sc_logic > WEIGHT1_6_2_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_6_2_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_6_3_V_address0;
    sc_out< sc_logic > WEIGHT1_6_3_V_ce0;
    sc_out< sc_logic > WEIGHT1_6_3_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_6_3_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_6_4_V_address0;
    sc_out< sc_logic > WEIGHT1_6_4_V_ce0;
    sc_out< sc_logic > WEIGHT1_6_4_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_6_4_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_6_5_V_address0;
    sc_out< sc_logic > WEIGHT1_6_5_V_ce0;
    sc_out< sc_logic > WEIGHT1_6_5_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_6_5_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_6_6_V_address0;
    sc_out< sc_logic > WEIGHT1_6_6_V_ce0;
    sc_out< sc_logic > WEIGHT1_6_6_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_6_6_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_7_0_V_address0;
    sc_out< sc_logic > WEIGHT1_7_0_V_ce0;
    sc_out< sc_logic > WEIGHT1_7_0_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_7_0_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_7_1_V_address0;
    sc_out< sc_logic > WEIGHT1_7_1_V_ce0;
    sc_out< sc_logic > WEIGHT1_7_1_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_7_1_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_7_2_V_address0;
    sc_out< sc_logic > WEIGHT1_7_2_V_ce0;
    sc_out< sc_logic > WEIGHT1_7_2_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_7_2_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_7_3_V_address0;
    sc_out< sc_logic > WEIGHT1_7_3_V_ce0;
    sc_out< sc_logic > WEIGHT1_7_3_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_7_3_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_7_4_V_address0;
    sc_out< sc_logic > WEIGHT1_7_4_V_ce0;
    sc_out< sc_logic > WEIGHT1_7_4_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_7_4_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_7_5_V_address0;
    sc_out< sc_logic > WEIGHT1_7_5_V_ce0;
    sc_out< sc_logic > WEIGHT1_7_5_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_7_5_V_d0;
    sc_out< sc_lv<7> > WEIGHT1_7_6_V_address0;
    sc_out< sc_logic > WEIGHT1_7_6_V_ce0;
    sc_out< sc_logic > WEIGHT1_7_6_V_we0;
    sc_out< sc_lv<8> > WEIGHT1_7_6_V_d0;
    sc_in< sc_lv<32> > custom_k;


    // Module declarations
    LOAD_WEIGHT_DMA(sc_module_name name);
    SC_HAS_PROCESS(LOAD_WEIGHT_DMA);

    ~LOAD_WEIGHT_DMA();

    sc_trace_file* mVcdFile;

    top_mac_muladd_5nbkb<1,1,5,8,8,8>* top_mac_muladd_5nbkb_U1;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > input_dma_W_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > exitcond_flatten4_fu_1051_p2;
    sc_signal< sc_lv<64> > bound_fu_1015_p2;
    sc_signal< sc_lv<64> > bound_reg_1949;
    sc_signal< sc_lv<67> > bound4_fu_1025_p2;
    sc_signal< sc_lv<67> > bound4_reg_1954;
    sc_signal< sc_lv<69> > tmp_fu_1031_p3;
    sc_signal< sc_lv<69> > tmp_reg_1959;
    sc_signal< sc_lv<1> > exitcond_mid_fu_1039_p2;
    sc_signal< sc_lv<1> > exitcond_mid_reg_1964;
    sc_signal< sc_lv<1> > exitcond_flatten_mid_fu_1045_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_mid_reg_1970;
    sc_signal< sc_lv<69> > indvar_flatten_next4_fu_1056_p2;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<3> > i_mid2_fu_1125_p3;
    sc_signal< sc_lv<3> > j_mid2_fu_1160_p3;
    sc_signal< sc_lv<31> > m_mid2_fu_1218_p3;
    sc_signal< sc_lv<32> > l_1_fu_1901_p2;
    sc_signal< sc_lv<64> > indvar_flatten_next_fu_1913_p3;
    sc_signal< sc_lv<67> > indvar_flatten_next3_fu_1927_p3;
    sc_signal< sc_lv<69> > indvar_flatten3_reg_934;
    sc_signal< sc_lv<3> > i_reg_945;
    sc_signal< sc_lv<67> > indvar_flatten4_reg_956;
    sc_signal< sc_lv<3> > j_reg_967;
    sc_signal< sc_lv<64> > indvar_flatten_reg_978;
    sc_signal< sc_lv<31> > m_reg_989;
    sc_signal< sc_lv<32> > l_reg_1000;
    sc_signal< sc_lv<64> > tmp_42_cast_fu_1234_p1;
    sc_signal< sc_lv<8> > this_assign_1_fu_1559_p3;
    sc_signal< sc_lv<3> > tmp_t_mid2_fu_1093_p3;
    sc_signal< sc_lv<8> > this_assign_4_1_fu_1865_p3;
    sc_signal< sc_lv<32> > bound_fu_1015_p0;
    sc_signal< sc_lv<64> > cast_fu_1011_p1;
    sc_signal< sc_lv<32> > bound_fu_1015_p1;
    sc_signal< sc_lv<64> > bound4_fu_1025_p0;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_1068_p2;
    sc_signal< sc_lv<3> > tmp_t_mid1_fu_1081_p2;
    sc_signal< sc_lv<3> > tmp_t_fu_1087_p2;
    sc_signal< sc_lv<1> > exitcond_fu_1101_p2;
    sc_signal< sc_lv<1> > exitcond_flatten1_fu_1113_p2;
    sc_signal< sc_lv<3> > i_4_fu_1062_p2;
    sc_signal< sc_lv<3> > j_mid_fu_1073_p3;
    sc_signal< sc_lv<1> > exitcond_flatten_mid_2_fu_1118_p3;
    sc_signal< sc_lv<1> > tmp_s_fu_1139_p2;
    sc_signal< sc_lv<1> > exitcond_mid1_fu_1106_p3;
    sc_signal< sc_lv<3> > j_3_fu_1133_p2;
    sc_signal< sc_lv<31> > m_mid_fu_1145_p3;
    sc_signal< sc_lv<1> > exitcond_mid2_fu_1153_p3;
    sc_signal< sc_lv<1> > tmp_23_fu_1174_p2;
    sc_signal< sc_lv<1> > tmp_34_fu_1180_p2;
    sc_signal< sc_lv<31> > m_1_fu_1168_p2;
    sc_signal< sc_lv<8> > tmp_44_fu_1198_p1;
    sc_signal< sc_lv<8> > tmp_43_fu_1194_p1;
    sc_signal< sc_lv<8> > tmp_45_fu_1202_p3;
    sc_signal< sc_lv<32> > l_mid2_fu_1186_p3;
    sc_signal< sc_lv<8> > grp_fu_1935_p3;
    sc_signal< sc_lv<1> > tmp_51_fu_1327_p1;
    sc_signal< sc_lv<1> > tmp_49_fu_1311_p3;
    sc_signal< sc_lv<7> > tmp_21_fu_1337_p4;
    sc_signal< sc_lv<1> > tmp_20_fu_1331_p2;
    sc_signal< sc_lv<8> > tmp_22_fu_1347_p3;
    sc_signal< sc_lv<1> > tmp_28_fu_1355_p2;
    sc_signal< sc_lv<1> > signbit_1_fu_1293_p3;
    sc_signal< sc_lv<1> > qb_assign_fu_1361_p2;
    sc_signal< sc_lv<8> > tmp_29_fu_1367_p1;
    sc_signal< sc_lv<8> > p_Val2_s_50_fu_1301_p4;
    sc_signal< sc_lv<8> > p_Val2_7_fu_1371_p2;
    sc_signal< sc_lv<1> > newsignbit_2_fu_1377_p3;
    sc_signal< sc_lv<1> > tmp_50_fu_1319_p3;
    sc_signal< sc_lv<1> > tmp_30_fu_1385_p2;
    sc_signal< sc_lv<8> > p_Result_s_fu_1405_p4;
    sc_signal< sc_lv<9> > p_Result_1_fu_1421_p4;
    sc_signal< sc_lv<1> > carry_fu_1391_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_1431_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_1437_p2;
    sc_signal< sc_lv<1> > tmp_53_fu_1397_p3;
    sc_signal< sc_lv<1> > Range2_all_ones_fu_1415_p2;
    sc_signal< sc_lv<1> > tmp_31_fu_1451_p2;
    sc_signal< sc_lv<1> > p_41_i1_fu_1457_p2;
    sc_signal< sc_lv<1> > deleted_zeros_fu_1443_p3;
    sc_signal< sc_lv<1> > p_not_i1_fu_1477_p2;
    sc_signal< sc_lv<1> > brmerge_i2_fu_1483_p2;
    sc_signal< sc_lv<1> > tmp_32_fu_1489_p2;
    sc_signal< sc_lv<1> > deleted_ones_fu_1463_p3;
    sc_signal< sc_lv<1> > p_38_i1_fu_1471_p2;
    sc_signal< sc_lv<1> > brmerge40_demorgan_i_1_fu_1501_p2;
    sc_signal< sc_lv<1> > tmp3_demorgan_fu_1507_p2;
    sc_signal< sc_lv<1> > tmp3_fu_1513_p2;
    sc_signal< sc_lv<1> > underflow_fu_1519_p2;
    sc_signal< sc_lv<1> > overflow_fu_1495_p2;
    sc_signal< sc_lv<1> > tmp4_fu_1531_p2;
    sc_signal< sc_lv<1> > brmerge_i_i2_fu_1525_p2;
    sc_signal< sc_lv<1> > underflow_not_fu_1537_p2;
    sc_signal< sc_lv<8> > p_Val2_8_mux_fu_1543_p3;
    sc_signal< sc_lv<8> > p_Val2_8_51_fu_1551_p3;
    sc_signal< sc_lv<1> > tmp_57_fu_1629_p3;
    sc_signal< sc_lv<1> > tmp_55_fu_1613_p3;
    sc_signal< sc_lv<7> > tmp_25_fu_1643_p4;
    sc_signal< sc_lv<1> > tmp_24_fu_1637_p2;
    sc_signal< sc_lv<8> > tmp_33_fu_1653_p3;
    sc_signal< sc_lv<1> > tmp_35_fu_1661_p2;
    sc_signal< sc_lv<1> > signbit_fu_1595_p3;
    sc_signal< sc_lv<1> > qb_assign_1_fu_1667_p2;
    sc_signal< sc_lv<8> > p_Val2_8_fu_1603_p4;
    sc_signal< sc_lv<8> > tmp_36_fu_1673_p1;
    sc_signal< sc_lv<8> > p_Val2_9_fu_1677_p2;
    sc_signal< sc_lv<1> > newsignbit_fu_1683_p3;
    sc_signal< sc_lv<1> > tmp_56_fu_1621_p3;
    sc_signal< sc_lv<1> > tmp_37_fu_1691_p2;
    sc_signal< sc_lv<8> > p_Result_7_fu_1711_p4;
    sc_signal< sc_lv<9> > p_Result_8_fu_1727_p4;
    sc_signal< sc_lv<1> > carry_1_fu_1697_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_1_fu_1737_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_1_fu_1743_p2;
    sc_signal< sc_lv<1> > tmp_59_fu_1703_p3;
    sc_signal< sc_lv<1> > Range2_all_ones_1_fu_1721_p2;
    sc_signal< sc_lv<1> > tmp_38_fu_1757_p2;
    sc_signal< sc_lv<1> > p_41_i_fu_1763_p2;
    sc_signal< sc_lv<1> > deleted_zeros_1_fu_1749_p3;
    sc_signal< sc_lv<1> > p_not_i_fu_1783_p2;
    sc_signal< sc_lv<1> > brmerge_i_fu_1789_p2;
    sc_signal< sc_lv<1> > tmp_39_fu_1795_p2;
    sc_signal< sc_lv<1> > deleted_ones_1_fu_1769_p3;
    sc_signal< sc_lv<1> > p_38_i_fu_1777_p2;
    sc_signal< sc_lv<1> > brmerge40_demorgan_i_fu_1807_p2;
    sc_signal< sc_lv<1> > tmp5_demorgan_fu_1813_p2;
    sc_signal< sc_lv<1> > tmp5_fu_1819_p2;
    sc_signal< sc_lv<1> > underflow_2_fu_1825_p2;
    sc_signal< sc_lv<1> > overflow_1_fu_1801_p2;
    sc_signal< sc_lv<1> > tmp6_fu_1837_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_fu_1831_p2;
    sc_signal< sc_lv<1> > underflow_2_not_fu_1843_p2;
    sc_signal< sc_lv<8> > p_Val2_11_mux_fu_1849_p3;
    sc_signal< sc_lv<8> > p_Val2_s_fu_1857_p3;
    sc_signal< sc_lv<64> > indvar_flatten_op_fu_1907_p2;
    sc_signal< sc_lv<67> > indvar_flatten16_op_fu_1921_p2;
    sc_signal< sc_lv<5> > grp_fu_1935_p0;
    sc_signal< sc_lv<8> > grp_fu_1935_p1;
    sc_signal< sc_lv<8> > grp_fu_1935_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_lv<67> > bound4_fu_1025_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_state2;
    static const sc_lv<3> ap_ST_fsm_state3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<69> ap_const_lv69_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<67> ap_const_lv67_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<67> ap_const_lv67_7;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<69> ap_const_lv69_1;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<9> ap_const_lv9_1FF;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<67> ap_const_lv67_1;
    static const sc_lv<8> ap_const_lv8_B;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Range1_all_ones_1_fu_1737_p2();
    void thread_Range1_all_ones_fu_1431_p2();
    void thread_Range1_all_zeros_1_fu_1743_p2();
    void thread_Range1_all_zeros_fu_1437_p2();
    void thread_Range2_all_ones_1_fu_1721_p2();
    void thread_Range2_all_ones_fu_1415_p2();
    void thread_WEIGHT1_0_0_V_address0();
    void thread_WEIGHT1_0_0_V_ce0();
    void thread_WEIGHT1_0_0_V_d0();
    void thread_WEIGHT1_0_0_V_we0();
    void thread_WEIGHT1_0_1_V_address0();
    void thread_WEIGHT1_0_1_V_ce0();
    void thread_WEIGHT1_0_1_V_d0();
    void thread_WEIGHT1_0_1_V_we0();
    void thread_WEIGHT1_0_2_V_address0();
    void thread_WEIGHT1_0_2_V_ce0();
    void thread_WEIGHT1_0_2_V_d0();
    void thread_WEIGHT1_0_2_V_we0();
    void thread_WEIGHT1_0_3_V_address0();
    void thread_WEIGHT1_0_3_V_ce0();
    void thread_WEIGHT1_0_3_V_d0();
    void thread_WEIGHT1_0_3_V_we0();
    void thread_WEIGHT1_0_4_V_address0();
    void thread_WEIGHT1_0_4_V_ce0();
    void thread_WEIGHT1_0_4_V_d0();
    void thread_WEIGHT1_0_4_V_we0();
    void thread_WEIGHT1_0_5_V_address0();
    void thread_WEIGHT1_0_5_V_ce0();
    void thread_WEIGHT1_0_5_V_d0();
    void thread_WEIGHT1_0_5_V_we0();
    void thread_WEIGHT1_0_6_V_address0();
    void thread_WEIGHT1_0_6_V_ce0();
    void thread_WEIGHT1_0_6_V_d0();
    void thread_WEIGHT1_0_6_V_we0();
    void thread_WEIGHT1_1_0_V_address0();
    void thread_WEIGHT1_1_0_V_ce0();
    void thread_WEIGHT1_1_0_V_d0();
    void thread_WEIGHT1_1_0_V_we0();
    void thread_WEIGHT1_1_1_V_address0();
    void thread_WEIGHT1_1_1_V_ce0();
    void thread_WEIGHT1_1_1_V_d0();
    void thread_WEIGHT1_1_1_V_we0();
    void thread_WEIGHT1_1_2_V_address0();
    void thread_WEIGHT1_1_2_V_ce0();
    void thread_WEIGHT1_1_2_V_d0();
    void thread_WEIGHT1_1_2_V_we0();
    void thread_WEIGHT1_1_3_V_address0();
    void thread_WEIGHT1_1_3_V_ce0();
    void thread_WEIGHT1_1_3_V_d0();
    void thread_WEIGHT1_1_3_V_we0();
    void thread_WEIGHT1_1_4_V_address0();
    void thread_WEIGHT1_1_4_V_ce0();
    void thread_WEIGHT1_1_4_V_d0();
    void thread_WEIGHT1_1_4_V_we0();
    void thread_WEIGHT1_1_5_V_address0();
    void thread_WEIGHT1_1_5_V_ce0();
    void thread_WEIGHT1_1_5_V_d0();
    void thread_WEIGHT1_1_5_V_we0();
    void thread_WEIGHT1_1_6_V_address0();
    void thread_WEIGHT1_1_6_V_ce0();
    void thread_WEIGHT1_1_6_V_d0();
    void thread_WEIGHT1_1_6_V_we0();
    void thread_WEIGHT1_2_0_V_address0();
    void thread_WEIGHT1_2_0_V_ce0();
    void thread_WEIGHT1_2_0_V_d0();
    void thread_WEIGHT1_2_0_V_we0();
    void thread_WEIGHT1_2_1_V_address0();
    void thread_WEIGHT1_2_1_V_ce0();
    void thread_WEIGHT1_2_1_V_d0();
    void thread_WEIGHT1_2_1_V_we0();
    void thread_WEIGHT1_2_2_V_address0();
    void thread_WEIGHT1_2_2_V_ce0();
    void thread_WEIGHT1_2_2_V_d0();
    void thread_WEIGHT1_2_2_V_we0();
    void thread_WEIGHT1_2_3_V_address0();
    void thread_WEIGHT1_2_3_V_ce0();
    void thread_WEIGHT1_2_3_V_d0();
    void thread_WEIGHT1_2_3_V_we0();
    void thread_WEIGHT1_2_4_V_address0();
    void thread_WEIGHT1_2_4_V_ce0();
    void thread_WEIGHT1_2_4_V_d0();
    void thread_WEIGHT1_2_4_V_we0();
    void thread_WEIGHT1_2_5_V_address0();
    void thread_WEIGHT1_2_5_V_ce0();
    void thread_WEIGHT1_2_5_V_d0();
    void thread_WEIGHT1_2_5_V_we0();
    void thread_WEIGHT1_2_6_V_address0();
    void thread_WEIGHT1_2_6_V_ce0();
    void thread_WEIGHT1_2_6_V_d0();
    void thread_WEIGHT1_2_6_V_we0();
    void thread_WEIGHT1_3_0_V_address0();
    void thread_WEIGHT1_3_0_V_ce0();
    void thread_WEIGHT1_3_0_V_d0();
    void thread_WEIGHT1_3_0_V_we0();
    void thread_WEIGHT1_3_1_V_address0();
    void thread_WEIGHT1_3_1_V_ce0();
    void thread_WEIGHT1_3_1_V_d0();
    void thread_WEIGHT1_3_1_V_we0();
    void thread_WEIGHT1_3_2_V_address0();
    void thread_WEIGHT1_3_2_V_ce0();
    void thread_WEIGHT1_3_2_V_d0();
    void thread_WEIGHT1_3_2_V_we0();
    void thread_WEIGHT1_3_3_V_address0();
    void thread_WEIGHT1_3_3_V_ce0();
    void thread_WEIGHT1_3_3_V_d0();
    void thread_WEIGHT1_3_3_V_we0();
    void thread_WEIGHT1_3_4_V_address0();
    void thread_WEIGHT1_3_4_V_ce0();
    void thread_WEIGHT1_3_4_V_d0();
    void thread_WEIGHT1_3_4_V_we0();
    void thread_WEIGHT1_3_5_V_address0();
    void thread_WEIGHT1_3_5_V_ce0();
    void thread_WEIGHT1_3_5_V_d0();
    void thread_WEIGHT1_3_5_V_we0();
    void thread_WEIGHT1_3_6_V_address0();
    void thread_WEIGHT1_3_6_V_ce0();
    void thread_WEIGHT1_3_6_V_d0();
    void thread_WEIGHT1_3_6_V_we0();
    void thread_WEIGHT1_4_0_V_address0();
    void thread_WEIGHT1_4_0_V_ce0();
    void thread_WEIGHT1_4_0_V_d0();
    void thread_WEIGHT1_4_0_V_we0();
    void thread_WEIGHT1_4_1_V_address0();
    void thread_WEIGHT1_4_1_V_ce0();
    void thread_WEIGHT1_4_1_V_d0();
    void thread_WEIGHT1_4_1_V_we0();
    void thread_WEIGHT1_4_2_V_address0();
    void thread_WEIGHT1_4_2_V_ce0();
    void thread_WEIGHT1_4_2_V_d0();
    void thread_WEIGHT1_4_2_V_we0();
    void thread_WEIGHT1_4_3_V_address0();
    void thread_WEIGHT1_4_3_V_ce0();
    void thread_WEIGHT1_4_3_V_d0();
    void thread_WEIGHT1_4_3_V_we0();
    void thread_WEIGHT1_4_4_V_address0();
    void thread_WEIGHT1_4_4_V_ce0();
    void thread_WEIGHT1_4_4_V_d0();
    void thread_WEIGHT1_4_4_V_we0();
    void thread_WEIGHT1_4_5_V_address0();
    void thread_WEIGHT1_4_5_V_ce0();
    void thread_WEIGHT1_4_5_V_d0();
    void thread_WEIGHT1_4_5_V_we0();
    void thread_WEIGHT1_4_6_V_address0();
    void thread_WEIGHT1_4_6_V_ce0();
    void thread_WEIGHT1_4_6_V_d0();
    void thread_WEIGHT1_4_6_V_we0();
    void thread_WEIGHT1_5_0_V_address0();
    void thread_WEIGHT1_5_0_V_ce0();
    void thread_WEIGHT1_5_0_V_d0();
    void thread_WEIGHT1_5_0_V_we0();
    void thread_WEIGHT1_5_1_V_address0();
    void thread_WEIGHT1_5_1_V_ce0();
    void thread_WEIGHT1_5_1_V_d0();
    void thread_WEIGHT1_5_1_V_we0();
    void thread_WEIGHT1_5_2_V_address0();
    void thread_WEIGHT1_5_2_V_ce0();
    void thread_WEIGHT1_5_2_V_d0();
    void thread_WEIGHT1_5_2_V_we0();
    void thread_WEIGHT1_5_3_V_address0();
    void thread_WEIGHT1_5_3_V_ce0();
    void thread_WEIGHT1_5_3_V_d0();
    void thread_WEIGHT1_5_3_V_we0();
    void thread_WEIGHT1_5_4_V_address0();
    void thread_WEIGHT1_5_4_V_ce0();
    void thread_WEIGHT1_5_4_V_d0();
    void thread_WEIGHT1_5_4_V_we0();
    void thread_WEIGHT1_5_5_V_address0();
    void thread_WEIGHT1_5_5_V_ce0();
    void thread_WEIGHT1_5_5_V_d0();
    void thread_WEIGHT1_5_5_V_we0();
    void thread_WEIGHT1_5_6_V_address0();
    void thread_WEIGHT1_5_6_V_ce0();
    void thread_WEIGHT1_5_6_V_d0();
    void thread_WEIGHT1_5_6_V_we0();
    void thread_WEIGHT1_6_0_V_address0();
    void thread_WEIGHT1_6_0_V_ce0();
    void thread_WEIGHT1_6_0_V_d0();
    void thread_WEIGHT1_6_0_V_we0();
    void thread_WEIGHT1_6_1_V_address0();
    void thread_WEIGHT1_6_1_V_ce0();
    void thread_WEIGHT1_6_1_V_d0();
    void thread_WEIGHT1_6_1_V_we0();
    void thread_WEIGHT1_6_2_V_address0();
    void thread_WEIGHT1_6_2_V_ce0();
    void thread_WEIGHT1_6_2_V_d0();
    void thread_WEIGHT1_6_2_V_we0();
    void thread_WEIGHT1_6_3_V_address0();
    void thread_WEIGHT1_6_3_V_ce0();
    void thread_WEIGHT1_6_3_V_d0();
    void thread_WEIGHT1_6_3_V_we0();
    void thread_WEIGHT1_6_4_V_address0();
    void thread_WEIGHT1_6_4_V_ce0();
    void thread_WEIGHT1_6_4_V_d0();
    void thread_WEIGHT1_6_4_V_we0();
    void thread_WEIGHT1_6_5_V_address0();
    void thread_WEIGHT1_6_5_V_ce0();
    void thread_WEIGHT1_6_5_V_d0();
    void thread_WEIGHT1_6_5_V_we0();
    void thread_WEIGHT1_6_6_V_address0();
    void thread_WEIGHT1_6_6_V_ce0();
    void thread_WEIGHT1_6_6_V_d0();
    void thread_WEIGHT1_6_6_V_we0();
    void thread_WEIGHT1_7_0_V_address0();
    void thread_WEIGHT1_7_0_V_ce0();
    void thread_WEIGHT1_7_0_V_d0();
    void thread_WEIGHT1_7_0_V_we0();
    void thread_WEIGHT1_7_1_V_address0();
    void thread_WEIGHT1_7_1_V_ce0();
    void thread_WEIGHT1_7_1_V_d0();
    void thread_WEIGHT1_7_1_V_we0();
    void thread_WEIGHT1_7_2_V_address0();
    void thread_WEIGHT1_7_2_V_ce0();
    void thread_WEIGHT1_7_2_V_d0();
    void thread_WEIGHT1_7_2_V_we0();
    void thread_WEIGHT1_7_3_V_address0();
    void thread_WEIGHT1_7_3_V_ce0();
    void thread_WEIGHT1_7_3_V_d0();
    void thread_WEIGHT1_7_3_V_we0();
    void thread_WEIGHT1_7_4_V_address0();
    void thread_WEIGHT1_7_4_V_ce0();
    void thread_WEIGHT1_7_4_V_d0();
    void thread_WEIGHT1_7_4_V_we0();
    void thread_WEIGHT1_7_5_V_address0();
    void thread_WEIGHT1_7_5_V_ce0();
    void thread_WEIGHT1_7_5_V_d0();
    void thread_WEIGHT1_7_5_V_we0();
    void thread_WEIGHT1_7_6_V_address0();
    void thread_WEIGHT1_7_6_V_ce0();
    void thread_WEIGHT1_7_6_V_d0();
    void thread_WEIGHT1_7_6_V_we0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_bound4_fu_1025_p0();
    void thread_bound4_fu_1025_p00();
    void thread_bound4_fu_1025_p2();
    void thread_bound_fu_1015_p0();
    void thread_bound_fu_1015_p1();
    void thread_bound_fu_1015_p2();
    void thread_brmerge40_demorgan_i_1_fu_1501_p2();
    void thread_brmerge40_demorgan_i_fu_1807_p2();
    void thread_brmerge_i2_fu_1483_p2();
    void thread_brmerge_i_fu_1789_p2();
    void thread_brmerge_i_i2_fu_1525_p2();
    void thread_brmerge_i_i_fu_1831_p2();
    void thread_carry_1_fu_1697_p2();
    void thread_carry_fu_1391_p2();
    void thread_cast_fu_1011_p1();
    void thread_deleted_ones_1_fu_1769_p3();
    void thread_deleted_ones_fu_1463_p3();
    void thread_deleted_zeros_1_fu_1749_p3();
    void thread_deleted_zeros_fu_1443_p3();
    void thread_exitcond_flatten1_fu_1113_p2();
    void thread_exitcond_flatten4_fu_1051_p2();
    void thread_exitcond_flatten_fu_1068_p2();
    void thread_exitcond_flatten_mid_2_fu_1118_p3();
    void thread_exitcond_flatten_mid_fu_1045_p2();
    void thread_exitcond_fu_1101_p2();
    void thread_exitcond_mid1_fu_1106_p3();
    void thread_exitcond_mid2_fu_1153_p3();
    void thread_exitcond_mid_fu_1039_p2();
    void thread_grp_fu_1935_p0();
    void thread_grp_fu_1935_p1();
    void thread_grp_fu_1935_p2();
    void thread_i_4_fu_1062_p2();
    void thread_i_mid2_fu_1125_p3();
    void thread_indvar_flatten16_op_fu_1921_p2();
    void thread_indvar_flatten_next3_fu_1927_p3();
    void thread_indvar_flatten_next4_fu_1056_p2();
    void thread_indvar_flatten_next_fu_1913_p3();
    void thread_indvar_flatten_op_fu_1907_p2();
    void thread_input_dma_W_TDATA_blk_n();
    void thread_input_dma_W_TREADY();
    void thread_j_3_fu_1133_p2();
    void thread_j_mid2_fu_1160_p3();
    void thread_j_mid_fu_1073_p3();
    void thread_l_1_fu_1901_p2();
    void thread_l_mid2_fu_1186_p3();
    void thread_m_1_fu_1168_p2();
    void thread_m_mid2_fu_1218_p3();
    void thread_m_mid_fu_1145_p3();
    void thread_newsignbit_2_fu_1377_p3();
    void thread_newsignbit_fu_1683_p3();
    void thread_overflow_1_fu_1801_p2();
    void thread_overflow_fu_1495_p2();
    void thread_p_38_i1_fu_1471_p2();
    void thread_p_38_i_fu_1777_p2();
    void thread_p_41_i1_fu_1457_p2();
    void thread_p_41_i_fu_1763_p2();
    void thread_p_Result_1_fu_1421_p4();
    void thread_p_Result_7_fu_1711_p4();
    void thread_p_Result_8_fu_1727_p4();
    void thread_p_Result_s_fu_1405_p4();
    void thread_p_Val2_11_mux_fu_1849_p3();
    void thread_p_Val2_7_fu_1371_p2();
    void thread_p_Val2_8_51_fu_1551_p3();
    void thread_p_Val2_8_fu_1603_p4();
    void thread_p_Val2_8_mux_fu_1543_p3();
    void thread_p_Val2_9_fu_1677_p2();
    void thread_p_Val2_s_50_fu_1301_p4();
    void thread_p_Val2_s_fu_1857_p3();
    void thread_p_not_i1_fu_1477_p2();
    void thread_p_not_i_fu_1783_p2();
    void thread_qb_assign_1_fu_1667_p2();
    void thread_qb_assign_fu_1361_p2();
    void thread_signbit_1_fu_1293_p3();
    void thread_signbit_fu_1595_p3();
    void thread_this_assign_1_fu_1559_p3();
    void thread_this_assign_4_1_fu_1865_p3();
    void thread_tmp3_demorgan_fu_1507_p2();
    void thread_tmp3_fu_1513_p2();
    void thread_tmp4_fu_1531_p2();
    void thread_tmp5_demorgan_fu_1813_p2();
    void thread_tmp5_fu_1819_p2();
    void thread_tmp6_fu_1837_p2();
    void thread_tmp_20_fu_1331_p2();
    void thread_tmp_21_fu_1337_p4();
    void thread_tmp_22_fu_1347_p3();
    void thread_tmp_23_fu_1174_p2();
    void thread_tmp_24_fu_1637_p2();
    void thread_tmp_25_fu_1643_p4();
    void thread_tmp_28_fu_1355_p2();
    void thread_tmp_29_fu_1367_p1();
    void thread_tmp_30_fu_1385_p2();
    void thread_tmp_31_fu_1451_p2();
    void thread_tmp_32_fu_1489_p2();
    void thread_tmp_33_fu_1653_p3();
    void thread_tmp_34_fu_1180_p2();
    void thread_tmp_35_fu_1661_p2();
    void thread_tmp_36_fu_1673_p1();
    void thread_tmp_37_fu_1691_p2();
    void thread_tmp_38_fu_1757_p2();
    void thread_tmp_39_fu_1795_p2();
    void thread_tmp_42_cast_fu_1234_p1();
    void thread_tmp_43_fu_1194_p1();
    void thread_tmp_44_fu_1198_p1();
    void thread_tmp_45_fu_1202_p3();
    void thread_tmp_49_fu_1311_p3();
    void thread_tmp_50_fu_1319_p3();
    void thread_tmp_51_fu_1327_p1();
    void thread_tmp_53_fu_1397_p3();
    void thread_tmp_55_fu_1613_p3();
    void thread_tmp_56_fu_1621_p3();
    void thread_tmp_57_fu_1629_p3();
    void thread_tmp_59_fu_1703_p3();
    void thread_tmp_fu_1031_p3();
    void thread_tmp_s_fu_1139_p2();
    void thread_tmp_t_fu_1087_p2();
    void thread_tmp_t_mid1_fu_1081_p2();
    void thread_tmp_t_mid2_fu_1093_p3();
    void thread_underflow_2_fu_1825_p2();
    void thread_underflow_2_not_fu_1843_p2();
    void thread_underflow_fu_1519_p2();
    void thread_underflow_not_fu_1537_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
