{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670783369093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670783369099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 11 19:29:28 2022 " "Processing started: Sun Dec 11 19:29:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670783369099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783369099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off function1 -c function1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off function1 -c function1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783369099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670783369583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670783369583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gestion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_gestion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_gestion-tb " "Found design unit 1: tb_gestion-tb" {  } { { "tb_gestion.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/tb_gestion.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783381059 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_gestion " "Found entity 1: tb_gestion" {  } { { "tb_gestion.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/tb_gestion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783381059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783381059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regsitre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regsitre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regsitre-arch_registre " "Found design unit 1: regsitre-arch_registre" {  } { { "regsitre.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/regsitre.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783381059 ""} { "Info" "ISGN_ENTITY_NAME" "1 regsitre " "Found entity 1: regsitre" {  } { { "regsitre.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/regsitre.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783381059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783381059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion-rtl " "Found design unit 1: gestion-rtl" {  } { { "gestion.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/gestion.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783381075 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion " "Found entity 1: gestion" {  } { { "gestion.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/gestion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783381075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783381075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_imp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen_imp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_imp-rtl " "Found design unit 1: gen_imp-rtl" {  } { { "gen_imp.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/gen_imp.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783381077 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_imp " "Found entity 1: gen_imp" {  } { { "gen_imp.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/gen_imp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783381077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783381077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-rtl " "Found design unit 1: edge_detector-rtl" {  } { { "edge_detector.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/edge_detector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783381077 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/edge_detector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783381077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783381077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "counter.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783381077 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783381077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783381077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mef.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mef-rtl " "Found design unit 1: mef-rtl" {  } { { "mef.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/mef.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783381077 ""} { "Info" "ISGN_ENTITY_NAME" "1 mef " "Found entity 1: mef" {  } { { "mef.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/mef.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783381077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783381077 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gestion " "Elaborating entity \"gestion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670783381128 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "start_stop gestion.vhd(22) " "VHDL Signal Declaration warning at gestion.vhd(22): used explicit default value for signal \"start_stop\" because signal was never assigned a value" {  } { { "gestion.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/gestion.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670783381138 "|gestion"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "continu gestion.vhd(23) " "VHDL Signal Declaration warning at gestion.vhd(23): used explicit default value for signal \"continu\" because signal was never assigned a value" {  } { { "gestion.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/gestion.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670783381138 "|gestion"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_50M gestion.vhd(25) " "Verilog HDL or VHDL warning at gestion.vhd(25): object \"clk_50M\" assigned a value but never read" {  } { { "gestion.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/gestion.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670783381138 "|gestion"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector edge_detector:edge " "Elaborating entity \"edge_detector\" for hierarchy \"edge_detector:edge\"" {  } { { "gestion.vhd" "edge" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/gestion.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670783381184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_imp gen_imp:gen " "Elaborating entity \"gen_imp\" for hierarchy \"gen_imp:gen\"" {  } { { "gestion.vhd" "gen" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/gestion.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670783381190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:count " "Elaborating entity \"counter\" for hierarchy \"counter:count\"" {  } { { "gestion.vhd" "count" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/gestion.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670783381193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regsitre regsitre:regis " "Elaborating entity \"regsitre\" for hierarchy \"regsitre:regis\"" {  } { { "gestion.vhd" "regis" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/gestion.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670783381195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mef mef:machine " "Elaborating entity \"mef\" for hierarchy \"mef:machine\"" {  } { { "gestion.vhd" "machine" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/gestion.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670783381197 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "signal_clk_1hz mef.vhd(22) " "VHDL Signal Declaration warning at mef.vhd(22): used implicit default value for signal \"signal_clk_1hz\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mef.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/mef.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670783381199 "|gestion|mef:machine"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670783381861 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670783382534 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670783382534 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670783382628 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670783382628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670783382628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670783382628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670783382652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 11 19:29:42 2022 " "Processing ended: Sun Dec 11 19:29:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670783382652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670783382652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670783382652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783382652 ""}
