/* SPDX-License-Identifier: GPL-3.0-only */
/* The simulator's system HAL (firmware/hal/fm1_sys.h): no P33, no watchdog; a reboot, UBOOT or an update entry ends
 * the run (sim_stop: the page starts a fresh instance on the same flash). The watchdog feed lets 10 us pass: the
 * firmware feeds it in its waits for an interrupt's work (ota.c's ota_idle), which then gets done. */
#pragma once
#include <stdint.h>
#include "fm1_cc.h"
#include "sim_core.h"

#define FM1_UPDATA_PARM_LEN 112u
#define FM1_P3_WDT_CON 0x80u
#define FM1_P3_VLD_KEEP 0x17u
#define FM1_P3_RST_SRC 0x12u
#define FM1_P3_PR_PWR 0xA0u

static uint32_t fm1_p33_timeouts;
static uint8_t sim_p33[0x400];                    /* the P33 registers: what was written reads back */

static uint8_t fm1_p33_read(uint32_t a) { return sim_p33[a & 0x3FFu]; }
static void fm1_p33_write(uint32_t a, uint8_t d) { sim_p33[a & 0x3FFu] = d; }
static void fm1_p33_or(uint32_t a, uint8_t d) { sim_p33[a & 0x3FFu] |= d; }
static void fm1_p33_and(uint32_t a, uint8_t d) { sim_p33[a & 0x3FFu] &= d; }

/* the supply (firmware/hal/fm1_sys.h fm1_charge_state, the same reads of the P33 copy: nothing written there = no 5 V, on the cell) */
static uint32_t fm1_charge_state(void)
{
    uint8_t ldo = fm1_p33_read(0xA1u), con = fm1_p33_read(0x1Au), rd = fm1_p33_read(0x19u);
    return !(ldo & 0x20u) ? 0u : (con & 1u) && !(rd & 1u) ? 2u : 1u;
}

static void fm1_wdt_arm(uint8_t t) { (void)t; }
static void fm1_wdt_feed(void) { sim_advance(10u * 24u); }
static void fm1_wdt_stop(void) {}

static struct {
    uint8_t p3_rst;      /* bit0 power-on, 1 VDDIO low, 2 WDT, 3 VCM, 4 long press, 5 1.2 V, 6 soft (P33) */
    uint32_t rst_src;    /* bit5 soft (PWR_CON) */
    uint8_t wdt_con;     /* as found at boot */
} fm1_boot;

static void fm1_reset_reason(void)                /* every simulator start is a power-on */
{
    fm1_boot.p3_rst = 1;
    fm1_boot.rst_src = 0;
    fm1_boot.wdt_con = 0;
}

static void fm1_reboot(void) { sim_stop(SIM_ST_REBOOT); }
static void fm1_enter_uboot(void) { sim_stop(SIM_ST_UBOOT); }
FM1_INLINE void fm1_core_reset(void) { sim_stop(SIM_ST_REBOOT); }
FM1_INLINE void fm1_enter_update(const uint8_t *parm) { (void)parm; sim_stop(SIM_ST_UBOOT); }
FM1_INLINE void fm1_updata_parm_clear(void) {}
FM1_INLINE void fm1_mailbox_clear(void) {}

/* no debug reads of the machine's memory in the simulator */
static int fm1_mem_readable(uint32_t a, uint32_t n) { (void)a; (void)n; return 0; }
FM1_INLINE uint8_t fm1_peek8(uint32_t a) { (void)a; return 0; }
