// Seed: 1490166822
module module_0 ();
endmodule
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input tri id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wor id_8,
    input wor id_9,
    input wor id_10
    , id_15,
    input wand id_11,
    input tri0 module_1,
    output tri id_13
);
  logic id_16;
  module_0 modCall_1 ();
  always @(-id_8 or negedge -1) begin : LABEL_0
    if (1) id_15 = 1'b0 == id_8;
  end
  assign id_16 = -1 >= id_12;
  initial begin : LABEL_1
    assume (1);
    wait (id_12);
  end
endmodule
