/dts-v1/;

/ {
	model = "MT6833";
	compatible = "mediatek,MT6833";
	interrupt-parent = <0x1>;
	#address-cells = <0x2>;
	#size-cells = <0x2>;

	mt6360_pmu_dts {
		status = "ok";
		mt6360,intr_gpio_num = <0x3>;
		mt6360,intr_gpio = <0x2 0x3 0x0>;
		interrupt-controller;
		#interrupt-cells = <0x2>;
		phandle = <0x3>;

		adc {
			compatible = "mediatek,mt6360_pmu_adc";
			interrupt-parent = <0x3>;
			interrupts = <0x29 0x0 0x2b 0x0 0x2c 0x0>;
			interrupt-names = "bat_ovp_adc_evt", "adc_wakeup_evt", "adc_donei";
			#io-channel-cells = <0x1>;
			phandle = <0x4>;
		};

		chg {
			compatible = "mediatek,mt6360_pmu_chg";
			interrupt-parent = <0x3>;
			interrupts = <0x4 0x0 0x6 0x0 0x7 0x0 0x9 0x0 0xc 0x0 0xd 0x0 0xe 0x0 0xf 0x0 0x1b 0x0 0x1d 0x0 0x20 0x0 0x23 0x0 0x28 0x0 0x30 0x0 0x3c 0x0>;
			interrupt-names = "chg_treg_evt", "chg_mivr_evt", "pwr_rdy_evt", "chg_batsysuv_evt", "chg_vsysuv_evt", "chg_vsysov_evt", "chg_vbatov_evt", "chg_vbusov_evt", "chg_tmri", "chg_adpbadi", "chg_aiccmeasl", "wdtmri", "pumpx_donei", "attachi", "chrdet_ext_evt";
			io-channels = <0x4 0x0 0x4 0x1 0x4 0x3 0x4 0x4 0x4 0x5 0x4 0x6 0x4 0x8 0x4 0xa>;
			io-channel-names = "USBID", "VBUSDIV5", "VSYS", "VBAT", "IBUS", "IBAT", "TEMP_JC", "TS";
			chg_name = "primary_chg";
			ichg = <0x1e8480>;
			aicr = <0x7a120>;
			mivr = <0x432380>;
			cv = <0x426030>;
			ieoc = <0x30d40>;
			safety_timer = <0xc>;
			ircmp_resistor = <0x61a8>;
			ircmp_vclamp = <0x7d00>;
			en_te = <0x1>;
			en_wdt = <0x1>;
			en_otg_wdt = <0x1>;
			aicc_once = <0x1>;
			post_aicc = <0x1>;
			batoc_notify = <0x0>;
		};

		fled {
			compatible = "mediatek,mt6360_pmu_fled";
			interrupt-parent = <0x3>;
			interrupts = <0xb 0x0 0x4a 0x0 0x4b 0x0 0x4e 0x0 0x4f 0x0>;
			interrupt-names = "fled_chg_vinovp_evt", "fled_tx_evt", "fled_lvf_evt", "fled2_short_evt", "fled1_short_evt";
			fled_vmid_track = <0x0>;
			fled_strb_tout = <0x4e0>;
			fled1_tor_cur = <0x927c>;
			fled1_strb_cur = <0xb71b0>;
			fled2_tor_cur = <0x927c>;
			fled2_strb_cur = <0xc3500>;
		};

		rgbled {
			compatible = "mediatek,mt6360_pmu_rgbled";
			mt,led_name = "mt6360_pmu_led1", "mt6360_pmu_led2", "mt6360_pmu_led3", "mt6360_pmu_led4";
			mt,led_default_trigger = "cc_mode", "cc_mode", "cc_mode", "none";
		};

		core {
			compatible = "mediatek,mt6360_pmu_core";
			interrupt-parent = <0x3>;
			interrupts = <0x41 0x0 0x42 0x0 0x43 0x0 0x44 0x0 0x45 0x0 0x46 0x0 0x47 0x0>;
			interrupt-names = "ap_wdtrst_evt", "en_evt", "qonb_rst_evt", "mrstb_evt", "otp_evt", "vddaov_evt", "sysuv_evt";
			mren = <0x1>;
			apwdtrst_en = <0x1>;
			cc_open_sel = <0x3>;
			i2c_cc_open_tsel = <0x1>;
			ldo5_otp_en = <0x0>;
		};
	};

	mt6360_pmic_dts {
		status = "ok";
		interrupt-parent = <0x3>;
		interrupts = <0x60 0x0 0x64 0x0 0x65 0x0 0x66 0x0 0x68 0x0 0x6c 0x0 0x6d 0x0 0x6e 0x0 0x76 0x0 0x77 0x0 0x7e 0x0 0x7f 0x0>;
		interrupt-names = "buck1_pgb_evt", "buck1_oc_evt", "buck1_ov_evt", "buck1_uv_evt", "buck2_pgb_evt", "buck2_oc_evt", "buck2_ov_evt", "buck2_uv_evt", "ldo6_oc_evt", "ldo7_oc_evt", "ldo6_pgb_evt", "ldo7_pgb_evt";
		pwr_off_seq = <0x6040002>;
		phandle = <0xa1>;

		buck1 {
			regulator-compatible = "BUCK1";
			regulator-name = "VMDLA";
			regulator-min-microvolt = <0x493e0>;
			regulator-max-microvolt = <0x13d620>;
			regulator-always-on;
		};

		buck2 {
			regulator-compatible = "BUCK2";
			regulator-name = "VDRAM1";
			regulator-min-microvolt = <0x493e0>;
			regulator-max-microvolt = <0x13d620>;
		};

		ldo6 {
			regulator-compatible = "LDO6";
			regulator-name = "VMDDR";
			regulator-min-microvolt = <0x7a120>;
			regulator-max-microvolt = <0x200b20>;
			regulator-always-on;
		};

		ldo7 {
			regulator-compatible = "LDO7";
			regulator-name = "VDRAM2";
			regulator-min-microvolt = <0x7a120>;
			regulator-max-microvolt = <0x200b20>;
			regulator-always-on;
		};
	};

	mt6360_ldo_dts {
		status = "ok";
		interrupt-parent = <0x3>;
		interrupts = <0x71 0x0 0x72 0x0 0x73 0x0 0x75 0x0 0x79 0x0 0x7a 0x0 0x7b 0x0 0x7d 0x0>;
		interrupt-names = "ldo1_oc_evt", "ldo2_oc_evt", "ldo3_oc_evt", "ldo5_oc_evt", "ldo1_pgb_evt", "ldo2_pgb_evt", "ldo3_pgb_evt", "ldo5_pgb_evt";
		phandle = <0xa2>;

		ldo1 {
			regulator-compatible = "LDO1";
			regulator-name = "VFP";
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x36ee80>;
			phandle = <0xa3>;
		};

		ldo2 {
			regulator-compatible = "LDO2";
			regulator-name = "VTP";
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x36ee80>;
			phandle = <0xa4>;
		};

		ldo3 {
			regulator-compatible = "LDO3";
			regulator-name = "VMC";
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x36ee80>;
			phandle = <0xa0>;
		};

		ldo5 {
			regulator-compatible = "LDO5";
			regulator-name = "VMCH";
			regulator-min-microvolt = <0x2932e0>;
			regulator-max-microvolt = <0x36ee80>;
			phandle = <0x9f>;
		};
	};

	chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram vmalloc=400M slub_debug=OFZPU swiotlb=noforce initcall_debug=1 firmware_class.path=/vendor/firmware loglevel=8 androidboot.hardware=mt6833 page_owner=on loop.max_part=7";
		kaslr-seed = <0x0 0x0>;
		phandle = <0xa5>;
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			cpu-idle-states = <0x5 0x6 0x7 0x8>;
			phandle = <0xb>;
		};

		cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x100>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			cpu-idle-states = <0x5 0x6 0x7 0x8>;
			phandle = <0xc>;
		};

		cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x200>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			cpu-idle-states = <0x5 0x6 0x7 0x8>;
			phandle = <0xd>;
		};

		cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x300>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			cpu-idle-states = <0x5 0x6 0x7 0x8>;
			phandle = <0xe>;
		};

		cpu@004 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x400>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			cpu-idle-states = <0x5 0x6 0x7 0x8>;
			phandle = <0xf>;
		};

		cpu@005 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x500>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			cpu-idle-states = <0x5 0x6 0x7 0x8>;
			phandle = <0x10>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x600>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			cpu-idle-states = <0x9 0xa 0x7 0x8>;
			phandle = <0x11>;
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x700>;
			enable-method = "psci";
			clock-frequency = <0x77359400>;
			cpu-idle-states = <0x9 0xa 0x7 0x8>;
			phandle = <0x12>;
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0xb>;
				};

				core1 {
					cpu = <0xc>;
				};

				core2 {
					cpu = <0xd>;
				};

				core3 {
					cpu = <0xe>;
				};

				core4 {
					cpu = <0xf>;
				};

				core5 {
					cpu = <0x10>;
				};

				doe {
					phandle = <0xa6>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x11>;
				};

				core1 {
					cpu = <0x12>;
				};

				doe {
					phandle = <0xa7>;
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";

			cpuoff_l {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x10001>;
				local-timer-stop;
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				min-residency-us = <0x640>;
				phandle = <0x5>;
			};

			cpuoff_b {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x10001>;
				local-timer-stop;
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				min-residency-us = <0x578>;
				phandle = <0x9>;
			};

			clusteroff_l {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010001>;
				local-timer-stop;
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				min-residency-us = <0x834>;
				phandle = <0x6>;
			};

			clusteroff_b {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010001>;
				local-timer-stop;
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				min-residency-us = <0x76c>;
				phandle = <0xa>;
			};

			mcusysoff {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010002>;
				local-timer-stop;
				entry-latency-us = <0x12c>;
				exit-latency-us = <0x4b0>;
				min-residency-us = <0xa28>;
				phandle = <0x7>;
			};

			s2idle {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010100>;
				local-timer-stop;
				entry-latency-us = <0x1f4>;
				exit-latency-us = <0x578>;
				min-residency-us = <0xffffffff>;
				phandle = <0x8>;
			};
		};
	};

	mcucfg_mp0_counter {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg_mp0_counter_base = <0x13>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	aliases {
		ovl0 = "/disp_ovl0@14005000";
		ovl3 = "/disp_ovl0_2l@14006000";
		rdma0 = "/disp_rdma0@14007000";
		dsi0 = "/dsi@14013000";
		ccorr0 = "/disp_ccorr0@1400b000";
	};

	disp_leds {
		compatible = "mediatek,disp-leds";

		backlight {
			label = "lcd-backlight";
			max-brightness = <0x7ff>;
			led-bits = <0xb>;
			trans-bits = <0xb>;
			default-state = "on";
		};
	};

	pwmleds {
		compatible = "mediatek,pwm-leds";

		backlight {
			label = "lcd-backlight";
			pwms = <0x14 0x0 0x99d9>;
			max-brightness = <0xff>;
			led-bits = <0x8>;
			pwm-names = "lcd-backlight";
		};
	};

	mtk_lpm {
		compatible = "mediatek,mtk-lpm";
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;
		suspend-method = "s2idle";
		cpupm-method = "mcu";
		irq-remain = <0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e>;
		resource-ctrl = <0x1f 0x20 0x21 0x22 0x23>;
		constraints = <0x24 0x25 0x26>;
		phandle = <0xa8>;

		cpupm-sysram@0011b000 {
			compatible = "mediatek,cpupm-sysram";
			reg = <0x0 0x11b000 0x0 0x500>;
			phandle = <0xa9>;
		};

		lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			reg = <0x0 0x11b500 0x0 0x300>;
			phandle = <0xaa>;
		};

		irq-remain-list {

			edge_keypad {
				target = <0x27>;
				value = <0x1 0x0 0x0 0x4>;
				phandle = <0x15>;
			};

			edge_mdwdt {
				target = <0x28>;
				value = <0x1 0x0 0x80000000 0x2000000>;
				phandle = <0x16>;
			};

			level_mali0 {
				target = <0x29>;
				value = <0x0 0x0 0x0 0x0>;
				phandle = <0x17>;
			};

			level_mali1 {
				target = <0x29>;
				value = <0x0 0x1 0x0 0x0>;
				phandle = <0x18>;
			};

			level_mali2 {
				target = <0x29>;
				value = <0x0 0x2 0x0 0x0>;
				phandle = <0x19>;
			};

			level_mali3 {
				target = <0x29>;
				value = <0x0 0x3 0x0 0x0>;
				phandle = <0x1a>;
			};

			level_mali4 {
				target = <0x29>;
				value = <0x0 0x4 0x0 0x0>;
				phandle = <0x1b>;
			};

			level_i2c0 {
				target = <0x2a>;
				value = <0x0 0x4 0x0 0x0>;
				phandle = <0x1c>;
			};

			level_cam1 {
				target = <0x2b>;
				value = <0x0 0x0 0x0 0x0>;
				phandle = <0x1d>;
			};

			level_cam2 {
				target = <0x2c>;
				value = <0x0 0x1 0x0 0x0>;
				phandle = <0x1e>;
			};
		};

		resource-ctrl-list {

			bus26m {
				id = <0x0>;
				value = <0x0>;
				phandle = <0x1f>;
			};

			infra {
				id = <0x1>;
				value = <0x0>;
				phandle = <0x20>;
			};

			syspll {
				id = <0x2>;
				value = <0x0>;
				phandle = <0x21>;
			};

			dram_s0 {
				id = <0x3>;
				value = <0x0>;
				phandle = <0x22>;
			};

			dram_s1 {
				id = <0x4>;
				value = <0x0>;
				phandle = <0x23>;
			};
		};

		constraint-list {

			rc_bus26m {
				id = <0x0>;
				value = <0x1>;
				phandle = <0x24>;
			};

			rc_syspll {
				id = <0x1>;
				value = <0x1>;
				phandle = <0x25>;
			};

			rc_dram {
				id = <0x2>;
				value = <0x1>;
				phandle = <0x26>;
			};
		};
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x7 0x4>;
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		interrupts = <0x0 0x12 0x4>;
		cpus = <0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x3e605000>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;
		phandle = <0xab>;

		reserve-memory-ssmr {
			compatible = "mediatek,reserve-memory-ssmr";
			no-map;
			size = <0x0 0x1000>;
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0xc0000000 0x4 0x0>;
		};

		zmc-default {
			compatible = "mediatek,zone_movable_cma";
			size = <0x0 0x35000000>;
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0xc0000000 0x4 0x0>;
		};

		reserve-memory-scp_share {
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x0 0x320000>;
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x50000000 0x0 0x40000000>;
		};

		reserve-memory-sspm_share {
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			status = "okay";
			size = <0x0 0x510000>;
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
		};

		reserve-memory-mcupm_share {
			compatible = "mediatek,reserve-memory-mcupm_share";
			no-map;
			status = "okay";
			size = <0x0 0x610000>;
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
		};

		ion-carveout-heap {
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x0 0xc000>;
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
		};

		consys-reserve-memory {
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x0 0x500000>;
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
		};

		wifi-reserve-memory {
			compatible = "shared-dma-pool";
			no-map;
			size = <0x0 0x600000>;
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			phandle = <0x48>;
		};
	};

	cache_parity {
		compatible = "mediatek,cache_parity";
		version = <0x2>;
		err_level = <0x0>;
		interrupts = <0x0 0x1 0x4 0x0 0x2 0x4 0x0 0x3 0x4 0x0 0x4 0x4 0x0 0x5 0x4 0x0 0x6 0x4 0x0 0x7 0x4 0x0 0x8 0x4 0x0 0x0 0x4>;
	};

	bus_parity {
		compatible = "mediatek,mt6885-bus-parity";
		reg = <0x0 0xc538800 0x0 0x20 0x0 0xc538820 0x0 0x20 0x0 0xc538840 0x0 0x20 0x0 0xc538860 0x0 0x40 0x0 0xc5388a0 0x0 0x30 0x0 0xc5388d0 0x0 0x30 0x0 0x10001780 0x0 0x14 0x0 0x10001794 0x0 0x14 0x0 0x100017a8 0x0 0x14 0x0 0x100017bc 0x0 0x8 0x0 0xc53a39c 0x0 0x4>;
		interrupts = <0x0 0x1f 0x4 0x0 0xb1 0x4>;
		interrupt-names = "mcu-bus-parity", "infra-bus-parity";
		mcu-names = "MST_CCIM0", "MST_CCIM1", "MST_INTAXI", "SLV_1TO2", "SLV_L3C", "SLV_GIC";
		infra-names = "MCU2EMI_M0", "MCU2EMI_M1", "MCU2IFR_REG", "INF_L3C2MCU";
		mcu-types = <0x0 0x0 0x0 0x1 0x1 0x1>;
		infra-types = <0x1 0x1 0x1 0x0>;
		mcu-data-len = <0x4 0x4 0x2 0x4 0x2 0x2>;
	};

	qos@0011bb00 {
		compatible = "mediatek,qos-2.0";
		reg = <0x0 0x11bb00 0x0 0x100>;
	};

	interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <0x3>;
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		#redistributor-regions = <0x1>;
		interrupt-parent = <0x1>;
		interrupt-controller;
		reg = <0x0 0xc000000 0x0 0x40000 0x0 0xc040000 0x0 0x200000>;
		interrupts = <0x1 0x9 0x4>;
		phandle = <0x1>;
	};

	spmtwam@10006000 {
		compatible = "mediatek,spmtwam";
		reg = <0x0 0x10006000 0x0 0x1000>;
		interrupts = <0x0 0xde 0x4>;
		spm_twam_con = <0x990>;
		spm_twam_window_len = <0x994>;
		spm_twam_idle_sel = <0x998>;
		spm_irq_mask = <0xb4>;
		spm_irq_sta = <0x128>;
		spm_twam_last_sta0 = <0x1d0>;
		spm_twam_last_sta1 = <0x1d4>;
		spm_twam_last_sta2 = <0x1d8>;
		spm_twam_last_sta3 = <0x1dc>;
		phandle = <0xac>;
	};

	clkitg {
		compatible = "simple-bus";
		status = "okay";
		phandle = <0xad>;

		bring-up {
			compatible = "mediatek,clk-bring-up";
			clocks = <0x2d>;
		};
	};

	clocks {

		clk_null {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x0>;
			phandle = <0xae>;
		};

		clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			phandle = <0x2d>;
		};

		clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0xc65d40>;
			phandle = <0x3d>;
		};

		clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x7d00>;
			phandle = <0xaf>;
		};
	};

	mcupm@0c540000 {
		compatible = "mediatek,mcupm";
		reg = <0x0 0xc540000 0x0 0x22000 0x0 0xc55fb00 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fba0 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fc40 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fce0 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fd80 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fe20 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fec0 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55ff60 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4>;
		reg-names = "mcupm_base", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_send", "mbox0_recv", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_send", "mbox1_recv", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_send", "mbox2_recv", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_send", "mbox3_recv", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_send", "mbox4_recv", "mbox5_base", "mbox5_set", "mbox5_clr", "mbox5_send", "mbox5_recv", "mbox6_base", "mbox6_set", "mbox6_clr", "mbox6_send", "mbox6_recv", "mbox7_base", "mbox7_set", "mbox7_clr", "mbox7_send", "mbox7_recv";
		interrupts = <0x0 0x21 0x4 0x0 0x22 0x4 0x0 0x23 0x4 0x0 0x24 0x4 0x0 0x25 0x4 0x0 0x26 0x4 0x0 0x27 0x4 0x0 0x28 0x4>;
		interrupt-names = "mbox0", "mbox1", "mbox2", "mbox3", "mbox4", "mbox5", "mbox6", "mbox7";
		phandle = <0xb0>;
	};

	topckgen@10000000 {
		compatible = "mediatek,topckgen", "mediatek,mt6833-topckgen", "syscon";
		reg = <0x0 0x10000000 0x0 0x1000>;
		#clock-cells = <0x1>;
		phandle = <0x30>;
	};

	dcm@10001000 {
		compatible = "mediatek,mt6833-dcm";
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10002000 0x0 0x1000 0x0 0x10022000 0x0 0x1000 0x0 0xc530000 0x0 0x5000 0x0 0xc538000 0x0 0x5000 0x0 0xc53a800 0x0 0x1000 0x0 0xc53c000 0x0 0x1000>;
		reg-names = "infracfg_ao", "infracfg_ao_mem", "infra_ao_bcrm", "mcusys_par_wrap", "mp_cpusys_top", "cpccfg_reg", "mcusys_cfg_reg";
		mcu_disable = <0x0>;
		infra_disable = <0x0>;
		phandle = <0xb1>;
	};

	infracfg_ao@10001000 {
		compatible = "mediatek,infracfg_ao", "mediatek,mt6833-infracfg_ao", "syscon";
		reg = <0x0 0x10001000 0x0 0x1000>;
		#clock-cells = <0x1>;
		phandle = <0x2f>;
	};

	scpsys@10001000 {
		compatible = "mediatek,scpsys", "mediatek,mt6833-scpsys", "syscon";
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x10215000 0x0 0x1000>;
		#clock-cells = <0x1>;
		phandle = <0x32>;
	};

	scp_infra@10001000 {
		compatible = "mediatek,scp_infra", "syscon";
		reg = <0x0 0x10001000 0x0 0x1000>;
		#clock-cells = <0x1>;
		phandle = <0xb2>;
	};

	mt6359_gauge {
		compatible = "mediatek,mt6359_gauge";
		gauge_name = "gauge";
		alias_name = "MT6359";
	};

	gauge_timer {
		compatible = "mediatek,gauge_timer_service";
	};

	battery {
		compatible = "mediatek,bat_gm30";
		io-channels = <0x2e 0x4>;
		io-channel-names = "batteryID-channel";
		DIFFERENCE_FULLOCV_ITH = <0xc8>;
		SHUTDOWN_1_TIME = <0x5>;
		KEEP_100_PERCENT = <0x1>;
		R_FG_VALUE = <0x5>;
		EMBEDDED_SEL = <0x0>;
		PMIC_SHUTDOWN_CURRENT = <0x14>;
		FG_METER_RESISTANCE = <0x64>;
		CAR_TUNE_VALUE = <0x64>;
		PMIC_MIN_VOL = <0x82dc>;
		POWERON_SYSTEM_IBOOT = <0x1f4>;
		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
		TEMPERATURE_T0 = <0x32>;
		TEMPERATURE_T1 = <0x19>;
		TEMPERATURE_T2 = <0xa>;
		TEMPERATURE_T3 = <0x0>;
		TEMPERATURE_T4 = <0xfffffff6>;
		g_FG_PSEUDO100_T0 = <0x64>;
		g_FG_PSEUDO100_T1 = <0x64>;
		g_FG_PSEUDO100_T2 = <0x62>;
		g_FG_PSEUDO100_T3 = <0x64>;
		g_FG_PSEUDO100_T4 = <0x64>;
		Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
		COM_FG_METER_RESISTANCE = <0x64>;
		COM_R_FG_VALUE = <0x0>;
		enable_tmp_intr_suspend = <0x0>;
		ACTIVE_TABLE = <0x0>;
		MULTI_TEMP_GAUGE0 = <0x1>;
		battery0_profile_t0_num = <0x64>;
		battery0_profile_t0_col = <0x3>;
		battery0_profile_t0 = <0x0 0xac08 0x28a 0x1fe 0xab91 0x28a 0x3fc 0xab21 0x28a 0x5f9 0xaab8 0x28a 0x7f7 0xaa4e 0x28a 0x9f5 0xa9e2 0x28a 0xbf3 0xa97b 0x28c 0xdf1 0xa90d 0x2a2 0xfee 0xa896 0x28f 0x11ec 0xa826 0x29a 0x13ea 0xa7b2 0x2a3 0x15e8 0xa738 0x29a 0x17e6 0xa6bb 0x28a 0x19e3 0xa644 0x28b 0x1be1 0xa5cf 0x2a0 0x1ddf 0xa551 0x2a3 0x1fdd 0xa4d7 0x295 0x21db 0xa460 0x295 0x23d8 0xa3e6 0x29c 0x25d6 0xa368 0x28a 0x27d4 0xa2f1 0x28a 0x29d2 0xa283 0x29f 0x2bd0 0xa20d 0x2a3 0x2dcd 0xa196 0x2a3 0x2fcb 0xa123 0x2a3 0x31c9 0xa0b3 0x2a3 0x33c7 0xa03c 0x2a3 0x35c5 0x9fce 0x2a3 0x37c2 0x9f67 0x2b6 0x39c0 0x9efb 0x2ac 0x3bbe 0x9e91 0x2af 0x3dbc 0x9e2b 0x2bc 0x3fba 0x9dc5 0x2bc 0x41b7 0x9d60 0x2bd 0x43b5 0x9d02 0x2d2 0x45b3 0x9ca5 0x2e7 0x47b1 0x9c47 0x2ee 0x49af 0x9bea 0x2f9 0x4bac 0x9b8c 0x307 0x4daa 0x9b2e 0x30a 0x4fa8 0x9ac8 0x31f 0x51a6 0x9a53 0x320 0x53a4 0x99bc 0x2df 0x55a1 0x992a 0x2a3 0x579f 0x98b3 0x293 0x599d 0x985a 0x2a3 0x5b9b 0x980d 0x2a2 0x5d99 0x97c1 0x28c 0x5f96 0x977c 0x28a 0x6194 0x9738 0x28a 0x6392 0x96f9 0x28a 0x6590 0x96c0 0x28a 0x678d 0x968c 0x28a 0x698b 0x9650 0x28a 0x6b89 0x961d 0x28a 0x6d87 0x95ea 0x28a 0x6f85 0x95bd 0x298 0x7182 0x958e 0x299 0x7380 0x955e 0x28a 0x757e 0x9533 0x28a 0x777c 0x9509 0x28a 0x797a 0x94e6 0x29e 0x7b77 0x94be 0x2a3 0x7d75 0x9498 0x2a3 0x7f73 0x9476 0x2ac 0x8171 0x9454 0x2bc 0x836f 0x9432 0x2bd 0x856c 0x9410 0x2d2 0x876a 0x93e0 0x2c3 0x8968 0x939c 0x29f 0x8b66 0x9350 0x28a 0x8d64 0x930b 0x291 0x8f61 0x92d8 0x2a0 0x915f 0x92a5 0x28b 0x935d 0x9272 0x28a 0x955b 0x9246 0x29b 0x9759 0x9217 0x296 0x9956 0x91eb 0x293 0x9b54 0x91c7 0x2a3 0x9d52 0x919c 0x2a5 0x9f50 0x9169 0x2ba 0xa14e 0x9126 0x2a9 0xa34b 0x90e2 0x2a3 0xa549 0x90a3 0x2af 0xa747 0x905e 0x2b4 0xa945 0x900e 0x29a 0xab43 0x8fd4 0x272 0xad40 0x8fd4 0x29d 0xaf3e 0x8fc6 0x2a3 0xb13c 0x8fba 0x2ce 0xb33a 0x8fa9 0x303 0xb538 0x8f7a 0x320 0xb735 0x8ef9 0x314 0xb933 0x8d9d 0x2bf 0xbb31 0x8ba5 0x2e5 0xbd2f 0x8910 0x31f 0xbf2d 0x856a 0x39d 0xc12a 0x7e79 0xa71 0xc328 0x7237 0xc33 0xc526 0x712a 0x9f6>;
		battery0_profile_t1_num = <0x64>;
		battery0_profile_t1_col = <0x3>;
		battery0_profile_t1 = <0x0 0xac58 0x352 0x1fe 0xabea 0x352 0x3fc 0xab82 0x352 0x5f9 0xab22 0x360 0x7f7 0xaac0 0x36b 0x9f5 0xaa58 0x365 0xbf3 0xa9ea 0x352 0xdf1 0xa984 0x352 0xfee 0xa916 0x366 0x11ec 0xa8a1 0x35b 0x13ea 0xa82a 0x352 0x15e8 0xa7b4 0x352 0x17e6 0xa73b 0x34d 0x19e3 0xa6bc 0x33a 0x1be1 0xa647 0x34f 0x1ddf 0xa5c9 0x340 0x1fdd 0xa54f 0x339 0x21db 0xa4d8 0x344 0x23d8 0xa45e 0x34b 0x25d6 0xa3e0 0x33c 0x27d4 0xa369 0x351 0x29d2 0xa2f2 0x33d 0x2bd0 0xa27b 0x339 0x2dcd 0xa20a 0x353 0x2fcb 0xa197 0x362 0x31c9 0xa123 0x358 0x33c7 0xa0b4 0x369 0x35c5 0xa03d 0x354 0x37c2 0x9fd5 0x379 0x39c0 0x9f69 0x384 0x3bbe 0x9efa 0x384 0x3dbc 0x9e8f 0x384 0x3fba 0x9e2b 0x38d 0x41b7 0x9dcd 0x3b6 0x43b5 0x9d5f 0x3b6 0x45b3 0x9cff 0x3c8 0x47b1 0x9ca1 0x3ec 0x49af 0x9c3f 0x401 0x4bac 0x9bdc 0x408 0x4daa 0x9b7e 0x41d 0x4fa8 0x9b18 0x432 0x51a6 0x9aab 0x433 0x53a4 0x9a2a 0x402 0x55a1 0x9998 0x3a9 0x579f 0x990d 0x359 0x599d 0x989c 0x334 0x5b9b 0x983f 0x320 0x5d99 0x97f3 0x320 0x5f96 0x97a6 0x30d 0x6194 0x9766 0x316 0x6392 0x972b 0x320 0x6590 0x96ec 0x319 0x678d 0x96ab 0x307 0x698b 0x9678 0x307 0x6b89 0x9645 0x31c 0x6d87 0x9612 0x30f 0x6f85 0x95df 0x307 0x7182 0x95b0 0x311 0x7380 0x9586 0x320 0x757e 0x955b 0x320 0x777c 0x9531 0x320 0x797a 0x950e 0x334 0x7b77 0x94e6 0x329 0x7d75 0x94c0 0x32c 0x7f73 0x94a2 0x342 0x8171 0x9486 0x352 0x836f 0x9464 0x352 0x856c 0x9442 0x352 0x876a 0x9421 0x352 0x8968 0x93ff 0x352 0x8b66 0x93d9 0x347 0x8d64 0x93ae 0x339 0x8f61 0x9384 0x339 0x915f 0x9359 0x339 0x935d 0x9326 0x310 0x955b 0x92f4 0x2f6 0x9759 0x92c6 0x2fb 0x9956 0x929b 0x307 0x9b54 0x9275 0x30d 0x9d52 0x925a 0x320 0x9f50 0x9230 0x320 0xa14e 0x91f6 0x320 0xa34b 0x91b4 0x320 0xa549 0x9175 0x314 0xa747 0x9139 0x317 0xa945 0x90f7 0x335 0xab43 0x909b 0x320 0xad40 0x9070 0x320 0xaf3e 0x905c 0x320 0xb13c 0x9050 0x32e 0xb33a 0x9044 0x343 0xb538 0x9030 0x366 0xb735 0x900d 0x3a0 0xb933 0x8faf 0x3b5 0xbb31 0x8e54 0x379 0xbd2f 0x8c63 0x38c 0xbf2d 0x89c0 0x3cf 0xc12a 0x85ec 0x461 0xc328 0x7f06 0x998 0xc526 0x7206 0xc35>;
		battery0_profile_t2_num = <0x64>;
		battery0_profile_t2_col = <0x3>;
		battery0_profile_t2 = <0x0 0xac94 0x4e2 0x1fe 0xac1d 0x4e2 0x3fc 0xabad 0x4f3 0x5f9 0xab4a 0x509 0x7f7 0xaae4 0x50a 0x9f5 0xaa78 0x501 0xbf3 0xaa12 0x514 0xdf1 0xa9ac 0x514 0xfee 0xa936 0x500 0x11ec 0xa8c6 0x50b 0x13ea 0xa852 0x514 0x15e8 0xa7d8 0x50b 0x17e6 0xa75b 0x500 0x19e3 0xa6e3 0x513 0x1be1 0xa666 0x4fe 0x1ddf 0xa5ee 0x4fb 0x1fdd 0xa571 0x4fb 0x21db 0xa4f6 0x4fb 0x23d8 0xa47c 0x4fb 0x25d6 0xa3fe 0x4fe 0x27d4 0xa387 0x513 0x29d2 0xa310 0x514 0x2bd0 0xa299 0x514 0x2dcd 0xa222 0x514 0x2fcb 0xa1ab 0x514 0x31c9 0xa137 0x51a 0x33c7 0xa0c8 0x52d 0x35c5 0xa051 0x52d 0x37c2 0x9fe1 0x540 0x39c0 0x9f73 0x546 0x3bbe 0x9f0e 0x55e 0x3dbc 0x9ead 0x588 0x3fba 0x9e46 0x5ae 0x41b7 0x9dd7 0x5c4 0x43b5 0x9d69 0x5d9 0x45b3 0x9d01 0x5ee 0x47b1 0x9c9b 0x5f5 0x49af 0x9c3a 0x5f5 0x4bac 0x9bda 0x5fc 0x4daa 0x9b72 0x60b 0x4fa8 0x9b04 0x5f6 0x51a6 0x9a8f 0x5e1 0x53a4 0x9a0c 0x59b 0x55a1 0x9984 0x546 0x579f 0x9903 0x4fa 0x599d 0x9892 0x4c4 0x5b9b 0x9835 0x4b0 0x5d99 0x97e0 0x4b0 0x5f96 0x979a 0x4b0 0x6194 0x9756 0x4b0 0x6392 0x9712 0x4b0 0x6590 0x96d4 0x4b0 0x678d 0x969e 0x4ac 0x698b 0x965a 0x497 0x6b89 0x9627 0x4ac 0x6d87 0x95f4 0x4b0 0x6f85 0x95c7 0x4b0 0x7182 0x9598 0x4b0 0x7380 0x9568 0x4b6 0x757e 0x953d 0x4c9 0x777c 0x9513 0x4c9 0x797a 0x94f0 0x4dd 0x7b77 0x94c8 0x4d2 0x7d75 0x94a2 0x4d5 0x7f73 0x9480 0x4eb 0x8171 0x945e 0x4f6 0x836f 0x943d 0x4e3 0x856c 0x9423 0x4f8 0x876a 0x9403 0x4fb 0x8968 0x93e7 0x4fb 0x8b66 0x93c9 0x4f0 0x8d64 0x93ac 0x4e9 0x8f61 0x9399 0x4fb 0x915f 0x9377 0x4fb 0x935d 0x9355 0x4e6 0x955b 0x932c 0x4d1 0x9759 0x9302 0x4c9 0x9956 0x92d7 0x4d2 0x9b54 0x92af 0x4e8 0x9d52 0x928c 0x4fd 0x9f50 0x9262 0x512 0xa14e 0x9220 0x527 0xa34b 0x91dc 0x53d 0xa549 0x919d 0x552 0xa747 0x915e 0x567 0xa945 0x9117 0x581 0xab43 0x90c2 0x5ab 0xad40 0x907e 0x5c0 0xaf3e 0x905e 0x5e7 0xb13c 0x9045 0x612 0xb33a 0x9030 0x651 0xb538 0x9019 0x6ad 0xb735 0x8ff0 0x723 0xb933 0x8f9b 0x7e2 0xbb31 0x8e8a 0x84f 0xbd2f 0x8cb7 0x8fa 0xbf2d 0x8a1a 0xa35 0xc12a 0x8651 0xcfb 0xc328 0x7fe6 0x14c0 0xc526 0x727e 0xce4>;
		battery0_profile_t3_num = <0x64>;
		battery0_profile_t3_col = <0x3>;
		battery0_profile_t3 = <0x0 0xaca8 0x94c 0x1fe 0xac18 0x948 0x3fc 0xaba3 0x958 0x5f9 0xab35 0x960 0x7f7 0xaaca 0x960 0x9f5 0xaa64 0x960 0xbf3 0xa9fd 0x95b 0xdf1 0xa98f 0x931 0xfee 0xa920 0x91a 0x11ec 0xa8ab 0x8f5 0x13ea 0xa839 0x8d7 0x15e8 0xa7c8 0x8c1 0x17e6 0xa74f 0x8a2 0x19e3 0xa6d0 0x865 0x1be1 0xa65b 0x850 0x1ddf 0xa5e4 0x83b 0x1fdd 0xa56d 0x842 0x21db 0xa4f2 0x838 0x23d8 0xa475 0x814 0x25d6 0xa3fe 0x805 0x27d4 0xa387 0x81a 0x29d2 0xa310 0x806 0x2bd0 0xa299 0x802 0x2dcd 0xa222 0x802 0x2fcb 0xa1af 0x80b 0x31c9 0xa13f 0x81b 0x33c7 0xa0c8 0x81d 0x35c5 0xa05a 0x832 0x37c2 0x9feb 0x834 0x39c0 0x9f7d 0x834 0x3bbe 0x9f13 0x84c 0x3dbc 0x9eaa 0x86e 0x3fba 0x9e3c 0x883 0x41b7 0x9dcd 0x898 0x43b5 0x9d56 0x898 0x45b3 0x9ce6 0x898 0x47b1 0x9c78 0x88a 0x49af 0x9c09 0x86a 0x4bac 0x9b9e 0x846 0x4daa 0x9b36 0x831 0x4fa8 0x9ac8 0x81c 0x51a6 0x9a53 0x7f3 0x53a4 0x99d6 0x7b8 0x55a1 0x995c 0x778 0x579f 0x98e8 0x739 0x599d 0x987e 0x6fe 0x5b9b 0x9821 0x6d7 0x5d99 0x97d5 0x6ed 0x5f96 0x9788 0x6dc 0x6194 0x9742 0x6d6 0x6392 0x96fe 0x6d6 0x6590 0x96bd 0x6d6 0x678d 0x9682 0x6d2 0x698b 0x9646 0x6bd 0x6b89 0x9613 0x6d2 0x6d87 0x95e0 0x6e7 0x6f85 0x95ad 0x6ef 0x7182 0x957e 0x6ef 0x7380 0x9551 0x6ef 0x757e 0x951f 0x6ef 0x777c 0x94f5 0x6ef 0x797a 0x94d2 0x703 0x7b77 0x94aa 0x708 0x7d75 0x9484 0x708 0x7f73 0x9462 0x708 0x8171 0x9440 0x708 0x836f 0x941f 0x709 0x856c 0x9405 0x71e 0x876a 0x93ec 0x721 0x8968 0x93d3 0x721 0x8b66 0x93c2 0x72c 0x8d64 0x93b4 0x73a 0x8f61 0x939b 0x73d 0x915f 0x938a 0x752 0x935d 0x9369 0x768 0x955b 0x9347 0x76c 0x9759 0x9320 0x779 0x9956 0x92f5 0x798 0x9b54 0x92cb 0x7c2 0x9d52 0x929f 0x7ed 0x9f50 0x9263 0x817 0xa14e 0x9230 0x868 0xa34b 0x91ea 0x89e 0xa549 0x91a2 0x8e0 0xa747 0x915e 0x93d 0xa945 0x9115 0x99f 0xab43 0x90b9 0x9e0 0xad40 0x907d 0xa60 0xaf3e 0x9050 0xaf1 0xb13c 0x902b 0xb86 0xb33a 0x9009 0xc44 0xb538 0x8fe5 0xd56 0xb735 0x8fb2 0xec9 0xb933 0x8f4c 0x1071 0xbb31 0x8e5b 0x1258 0xbd2f 0x8caf 0x14ad 0xbf2d 0x8a42 0x18e9 0xc12a 0x86cb 0x221e 0xc328 0x81de 0x2e1b 0xc526 0x76e8 0x1851>;
		battery0_profile_t4_num = <0x64>;
		battery0_profile_t4_col = <0x3>;
		battery0_profile_t4 = <0x0 0xac94 0x5dc 0x1fe 0xac26 0x5dc 0x3fc 0xab94 0xd71 0x5f9 0xab01 0x10ce 0x7f7 0xaa7c 0x10e5 0x9f5 0xaa03 0x10d2 0xbf3 0xa984 0x1095 0xdf1 0xa90d 0x106b 0xfee 0xa896 0x1040 0x11ec 0xa81f 0x1026 0x13ea 0xa7a4 0x1011 0x15e8 0xa728 0xff3 0x17e6 0xa6b1 0xfd2 0x19e3 0xa639 0xfd0 0x1be1 0xa5bc 0xfa6 0x1ddf 0xa544 0xf8e 0x1fdd 0xa4cd 0xf79 0x21db 0xa456 0xf4e 0x23d8 0xa3df 0xf1c 0x25d6 0xa368 0xf04 0x27d4 0xa2f1 0xed9 0x29d2 0xa27a 0xec3 0x2bd0 0xa20a 0xeae 0x2dcd 0xa19c 0xe99 0x2fcb 0xa129 0xe84 0x31c9 0xa0b5 0xe6e 0x33c7 0xa047 0xe5b 0x35c5 0x9fe1 0xe5b 0x37c2 0x9f73 0xe5b 0x39c0 0x9f0b 0xe7a 0x3bbe 0x9e9c 0xe8d 0x3dbc 0x9e22 0xe85 0x3fba 0x9da2 0xe67 0x41b7 0x9d23 0xe28 0x43b5 0x9cac 0xe13 0x45b3 0x9c35 0xdda 0x47b1 0x9bbe 0xd9a 0x49af 0x9b4f 0xd6f 0x4bac 0x9aea 0xd5a 0x4daa 0x9a81 0xd3c 0x4fa8 0x9a0a 0xce7 0x51a6 0x999d 0xce4 0x53a4 0x992f 0xcb3 0x55a1 0x98c6 0xc8c 0x579f 0x9863 0xc6e 0x599d 0x9808 0xc4e 0x5b9b 0x97b3 0xc4e 0x5d99 0x9767 0xc4e 0x5f96 0x971a 0xc4e 0x6194 0x96d4 0xc4e 0x6392 0x9695 0xc59 0x6590 0x9659 0xc6e 0x678d 0x961e 0xc7c 0x698b 0x95e2 0xc67 0x6b89 0x95af 0xca7 0x6d87 0x957c 0xcb2 0x6f85 0x954f 0xccd 0x7182 0x9520 0xcee 0x7380 0x94f0 0xd03 0x757e 0x94c6 0xd18 0x777c 0x94a4 0xd2e 0x797a 0x9482 0xd43 0x7b77 0x9460 0xd58 0x7d75 0x9443 0xd7a 0x7f73 0x942a 0xda4 0x8171 0x9412 0xdd4 0x836f 0x9401 0xe12 0x856c 0x93f0 0xe3d 0x876a 0x93df 0xe8b 0x8968 0x93ce 0xeee 0x8b66 0x93b9 0xf58 0x8d64 0x93a0 0xfc9 0x8f61 0x9386 0x104c 0x915f 0x936d 0x10e1 0x935d 0x934b 0x1161 0x955b 0x9329 0x1202 0x9759 0x9302 0x12b9 0x9956 0x92d4 0x136f 0x9b54 0x929e 0x1419 0x9d52 0x9263 0x14ca 0x9f50 0x9227 0x15c9 0xa14e 0x91e4 0x16b4 0xa34b 0x91a0 0x179e 0xa549 0x9158 0x189f 0xa747 0x910b 0x19b4 0xa945 0x90c0 0x1ad5 0xab43 0x907d 0x1c29 0xad40 0x9041 0x1da8 0xaf3e 0x900d 0x1f6e 0xb13c 0x8fdf 0x2189 0xb33a 0x8fad 0x241a 0xb538 0x8f69 0x274c 0xb735 0x8f07 0x2b47 0xb933 0x8e55 0x3041 0xbb31 0x8d27 0x373b 0xbd2f 0x8b90 0x40c2 0xbf2d 0x8981 0x462d 0xc12a 0x865f 0x3ec1 0xc328 0x8408 0x38d6 0xc526 0x8408 0x38d6>;
		battery1_profile_t0_num = <0x64>;
		battery1_profile_t0_col = <0x3>;
		battery1_profile_t0 = <0x0 0xac30 0x28a 0x1fd 0xab97 0x28a 0x3fa 0xab21 0x279 0x5f7 0xaab9 0x27f 0x7f4 0xaa4f 0x28a 0x9f1 0xa9e1 0x284 0xbee 0xa972 0x273 0xdeb 0xa904 0x288 0xfe8 0xa88e 0x276 0x11e5 0xa817 0x281 0x13e2 0xa7a0 0x28a 0x15df 0xa72a 0x292 0x17dc 0xa6b1 0x29e 0x19d9 0xa62f 0x28a 0x1bd6 0xa5b0 0x28a 0x1dd3 0xa538 0x29d 0x1fd0 0xa4bc 0x294 0x21cd 0xa441 0x295 0x23ca 0xa3c7 0x29c 0x25c7 0xa349 0x28d 0x27c4 0xa2d2 0x2a3 0x29c1 0xa25c 0x2a3 0x2bbe 0xa1e5 0x2a3 0x2dbb 0xa16e 0x2a3 0x2fb8 0xa0f7 0x2a3 0x31b5 0xa083 0x2a3 0x33b2 0xa015 0x2a3 0x35af 0x9fa6 0x2a3 0x37ac 0x9f38 0x2a3 0x39a9 0x9eca 0x2a3 0x3ba6 0x9e60 0x2af 0x3da3 0x9dfa 0x2bc 0x3fa0 0x9d94 0x2bc 0x419d 0x9d2f 0x2bc 0x439a 0x9cc7 0x2bc 0x4597 0x9c68 0x2ce 0x4794 0x9c0b 0x2d5 0x4991 0x9bae 0x2e0 0x4b8e 0x9b50 0x2f5 0x4d8b 0x9af3 0x30a 0x4f88 0x9a96 0x31f 0x5185 0x9a18 0x2f7 0x5382 0x9985 0x2cd 0x557f 0x98fb 0x2a2 0x577c 0x988a 0x28a 0x5979 0x9831 0x28a 0x5b76 0x97e6 0x28b 0x5d73 0x97a2 0x2a1 0x5f70 0x9756 0x290 0x616d 0x9716 0x28a 0x6369 0x96db 0x28a 0x6566 0x96a2 0x291 0x6763 0x966e 0x29f 0x6960 0x9632 0x28a 0x6b5d 0x95ff 0x28a 0x6d5a 0x95cd 0x28a 0x6f57 0x959f 0x297 0x7154 0x9570 0x299 0x7351 0x953f 0x28a 0x754e 0x9516 0x28d 0x774b 0x94f4 0x2a2 0x7948 0x94ca 0x2a3 0x7b45 0x94a6 0x2b3 0x7d42 0x9484 0x2bc 0x7f3f 0x9462 0x2c5 0x813c 0x9440 0x2d5 0x8339 0x941e 0x2d4 0x8536 0x93f4 0x2bf 0x8733 0x93c9 0x2ce 0x8930 0x9382 0x2a9 0x8b2d 0x9331 0x28a 0x8d2a 0x92ed 0x28a 0x8f27 0x92bc 0x28d 0x9124 0x9291 0x2a2 0x9321 0x925e 0x2a3 0x951e 0x922c 0x292 0x971b 0x91fe 0x297 0x9918 0x91d7 0x2a3 0x9b15 0x91b3 0x2a3 0x9d12 0x9188 0x2a3 0x9f0f 0x9155 0x2a3 0xa10c 0x9113 0x2a3 0xa309 0x90cf 0x2a3 0xa506 0x9090 0x2af 0xa703 0x904b 0x2ac 0xa900 0x8ffc 0x286 0xaafd 0x8fca 0x272 0xacfa 0x8fc1 0x287 0xaef7 0x8fb9 0x29c 0xb0f4 0x8fab 0x2bf 0xb2f1 0x8f96 0x2f4 0xb4ee 0x8f67 0x319 0xb6eb 0x8eea 0x301 0xb8e8 0x8da0 0x2d7 0xbae5 0x8bab 0x2e9 0xbce2 0x891d 0x330 0xbedf 0x857e 0x3b7 0xc0dc 0x7ef5 0xba9 0xc2d9 0x7322 0xe65 0xc4d6 0x70b2 0x87f>;
		battery1_profile_t1_num = <0x64>;
		battery1_profile_t1_col = <0x3>;
		battery1_profile_t1 = <0x0 0xac44 0x33e 0x1fd 0xabde 0x33a 0x3fa 0xab78 0x339 0x5f7 0xab13 0x339 0x7f4 0xaaad 0x339 0x9f1 0xaa45 0x339 0xbee 0xa9d6 0x337 0xdeb 0xa968 0x322 0xfe8 0xa8fa 0x334 0x11e5 0xa885 0x339 0x13e2 0xa80e 0x339 0x15df 0xa794 0x339 0x17dc 0xa715 0x335 0x19d9 0xa696 0x320 0x1bd6 0xa617 0x320 0x1dd3 0xa59f 0x332 0x1fd0 0xa522 0x32b 0x21cd 0xa4a7 0x32b 0x23ca 0xa42d 0x339 0x25c7 0xa3ad 0x339 0x27c4 0xa336 0x339 0x29c1 0xa2b7 0x339 0x2bbe 0xa246 0x34a 0x2dbb 0xa1d2 0x352 0x2fb8 0xa15b 0x352 0x31b5 0xa0e5 0x352 0x33b2 0xa06f 0x352 0x35af 0xa000 0x352 0x37ac 0x9f92 0x365 0x39a9 0x9f24 0x36b 0x3ba6 0x9eba 0x377 0x3da3 0x9e51 0x384 0x3fa0 0x9de4 0x388 0x419d 0x9d7f 0x39d 0x439a 0x9d19 0x39d 0x4597 0x9cb3 0x3af 0x4794 0x9c53 0x3c4 0x4991 0x9bf6 0x3d9 0x4b8e 0x9b98 0x3ee 0x4d8b 0x9b3a 0x404 0x4f88 0x9ad4 0x419 0x5185 0x9a5e 0x3f2 0x5382 0x99db 0x3b8 0x557f 0x9958 0x384 0x577c 0x98dc 0x351 0x5979 0x986b 0x31b 0x5b76 0x980e 0x307 0x5d73 0x97c2 0x307 0x5f70 0x977d 0x307 0x616d 0x9739 0x307 0x6369 0x96fe 0x312 0x6566 0x96c6 0x319 0x6763 0x9684 0x307 0x6960 0x9651 0x307 0x6b5d 0x961e 0x307 0x6d5a 0x95f1 0x318 0x6f57 0x95c2 0x313 0x7154 0x9593 0x311 0x7351 0x9568 0x320 0x754e 0x953e 0x320 0x774b 0x9513 0x320 0x7948 0x94f1 0x334 0x7b45 0x94cf 0x339 0x7d42 0x94ad 0x345 0x7f3f 0x948b 0x352 0x813c 0x9469 0x352 0x8339 0x9447 0x352 0x8536 0x9425 0x352 0x8733 0x940a 0x352 0x8930 0x93eb 0x352 0x8b2d 0x93c5 0x348 0x8d2a 0x939d 0x339 0x8f27 0x937a 0x336 0x9124 0x9350 0x321 0x9321 0x931d 0x320 0x951e 0x92f1 0x320 0x971b 0x92c2 0x307 0x9918 0x9296 0x2f7 0x9b15 0x9274 0x30c 0x9d12 0x9251 0x320 0x9f0f 0x9227 0x320 0xa10c 0x91f5 0x320 0xa309 0x91b6 0x320 0xa506 0x9173 0x315 0xa703 0x9132 0x316 0xa900 0x90f1 0x332 0xaafd 0x9093 0x308 0xacfa 0x9068 0x307 0xaef7 0x9059 0x318 0xb0f4 0x904b 0x32e 0xb2f1 0x903e 0x34d 0xb4ee 0x902e 0x371 0xb6eb 0x9006 0x389 0xb8e8 0x8fb2 0x3b3 0xbae5 0x8e6f 0x37b 0xbce2 0x8c89 0x38b 0xbedf 0x89f3 0x3ce 0xc0dc 0x863d 0x455 0xc2d9 0x7fcf 0xa06 0xc4d6 0x7472 0x122a>;
		battery1_profile_t2_num = <0x64>;
		battery1_profile_t2_col = <0x3>;
		battery1_profile_t2 = <0x0 0xac9e 0x514 0x1fd 0xac30 0x514 0x3fa 0xabc1 0x514 0x5f7 0xab59 0x514 0x7f4 0xaaf3 0x514 0x9f1 0xaa8d 0x51a 0xbee 0xaa26 0x52d 0xdeb 0xa9b8 0x52d 0xfe8 0xa94a 0x52d 0x11e5 0xa8d5 0x52d 0x13e2 0xa85e 0x52d 0x15df 0xa7e4 0x52d 0x17dc 0xa765 0x529 0x19d9 0xa6e6 0x515 0x1bd6 0xa667 0x52a 0x1dd3 0xa5ed 0x52d 0x1fd0 0xa570 0x52d 0x21cd 0xa4f0 0x52d 0x23ca 0xa471 0x526 0x25c7 0xa3f3 0x517 0x27c4 0xa37c 0x52d 0x29c1 0xa306 0x542 0x2bbe 0xa288 0x535 0x2dbb 0xa213 0x53a 0x2fb8 0xa19e 0x546 0x31b5 0xa123 0x551 0x33b2 0xa0b4 0x576 0x35af 0xa03d 0x561 0x37ac 0x9fce 0x572 0x39a9 0x9f60 0x578 0x3ba6 0x9ef6 0x58f 0x3da3 0x9e8d 0x5b2 0x3fa0 0x9e1f 0x5c7 0x419d 0x9db1 0x5dd 0x439a 0x9d4b 0x607 0x4597 0x9cde 0x60e 0x4794 0x9c75 0x60e 0x4991 0x9c14 0x60e 0x4b8e 0x9bb4 0x60e 0x4d8b 0x9b4d 0x60e 0x4f88 0x9adf 0x60e 0x5185 0x9a60 0x5d2 0x5382 0x99e1 0x5a3 0x557f 0x9962 0x560 0x577c 0x98e9 0x51c 0x5979 0x987f 0x4f6 0x5b76 0x9822 0x4e1 0x5d73 0x97cd 0x4cc 0x5f70 0x977f 0x4c9 0x616d 0x973e 0x4d8 0x6369 0x96fe 0x4d7 0x6566 0x96bd 0x4c9 0x6763 0x9683 0x4cd 0x6960 0x9650 0x4e2 0x6b5d 0x961d 0x4e2 0x6d5a 0x95e4 0x4e2 0x6f57 0x95b3 0x4e2 0x7154 0x9585 0x4e2 0x7351 0x9554 0x4e2 0x754e 0x952a 0x4e4 0x774b 0x94ff 0x4f9 0x7948 0x94dd 0x4fb 0x7b45 0x94bb 0x50b 0x7d42 0x9494 0x514 0x7f3f 0x946d 0x514 0x813c 0x944d 0x518 0x8339 0x9433 0x52d 0x8536 0x9411 0x52d 0x8733 0x93f6 0x52d 0x8930 0x93dd 0x52d 0x8b2d 0x93c4 0x52d 0x8d2a 0x93aa 0x52d 0x8f27 0x9391 0x52d 0x9124 0x9377 0x52d 0x9321 0x9356 0x519 0x951e 0x9334 0x514 0x971b 0x9308 0x507 0x9918 0x92dc 0x504 0x9b15 0x92b8 0x519 0x9d12 0x928d 0x52e 0x9f0f 0x9263 0x543 0xa10c 0x922a 0x559 0xa309 0x91e8 0x56e 0xa506 0x91a9 0x583 0xa703 0x916a 0x5a7 0xa900 0x9121 0x5dc 0xaafd 0x90c4 0x5dc 0xacfa 0x9088 0x5f1 0xaef7 0x9069 0x62a 0xb0f4 0x9055 0x669 0xb2f1 0x9040 0x6a9 0xb4ee 0x9024 0x6fb 0xb6eb 0x8ffc 0x781 0xb8e8 0x8fa8 0x840 0xbae5 0x8ec4 0x913 0xbce2 0x8d10 0x9d7 0xbedf 0x8a98 0xba2 0xc0dc 0x870c 0xfd0 0xc2d9 0x818b 0x1a00 0xc4d6 0x73f0 0x1081>;
		battery1_profile_t3_num = <0x64>;
		battery1_profile_t3_col = <0x3>;
		battery1_profile_t3 = <0x0 0xacc6 0x9c4 0x1fd 0xac3e 0x9c4 0x3fa 0xabc4 0x9c4 0x5f7 0xab59 0x9d2 0x7f4 0xaaf3 0x9dd 0x9f1 0xaa8d 0x9d1 0xbee 0xaa26 0x9ab 0xdeb 0xa9b8 0x9ab 0xfe8 0xa94a 0x984 0x11e5 0xa8d5 0x969 0x13e2 0xa85e 0x948 0x15df 0xa7e4 0x91d 0x17dc 0xa767 0x8f8 0x19d9 0xa6f0 0x8e3 0x1bd6 0xa679 0x8e3 0x1dd3 0xa5fb 0x8d1 0x1fd0 0xa57c 0x8ad 0x21cd 0xa501 0x8a3 0x23ca 0xa487 0x8aa 0x25c7 0xa407 0x898 0x27c4 0xa390 0x898 0x29c1 0xa311 0x898 0x2bbe 0xa2a0 0x898 0x2dbb 0xa22c 0x8a5 0x2fb8 0xa1b5 0x8b1 0x31b5 0xa13f 0x8b1 0x33b2 0xa0c8 0x8af 0x35af 0xa051 0x89a 0x37ac 0x9fe2 0x8ab 0x39a9 0x9f74 0x8b1 0x3ba6 0x9f0a 0x8c8 0x3da3 0x9ea1 0x8fb 0x3fa0 0x9e31 0x92a 0x419d 0x9dba 0x915 0x439a 0x9d44 0x915 0x4597 0x9cd4 0x915 0x4794 0x9c66 0x907 0x4991 0x9bf3 0x8de 0x4b8e 0x9b7f 0x89e 0x4d8b 0x9b11 0x863 0x4f88 0x9aa3 0x84e 0x5185 0x9a2c 0x825 0x5382 0x99b6 0x7fb 0x557f 0x9944 0x7d0 0x577c 0x98d9 0x7a6 0x5979 0x9875 0x77b 0x5b76 0x9818 0x754 0x5d73 0x97cc 0x769 0x5f70 0x9780 0x75a 0x616d 0x9733 0x744 0x6369 0x96f0 0x745 0x6566 0x96b4 0x753 0x6763 0x9679 0x753 0x6960 0x963e 0x753 0x6b5d 0x960a 0x768 0x6d5a 0x95d7 0x76c 0x6f57 0x95a4 0x76c 0x7154 0x9571 0x776 0x7351 0x9540 0x785 0x754e 0x9516 0x787 0x774b 0x94eb 0x79c 0x7948 0x94c9 0x79e 0x7b45 0x94a1 0x79e 0x7d42 0x947b 0x7aa 0x7f3f 0x9459 0x7b7 0x813c 0x9437 0x7b7 0x8339 0x9415 0x7b7 0x8536 0x93fc 0x7b7 0x8733 0x93db 0x7b7 0x8930 0x93ca 0x7d3 0x8b2d 0x93ba 0x7e9 0x8d2a 0x93a3 0x7e9 0x8f27 0x9392 0x7ef 0x9124 0x9381 0x819 0x9321 0x9368 0x82f 0x951e 0x9348 0x844 0x971b 0x9326 0x866 0x9918 0x9300 0x891 0x9b15 0x92d4 0x8bb 0x9d12 0x92a1 0x8e8 0x9f0f 0x9277 0x93d 0xa10c 0x923e 0x992 0xa309 0x91fc 0x9e7 0xa506 0x91b4 0xa3b 0xa703 0x916b 0xaa6 0xa900 0x9124 0xb34 0xaafd 0x90cf 0xb9e 0xacfa 0x908b 0xc1d 0xaef7 0x905c 0xccf 0xb0f4 0x9036 0xdc6 0xb2f1 0x9010 0xf04 0xb4ee 0x8fe3 0x108c 0xb6eb 0x8fab 0x1274 0xb8e8 0x8f45 0x1505 0xbae5 0x8e70 0x1870 0xbce2 0x8cfa 0x1d4b 0xbedf 0x8ac4 0x269a 0xc0dc 0x87cc 0x35d7 0xc2d9 0x838a 0x3791 0xc4d6 0x7eb8 0x2b8e>;
		battery1_profile_t4_num = <0x64>;
		battery1_profile_t4_col = <0x3>;
		battery1_profile_t4 = <0x0 0xaca8 0x73a 0x1fd 0xac3a 0x73a 0x3fa 0xaba9 0x1001 0x5f7 0xab1b 0x13b8 0x7f4 0xaa97 0x138d 0x9f1 0xaa1a 0x1363 0xbee 0xa9a3 0x1339 0xdeb 0xa923 0x130e 0xfe8 0xa8a4 0x12d0 0x11e5 0xa82b 0x12e0 0x13e2 0xa7b0 0x12e6 0x15df 0xa730 0x12c0 0x17dc 0xa6b1 0x128a 0x19d9 0xa632 0x1274 0x1bd6 0xa5b3 0x1249 0x1dd3 0xa533 0x120d 0x1fd0 0xa4ba 0x11f8 0x21cd 0xa43f 0x11d8 0x23ca 0xa3c2 0x119f 0x25c7 0xa349 0x117b 0x27c4 0xa2d2 0x117b 0x29c1 0xa264 0x1166 0x2bbe 0xa1ef 0x1140 0x2dbb 0xa178 0x1116 0x2fb8 0xa101 0x10f5 0x31b5 0xa08d 0x10da 0x33b2 0xa01f 0x10b3 0x35af 0x9fb0 0x10b3 0x37ac 0x9f4a 0x10c6 0x39a9 0x9ed8 0x10db 0x3ba6 0x9e5c 0x10ce 0x3da3 0x9ddd 0x10a3 0x3fa0 0x9d5e 0x1079 0x419d 0x9cde 0x104e 0x439a 0x9c5f 0x100f 0x4597 0x9be7 0xfcf 0x4794 0x9b76 0xf8f 0x4991 0x9b0b 0xf64 0x4b8e 0x9aa6 0xf48 0x4d8b 0x9a3f 0xf1e 0x4f88 0x99d1 0xef4 0x5185 0x9962 0xec9 0x5382 0x98fa 0xeaf 0x557f 0x989a 0xe9a 0x577c 0x9840 0xe8d 0x5979 0x97eb 0xe88 0x5b76 0x9796 0xe74 0x5d73 0x974a 0xe74 0x5f70 0x96fe 0xe74 0x616d 0x96bd 0xe91 0x6369 0x967d 0xea6 0x6566 0x963c 0xead 0x6763 0x9601 0xebf 0x6960 0x95c6 0xebf 0x6b5d 0x9592 0xee9 0x6d5a 0x955f 0xf02 0x6f57 0x9531 0xf40 0x7154 0x9507 0xf78 0x7351 0x94dc 0xf8d 0x754e 0x94b2 0xfa0 0x774b 0x9487 0xfa0 0x7948 0x9465 0xfb4 0x7b45 0x9443 0xfc9 0x7d42 0x942a 0x100e 0x7f3f 0x9416 0x1057 0x813c 0x93ff 0x1079 0x8339 0x93ee 0x10ce 0x8536 0x93dd 0x110d 0x8733 0x93cc 0x1183 0x8930 0x93bb 0x1202 0x8b2d 0x93a6 0x128c 0x8d2a 0x938c 0x1320 0x8f27 0x9373 0x13ba 0x9124 0x9359 0x1479 0x9321 0x9338 0x154c 0x951e 0x930f 0x1620 0x971b 0x92e5 0x171a 0x9918 0x92b7 0x181c 0x9b15 0x9284 0x1915 0x9d12 0x9250 0x1a41 0x9f0f 0x9215 0x1baa 0xa10c 0x91da 0x1d00 0xa309 0x9192 0x1e53 0xa506 0x914b 0x1fc8 0xa703 0x9107 0x2171 0xa900 0x90c4 0x2355 0xaafd 0x9089 0x2591 0xacfa 0x904d 0x280d 0xaef7 0x9019 0x2b34 0xb0f4 0x8fe5 0x2efa 0xb2f1 0x8fa6 0x334d 0xb4ee 0x8f52 0x37d8 0xb6eb 0x8ee8 0x3c1b 0xb8e8 0x8e58 0x4000 0xbae5 0x8d88 0x455c 0xbce2 0x8c60 0x4c6a 0xbedf 0x8a5b 0x48b6 0xc0dc 0x871e 0x4095 0xc2d9 0x871e 0x40a6 0xc4d6 0x871e 0x40a6>;
		g_PMIC_MIN_VOL_row = <0x4>;
		g_PMIC_MIN_VOL_col = <0xa>;
		g_PMIC_MIN_VOL = <0x6d60 0x6d60 0x6d60 0x6d60 0x6d60 0x6d60 0x6d60 0x6d60 0x82dc 0x82dc 0x82dc 0x82dc 0x7dc8 0x7dc8 0x7dc8 0x7dc8 0x7918 0x7918 0x7918 0x7918 0x7b0c 0x7b0c 0x7b0c 0x7b0c 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x79e0>;
		g_PON_SYS_IBOOT_row = <0x4>;
		g_PON_SYS_IBOOT_col = <0xa>;
		g_PON_SYS_IBOOT = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
		g_QMAX_SYS_VOL_row = <0x4>;
		g_QMAX_SYS_VOL_col = <0xa>;
		g_QMAX_SYS_VOL = <0x7fee 0x7fee 0x7fee 0x7fee 0x7fee 0x7fee 0x7fee 0x7fee 0x89f0 0x89f0 0x89f0 0x89f0 0x81bc 0x81bc 0x81bc 0x81bc 0x81bc 0x81bc 0x81bc 0x81bc 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020>;
		g_FG_PSEUDO100_row = <0x4>;
		g_FG_PSEUDO100_col = <0xa>;
		g_FG_PSEUDO100 = <0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		phandle = <0xb3>;
	};

	subpmic_pmu_eint {
		phandle = <0xb4>;
	};

	ufshci@11270000 {
		compatible = "mediatek,ufshci";
		reg = <0x0 0x11270000 0x0 0x2300>;
		interrupts = <0x0 0x69 0x4>;
		clocks = <0x2f 0x4c 0x2f 0x3d 0x2f 0x3f 0x2f 0x4d 0x30 0xc7 0x30 0x26 0x30 0x2>;
		clock-names = "ufs-clk", "ufs-unipro-clk", "ufs-mp-clk", "ufs-crypto-clk", "ufs-vendor-crypto-clk-mux", "ufs-vendor-crypto-normal-parent-clk", "ufs-vendor-crypto-perf-parent-clk";
		freq-table-hz = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		vcc-supply = <0x31>;
		vcc-fixed-regulator;
		lanes-per-direction = <0x2>;
		mediatek,auto-hibern8-timer = <0xa>;
		mediatek,spm-level = <0x3>;
		mediatek,rpm-enable = <0x1>;
		mediatek,rpm-autosuspend-delay = <0x7d0>;
		mediatek,rpm-level = <0x3>;
		mediatek,perf-crypto-vcore = <0x2>;
		phandle = <0xb5>;
	};

	usb_phy_tuning {
		compatible = "mediatek,phy_tuning";
		u2_vrt_ref_host = <0x5>;
		u2_term_ref_host = <0x5>;
		u2_enhance_host = <0x3>;
		u2_vrt_ref_dev = <0x7>;
		u2_term_ref_dev = <0x6>;
		u2_enhance_dev = <0x3>;
	};

	ufs_mphy@11fa0000 {
		compatible = "mediatek,ufs_mphy";
		reg = <0x0 0x11fa0000 0x0 0xc000>;
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0x0 0x10002000 0x0 0x1000>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg", "mediatek,mt6833-pericfg", "syscon";
		reg = <0x0 0x10003000 0x0 0x1000>;
		#clock-cells = <0x1>;
		phandle = <0x4a>;
	};

	bt@00000000 {
		compatible = "mediatek,bt";
		pm_qos_support = <0x1>;
		phandle = <0xb6>;
	};

	btif@1100c000 {
		compatible = "mediatek,btif";
		reg = <0x0 0x1100c000 0x0 0x1000 0x0 0x10217d80 0x0 0x80 0x0 0x10217e00 0x0 0x80>;
		interrupts = <0x0 0x9e 0x4 0x0 0x98 0x4 0x0 0x99 0x4>;
		clocks = <0x2f 0x1a 0x2f 0x72>;
		clock-names = "btifc", "apdmac";
	};

	consys@18002000 {
		compatible = "mediatek,mt6833-consys";
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		reg = <0x0 0x18002000 0x0 0x1000 0x0 0x10007000 0x0 0x100 0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x18007000 0x0 0x1000 0x0 0x180b1000 0x0 0x1000 0x0 0x180a3000 0x0 0x1000 0x0 0x180a5000 0x0 0x800 0x0 0x180c1000 0x0 0x1000 0x0 0x18004000 0x0 0x1000 0x0 0x1024c000 0x0 0x40 0x0 0x10003000 0x0 0x1000>;
		interrupts = <0x0 0x17a 0x4 0x0 0x4f 0x4 0x0 0x17b 0x4>;
		clocks = <0x32 0x1 0x2f 0x65>;
		clock-names = "conn", "ccif";
		phandle = <0xb7>;
	};

	auxadc@11001000 {
		compatible = "mediatek,mt6768-auxadc";
		reg = <0x0 0x11001000 0x0 0x1000>;
		interrupts = <0x0 0x40 0x1>;
		clocks = <0x2f 0x21>;
		clock-names = "main";
		#io-channel-cells = <0x1>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0xa>;
		mediatek,cali-oe-bit = <0x0>;
		mediatek,cali-efuse-index = <0x71>;
		phandle = <0x2e>;
	};

	iocfg_rb@11c30000 {
		compatible = "mediatek,iocfg_rb";
		reg = <0x0 0x11c30000 0x0 0x1000>;
		phandle = <0x34>;
	};

	iocfg_bm@11d10000 {
		compatible = "mediatek,iocfg_bm";
		reg = <0x0 0x11d10000 0x0 0x1000>;
		phandle = <0x35>;
	};

	iocfg_br@11d40000 {
		compatible = "mediatek,iocfg_br";
		reg = <0x0 0x11d40000 0x0 0x1000>;
		phandle = <0x36>;
	};

	iocfg_lm@11e20000 {
		compatible = "mediatek,iocfg_lm";
		reg = <0x0 0x11e20000 0x0 0x1000>;
		phandle = <0x37>;
	};

	iocfg_bl@11e60000 {
		compatible = "mediatek,iocfg_bl";
		reg = <0x0 0x11e60000 0x0 0x1000>;
		phandle = <0x38>;
	};

	iocfg_rt@11ea0000 {
		compatible = "mediatek,iocfg_rt";
		reg = <0x0 0x11ea0000 0x0 0x1000>;
		phandle = <0x39>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		reg = <0x0 0x10005000 0x0 0x1000>;
		phandle = <0x33>;
	};

	udi@10005000 {
		compatible = "mediatek,udi";
		reg = <0x0 0x10005000 0x0 0x1000>;
		udi_offset1 = <0x3f0>;
		udi_value1 = <0x44400000>;
		udi_offset2 = <0x400>;
		udi_value2 = <0x44>;
		ecc_debug = <0x1>;
		phandle = <0xb8>;
	};

	pinctrl {
		compatible = "mediatek,mt6833-pinctrl";
		reg_bases = <0x33 0x34 0x35 0x36 0x37 0x38 0x39>;
		reg_base_eint = <0x3a>;
		pins-are-numbered;
		gpio-controller;
		gpio-ranges = <0x2 0x0 0x0 0xc9>;
		#gpio-cells = <0x2>;
		interrupt-controller;
		#interrupt-cells = <0x2>;
		interrupts = <0x0 0xd4 0x4>;
		interrupt-parent = <0x1>;
		phandle = <0x2>;

		msdc0@default {
			phandle = <0x95>;

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_clk {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};
		};

		msdc0@hs400 {
			phandle = <0x96>;

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_clk {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};
		};

		msdc0@hs200 {
			phandle = <0x97>;

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_clk {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};
		};

		msdc0@register_default {
			cmd_edge = [00];
			rdata_edge = [00];
			wdata_edge = [00];
			phandle = <0x98>;
		};

		msdc1@default {
			phandle = <0x99>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@sdr104 {
			phandle = <0x9a>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@sdr50 {
			phandle = <0x9b>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@ddr50 {
			phandle = <0x9c>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@hs200 {
			phandle = <0x9d>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@register_default {
			cmd_edge = [00];
			rdata_edge = [00];
			wdata_edge = [00];
			phandle = <0x9e>;
		};

		aud_clk_mosi_off {
			phandle = <0x4d>;

			pins_cmd0_dat {
				pinmux = <0x9800>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd1_dat {
				pinmux = <0x9900>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_clk_mosi_on {
			phandle = <0x4e>;

			pins_cmd0_dat {
				pinmux = <0x9801>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd1_dat {
				pinmux = <0x9901>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_mosi_off {
			phandle = <0x4f>;

			pins_cmd1_dat {
				pinmux = <0x9a00>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0x9b00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_mosi_on {
			phandle = <0x50>;

			pins_cmd1_dat {
				pinmux = <0x9a01>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x9b01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso0_off {
			phandle = <0x51>;

			pins_cmd1_dat {
				pinmux = <0x9f00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_miso0_on {
			phandle = <0x52>;

			pins_cmd1_dat {
				pinmux = <0x9f01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso1_off {
			phandle = <0x53>;

			pins_cmd1_dat {
				pinmux = <0xa000>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_miso1_on {
			phandle = <0x54>;

			pins_cmd1_dat {
				pinmux = <0xa001>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		vow_dat_miso_off {
			phandle = <0x55>;

			pins_cmd1_dat {
				pinmux = <0x9f00>;
				input-enable;
				bias-pull-down;
			};
		};

		vow_dat_miso_on {
			phandle = <0x56>;

			pins_cmd1_dat {
				pinmux = <0x9f02>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		vow_clk_miso_off {
			phandle = <0x57>;

			pins_cmd3_dat {
				pinmux = <0xa000>;
				input-enable;
				bias-pull-down;
			};
		};

		vow_clk_miso_on {
			phandle = <0x58>;

			pins_cmd1_dat {
				pinmux = <0xa002>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_nle_mosi_off {
			phandle = <0x59>;

			pins_cmd1_dat {
				pinmux = <0x9e00>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0x9d00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_nle_mosi_on {
			phandle = <0x5a>;

			pins_cmd1_dat {
				pinmux = <0x9e01>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x9d01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0x5b>;

			pins_cmd1_dat {
				pinmux = <0x2a00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0x5c>;

			pins_cmd1_dat {
				pinmux = <0x2a01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0x5d>;
		};

		aud_gpio_i2s1_on {
			phandle = <0x5e>;
		};

		aud_gpio_i2s2_off {
			phandle = <0x5f>;
		};

		aud_gpio_i2s2_on {
			phandle = <0x60>;
		};

		aud_gpio_i2s3_off {
			phandle = <0x61>;

			pins_cmd1_dat {
				pinmux = <0x2800>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0x2900>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd3_dat {
				pinmux = <0x2b00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0x62>;

			pins_cmd1_dat {
				pinmux = <0x2801>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x2901>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd3_dat {
				pinmux = <0x2b01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s5_off {
			phandle = <0x63>;
		};

		aud_gpio_i2s5_on {
			phandle = <0x64>;
		};
	};

	sleep@10006000 {
		compatible = "mediatek,sleep", "syscon";
		reg = <0x0 0x10006000 0x0 0x1000>;
		interrupts = <0x0 0xde 0x4>;
		phandle = <0x4b>;
	};

	toprgu@10007000 {
		compatible = "mediatek,toprgu";
		reg = <0x0 0x10007000 0x0 0x1000>;
		interrupts = <0x0 0x1b1 0x4>;
		phandle = <0xb9>;
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		reg = <0x0 0x10008000 0x0 0x1000>;
		interrupts = <0x0 0xd3 0x4>;
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		reg = <0x0 0x1000a000 0x0 0x1000>;
		interrupts = <0x0 0xe6 0x4>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		reg = <0x0 0x1000b000 0x0 0x1000>;
		interrupts = <0x0 0xd4 0x4>;
		phandle = <0x3a>;
	};

	apmixed@1000c000 {
		compatible = "mediatek,mt6833-apmixedsys", "syscon";
		reg = <0x0 0x1000c000 0x0 0xe00>;
		#clock-cells = <0x1>;
		phandle = <0x49>;
	};

	fhctl-new@1000ce00 {
		compatible = "mediatek,mt6853-fhctl";
		reg = <0x0 0x1000ce00 0x0 0x200 0x0 0x1000c000 0x0 0xe00>;

		map0 {
			domain = "top";
			method = "fhctl-mcupm";

			armpll_ll {
				fh-id = <0x0>;
				pll-id = <0x0>;
				perms = <0x18>;
			};

			armpll_bl0 {
				fh-id = <0x1>;
				pll-id = <0x1>;
				perms = <0x18>;
			};

			armpll_bl1 {
				fh-id = <0x2>;
				pll-id = <0x2>;
				perms = <0x18>;
			};

			armpll_bl2 {
				fh-id = <0x3>;
				pll-id = <0x3>;
				perms = <0x18>;
			};

			npupll {
				fh-id = <0x4>;
				pll-id = <0x4>;
			};

			ccipll {
				fh-id = <0x5>;
				pll-id = <0x5>;
				perms = <0x18>;
			};

			mfgpll {
				fh-id = <0x6>;
				pll-id = <0x6>;
			};

			mpll {
				fh-id = <0x8>;
				pll-id = <0x8>;
			};

			mmpll {
				fh-id = <0x9>;
				pll-id = <0x9>;
			};

			mainpll {
				fh-id = <0xa>;
				pll-id = <0xa>;
			};

			msdcpll {
				fh-id = <0xb>;
				pll-id = <0xb>;
			};

			adsppll {
				fh-id = <0xc>;
				pll-id = <0xc>;
			};

			tvdpll {
				fh-id = <0xe>;
				pll-id = <0xe>;
			};
		};
	};

	pwrap@10026000 {
		compatible = "mediatek,mt6833-pwrap";
		reg = <0x0 0x10026000 0x0 0x1000 0x0 0x10028000 0x0 0x1000>;
		reg-names = "pwrap", "spi_mst";
		interrupts = <0x0 0xdc 0x4>;
		clocks = <0x2f 0x2 0x2f 0x1 0x30 0xb9 0x30 0x52>;
		clock-names = "spi", "wrap", "ulposc", "ulposc_osc";
		phandle = <0x3c>;

		mt6359-pmic {
			compatible = "mediatek,mt6359-pmic";
			interrupt-parent = <0x2>;
			interrupts = <0x76 0x4 0x76 0x0>;
			status = "okay";
			interrupt-controller;
			#interrupt-cells = <0x2>;
			mediatek,num-pmic-irqs = <0x91>;
			mediatek,pmic-irqs = <0x0 0x0 0x1 0x0 0x2 0x0 0x3 0x0 0x4 0x0 0x5 0x0 0x6 0x0 0x7 0x0 0x8 0x0 0x9 0x0 0x10 0x1 0x11 0x1 0x12 0x1 0x13 0x1 0x14 0x1 0x15 0x1 0x16 0x1 0x17 0x1 0x18 0x1 0x19 0x1 0x1a 0x1 0x1b 0x1 0x1c 0x1 0x1d 0x1 0x1e 0x1 0x1f 0x1 0x20 0x1 0x21 0x1 0x22 0x1 0x23 0x1 0x24 0x1 0x25 0x1 0x26 0x1 0x27 0x1 0x28 0x1 0x29 0x1 0x2a 0x1 0x2b 0x1 0x2c 0x1 0x2d 0x1 0x30 0x2 0x31 0x2 0x32 0x2 0x33 0x2 0x34 0x2 0x35 0x2 0x40 0x3 0x50 0x4 0x51 0x4 0x52 0x4 0x53 0x4 0x54 0x4 0x57 0x4 0x58 0x4 0x59 0x4 0x5b 0x4 0x5c 0x4 0x60 0x4 0x62 0x4 0x63 0x4 0x64 0x4 0x70 0x5 0x71 0x5 0x72 0x5 0x73 0x5 0x74 0x5 0x75 0x5 0x76 0x5 0x77 0x5 0x78 0x5 0x79 0x5 0x80 0x6 0x85 0x6 0x86 0x6 0x87 0x6 0x90 0x7>;
			interrupt-names = "vpu_oc", "vcore_oc", "vgpu11_oc", "vgpu12_oc", "vmodem_oc", "vproc1_oc", "vproc2_oc", "vs1_oc", "vs2_oc", "vpa_oc", "vfe28_oc", "vxo22_oc", "vrf18_oc", "vrf12_oc", "vefuse_oc", "vcn33_1_oc", "vcn33_2_oc", "vcn13_oc", "vcn18_oc", "va09_oc", "vcamio_oc", "va12_oc", "vaux18_oc", "vaud18_oc", "vio18_oc", "vsram_proc1_oc", "vsram_proc2_oc", "vsram_others_oc", "vsram_md_oc", "vemc_oc", "vsim1_oc", "vsim2_oc", "vusb_oc", "vrfck_oc", "vbbck_oc", "vbif28_oc", "vibr_oc", "vio28_oc", "vm18_oc", "vufs_oc", "pwrkey", "homekey", "pwrkey_r", "homekey_r", "ni_lbat_int", "chrdet_edge", "rtc", "fg_bat_h", "fg_bat_l", "fg_cur_h", "fg_cur_l", "fg_zcv", "fg_n_charge_l", "fg_iavg_h", "fg_iavg_l", "fg_discharge", "fg_charge", "baton_lv", "baton_bat_in", "baton_bat_out", "bif", "bat_h", "bat_l", "bat2_h", "bat2_l", "bat_temp_h", "bat_temp_l", "thr_h", "thr_l", "auxadc_imp", "nag_c_dltv", "audio", "accdet", "accdet_eint0", "accdet_eint1", "spi_cmd_alert";
			phandle = <0xba>;

			mt635x-ot-debug {
				compatible = "mediatek,mt635x-ot-debug";
				interrupts-extended = <0x3b 0x5 0x1>;
				phandle = <0xbb>;
			};

			pmic-oc-debug {
				compatible = "mediatek,pmic-oc-debug";
				phandle = <0xbc>;
			};

			mt-pmic {
				compatible = "mediatek,mt-pmic";
				interrupts = <0x30 0x4 0x32 0x4 0x31 0x4 0x33 0x4 0x70 0x4 0x71 0x4 0x52 0x4 0x53 0x4>;
				interrupt-names = "pwrkey", "pwrkey_r", "homekey", "homekey_r", "bat_h", "bat_l", "fg_cur_h", "fg_cur_l";
				phandle = <0xbd>;
			};

			mt635x-auxadc {
				compatible = "mediatek,mt6359-auxadc";
				#io-channel-cells = <0x1>;
				phandle = <0xbe>;

				batadc {
					channel = <0x0>;
					resistance-ratio = <0x7 0x2>;
					avg-num = <0x80>;
				};

				bat_temp {
					channel = <0x3>;
					resistance-ratio = <0x5 0x2>;
				};

				chip_temp {
					channel = <0x5>;
				};

				vcore_temp {
					channel = <0x6>;
				};

				vproc_temp {
					channel = <0x7>;
				};

				vgpu_temp {
					channel = <0x8>;
				};

				accdet {
					channel = <0x9>;
				};

				dcxo_volt {
					channel = <0xa>;
					resistance-ratio = <0x3 0x2>;
				};

				tsx_temp {
					channel = <0xb>;
					avg-num = <0x80>;
				};

				hpofs_cal {
					channel = <0xc>;
					avg-num = <0x100>;
				};

				dcxo_temp {
					channel = <0xd>;
					avg-num = <0x10>;
				};

				vbif {
					channel = <0xe>;
					resistance-ratio = <0x5 0x2>;
				};
			};

			mt6359regulator {
				compatible = "mediatek,mt6359p-regulator";
				interrupts = <0x0 0x4 0x1 0x4 0x2 0x4 0x4 0x4 0x5 0x4 0x6 0x4 0x7 0x4 0x8 0x4 0x9 0x4 0x10 0x4 0x11 0x4 0x12 0x4 0x13 0x4 0x14 0x4 0x15 0x4 0x16 0x4 0x17 0x4 0x18 0x4 0x19 0x4 0x1b 0x4 0x1c 0x4 0x1d 0x4 0x1e 0x4 0x1f 0x4 0x20 0x4 0x21 0x4 0x22 0x4 0x23 0x4 0x26 0x4 0x27 0x4 0x29 0x4 0x2b 0x4 0x2c 0x4 0x2d 0x4>;
				interrupt-names = "VPU", "VCORE", "VGPU11", "VMODEM", "VPROC1", "VPROC2", "VS1", "VS2", "VPA", "VFE28", "VXO22", "VRF18", "VRF12", "VEFUSE", "VCN33_1_BT", "VCN33_2_BT", "VCN13", "VCN18", "VA09", "VA12", "VAUX18", "VAUD18", "VIO18", "VSRAM_PROC1", "VSRAM_PROC2", "VSRAM_OTHERS", "VSRAM_MD", "VEMC", "VUSB", "VRFCK", "VBIF28", "VIO28", "VM18", "VUFS";
				phandle = <0xbf>;

				buck_vs1 {
					regulator-name = "vs1";
					regulator-min-microvolt = <0xc3500>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0x0>;
					phandle = <0xc0>;
				};

				buck_vgpu11 {
					regulator-name = "vgpu11";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x41>;
				};

				buck_vmodem {
					regulator-name = "vmodem";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0xc1>;
				};

				buck_vpu {
					regulator-name = "vpu";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0xc2>;
				};

				buck_vcore {
					regulator-name = "vcore";
					regulator-min-microvolt = <0x7b98a>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x70>;
				};

				buck_vs2 {
					regulator-name = "vs2";
					regulator-min-microvolt = <0xc3500>;
					regulator-max-microvolt = <0x186a00>;
					regulator-enable-ramp-delay = <0x0>;
					phandle = <0xc3>;
				};

				buck_vpa {
					regulator-name = "vpa";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-enable-ramp-delay = <0x12c>;
					phandle = <0xc4>;
				};

				buck_vproc2 {
					regulator-name = "vproc2";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x42>;
				};

				buck_vproc1 {
					regulator-name = "vproc1";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x69>;
				};

				ldo_vaud18 {
					compatible = "regulator-fixed";
					regulator-name = "vaud18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xc5>;
				};

				ldo_vsim1 {
					regulator-name = "vsim1";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xc6>;
				};

				ldo_vibr {
					regulator-name = "vibr";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xc7>;
				};

				ldo_vrf12 {
					regulator-name = "vrf12";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xc8>;
				};

				ldo_vusb {
					compatible = "regulator-fixed";
					regulator-name = "vusb";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0xc9>;
				};

				ldo_vsram_proc2 {
					regulator-name = "vsram_proc2";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x44>;
				};

				ldo_vio18 {
					regulator-name = "vio18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0xca>;
				};

				ldo_vcamio {
					regulator-name = "vcamio";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0xcb>;
				};

				ldo_vcn18 {
					compatible = "regulator-fixed";
					regulator-name = "vcn18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xcc>;
				};

				ldo_vfe28 {
					compatible = "regulator-fixed";
					regulator-name = "vfe28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0xcd>;
				};

				ldo_vcn13 {
					regulator-name = "vcn13";
					regulator-min-microvolt = <0x13d620>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xce>;
				};

				ldo_vcn33_1_bt {
					regulator-name = "vcn33_1_bt";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xcf>;
				};

				ldo_vcn33_1_wifi {
					regulator-name = "vcn33_1_wifi";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xd0>;
				};

				ldo_vaux18 {
					compatible = "regulator-fixed";
					regulator-name = "vaux18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xd1>;
				};

				ldo_vsram_others {
					regulator-name = "vsram_others";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xd2>;
				};

				ldo_vefuse {
					regulator-name = "vefuse";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xd3>;
				};

				ldo_vxo22 {
					regulator-name = "vxo22";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xd4>;
				};

				ldo_vrfck {
					regulator-name = "vrfck";
					regulator-min-microvolt = <0x12ebc0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xd5>;
				};

				ldo_vbif28 {
					compatible = "regulator-fixed";
					regulator-name = "vbif28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xd6>;
				};

				ldo_vio28 {
					regulator-name = "vio28";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0xd7>;
				};

				ldo_vemc {
					regulator-name = "vemc";
					regulator-min-microvolt = <0x2625a0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x31>;
				};

				ldo_vcn33_2_bt {
					regulator-name = "vcn33_2_bt";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xd8>;
				};

				ldo_vcn33_2_wifi {
					regulator-name = "vcn33_2_wifi";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xd9>;
				};

				ldo_va12 {
					regulator-name = "va12";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0xda>;
				};

				ldo_va09 {
					regulator-name = "va09";
					regulator-min-microvolt = <0xc3500>;
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0xdb>;
				};

				ldo_vrf18 {
					regulator-name = "vrf18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xdc>;
				};

				ldo_vsram_md {
					regulator-name = "vsram_md";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x6a>;
				};

				ldo_vufs {
					regulator-name = "vufs";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0xdd>;
				};

				ldo_vm18 {
					regulator-name = "vm18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0xde>;
				};

				ldo_vbbck {
					regulator-name = "vbbck";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xdf>;
				};

				ldo_vsram_proc1 {
					regulator-name = "vsram_proc1";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x43>;
				};

				ldo_vsim2 {
					regulator-name = "vsim2";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xe0>;
				};
			};

			mt6359_rtc {
				compatible = "mediatek,mt6359-rtc";
				interrupts = <0x40 0x0>;
				interrupt-names = "rtc";
				base = <0x580>;
				phandle = <0xe1>;
			};

			mt6359_misc {
				compatible = "mediatek,mt6359p-misc";
				base = <0x580>;
				phandle = <0xe2>;
			};
		};
	};

	pwraphal@10026000 {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x3c>;
		phandle = <0xe3>;
	};

	pwrap_mpu@10026000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x0 0x10026000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@1000e000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x1000e000 0x0 0x1000>;
	};

	srclken@1000f800 {
		compatible = "mediatek,srclken";
		reg = <0x0 0x1000f800 0x0 0x1000>;
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		reg = <0x0 0x10010000 0x0 0x1000>;
		interrupts = <0x0 0x4a 0x1>;
		phandle = <0x27>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x0 0x10011000 0x0 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		reg = <0x0 0x10012000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
		interrupts = <0x0 0xf9 0x4>;
		phandle = <0xe4>;
	};

	boot_dramboost {
		compatible = "mediatek,dvfsrc-boost";
		boost_opp = <0x0>;
		phandle = <0xe5>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x0 0x10013000 0x0 0x1000>;
	};

	dpmaif@10014000 {
		compatible = "mediatek,dpmaif";
		reg = <0x0 0x10014000 0x0 0x1000 0x0 0x1022d000 0x0 0x1000 0x0 0x1022c000 0x0 0x1000 0x0 0x1022e000 0x0 0x1000>;
		interrupts = <0x0 0xd1 0x4>;
		mediatek,dpmaif_capability = <0xe>;
		phandle = <0xe6>;
	};

	mddriver {
		compatible = "mediatek,mddriver";
		mediatek,mdhif_type = <0x6>;
		mediatek,md_id = <0x0>;
		mediatek,ap_plat_info = <0x1ab1>;
		mediatek,md_generation = <0x1899>;
		mediatek,cldma_capability = <0xe>;
		reg = <0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
		interrupts = <0x0 0x4e 0x1 0x0 0xc2 0x4 0x0 0xc3 0x4>;
		clocks = <0x32 0x0 0x2f 0x64 0x2f 0x36 0x2f 0x2c 0x2f 0x2f 0x2f 0x23 0x2f 0x24 0x2f 0x5b 0x2f 0x5c 0x2f 0x66 0x2f 0x59>;
		clock-names = "scp-sys-md1-main", "infra-dpmaif-clk", "infra-dpmaif-blk-clk", "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md", "infra-ccif4-md", "infra-ccif5-md";
		phandle = <0x28>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0xe7>;
	};

	md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channels = <0x2e 0x2>;
		io-channel-names = "md-channel";
		phandle = <0xe8>;
	};

	gpio_usage_mapping {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0xe9>;
	};

	md1_sim1_hot_plug_eint {
		phandle = <0xea>;
	};

	md1_sim2_hot_plug_eint {
		phandle = <0xeb>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x0 0x10014000 0x0 0x400>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x0 0x10014400 0x0 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014800 0x0 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014c00 0x0 0x400>;
	};

	devapc_mpu_ao@10015000 {
		compatible = "mediatek,devapc_mpu_ao";
		reg = <0x0 0x10015000 0x0 0x1000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x0 0x10016000 0x0 0x1000>;
	};

	sys_timer@10017000 {
		compatible = "mediatek,sys_timer";
		reg = <0x0 0x10017000 0x0 0x1000>;
		reg-names = "sys_timer_base";
		interrupts = <0x0 0xe9 0x4>;
		clocks = <0x3d>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x0 0x8000000 0x0 0x4 0x0 0x8000004 0x0 0x4 0x0 0x8000008 0x0 0x4 0x0 0x800000c 0x0 0x4>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0xd 0x4 0x1 0xe 0x4 0x1 0xb 0x4 0x1 0xa 0x4>;
		clock-frequency = <0xc65d40>;
		phandle = <0xec>;
	};

	dummy26m {
		compatible = "fixed-clock";
		clock-frequency = <0x18cba80>;
		phandle = <0xed>;
	};

	dma-controller@10217a80 {
		compatible = "mediatek,mt6577-uart-dma";
		reg = <0x0 0x10217a80 0x0 0x80 0x0 0x10217b00 0x0 0x80 0x0 0x10217b80 0x0 0x80 0x0 0x10217c00 0x0 0x80>;
		interrupts = <0x0 0x92 0x4 0x0 0x93 0x4 0x0 0x94 0x4 0x0 0x95 0x4>;
		clocks = <0x2f 0x72>;
		clock-names = "apdma";
		#dma-cells = <0x1>;
		dma-bits = <0x22>;
		phandle = <0x3e>;
	};

	serial@11002000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x0 0x11002000 0x0 0x1000>;
		interrupts = <0x0 0x6d 0x4>;
		clocks = <0x2d 0x2f 0x14>;
		clock-names = "baud", "bus";
		dmas = <0x3e 0x0 0x3e 0x1>;
		dma-names = "tx", "rx";
		phandle = <0xee>;
	};

	serial@11003000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x0 0x11003000 0x0 0x1000>;
		interrupts = <0x0 0x6e 0x4>;
		clocks = <0x2d 0x2f 0x15>;
		clock-names = "baud", "bus";
		dmas = <0x3e 0x2 0x3e 0x3>;
		dma-names = "tx", "rx";
		phandle = <0xef>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x0 0x10018000 0x0 0x1000>;
	};

	devapc_ao_md@10019000 {
		compatible = "mediatek,devapc_ao_md";
		reg = <0x0 0x10019000 0x0 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x0 0x1001a000 0x0 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x0 0x1001b000 0x0 0x1000>;
	};

	devapc_ao_mm@1001c000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0x0 0x1001c000 0x0 0x1000>;
	};

	sleep_sram@1001e000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x1001e000 0x0 0x4000>;
	};

	sleep_sram@1001f000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x1001f000 0x0 0x1000>;
	};

	sleep_sram@10020000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x10020000 0x0 0x1000>;
	};

	sleep_sram@10021000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x10021000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@10022000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x10022000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@10023000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x10023000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@10024000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x10024000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@10025000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x10025000 0x0 0x1000>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		reg = <0x0 0xc530000 0x0 0x10000>;
		phandle = <0x13>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x0 0x10204000 0x0 0x1000>;
		interrupts = <0x0 0x1f6 0x4>;
	};

	mcucfg@10200000 {
		compatible = "mediatek,mcucfg";
		reg = <0x0 0x10200000 0x0 0x1000>;
		interrupts = <0x0 0x0 0x4>;
	};

	mcucfg@10201000 {
		compatible = "mediatek,mcucfg";
		reg = <0x0 0x10201000 0x0 0x1000>;
		interrupts = <0x0 0x1 0x4>;
	};

	mcucfg@10202000 {
		compatible = "mediatek,mcucfg";
		reg = <0x0 0x10202000 0x0 0x1000>;
		interrupts = <0x0 0x2 0x4>;
	};

	mcucfg@10203000 {
		compatible = "mediatek,mcucfg";
		reg = <0x0 0x10203000 0x0 0x1000>;
		interrupts = <0x0 0x3 0x4>;
	};

	devapc@10207000 {
		compatible = "mediatek,mt6833-devapc";
		reg = <0x0 0x10207000 0x0 0x1000 0x0 0x10274000 0x0 0x1000 0x0 0x10275000 0x0 0x1000 0x0 0x11020000 0x0 0x1000 0x0 0x10030000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x10033000 0x0 0x1000 0x0 0x10c000 0x0 0x1000>;
		interrupts = <0x0 0xbb 0x4>;
		clocks = <0x2f 0x2b>;
		clock-names = "devapc-infra-clock";
	};

	hwrng {
		compatible = "mediatek,mt67xx-rng";
		phandle = <0xf0>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		reg = <0x0 0x10208000 0x0 0x1000 0x0 0x10001000 0x0 0x1000>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		interrupts = <0x0 0xc9 0x4>;
	};

	dbgtop@1000d000 {
		compatible = "mediatek,dbgtop";
		reg = <0x0 0x1000d000 0x0 0x1000>;
	};

	touch {
		compatible = "novatek,NVT-ts-spi";
		phandle = <0xf1>;
	};

	xiaomi_touch {
		compatible = "xiaomi-touch";
		status = "ok";
		touch,name = "xiaomi-touch";
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		reg = <0x0 0x10209000 0x0 0x1000>;
		interrupts = <0x0 0xc2 0x4>;
	};

	fingerprint {
		compatible = "mediatek,fpc1022_irq", "mediatek,goodix-fp";
		status = "okay";
		phandle = <0xf2>;
	};

	accdet {
		compatible = "mediatek,pmic-accdet";
		phandle = <0xf3>;
	};

	swtp {
		compatible = "mediatek, swtp-eint";
		swtp-gpio = <0x2 0x2d 0x0>;
		phandle = <0xf4>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x0 0x1020a000 0x0 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		reg = <0x0 0x1020b000 0x0 0x1000>;
		interrupts = <0x0 0xc4 0x4>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x0 0x1020c000 0x0 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x0 0x1020d000 0x0 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x0 0x1020e000 0x0 0x1000>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		reg = <0x0 0x1020f000 0x0 0x1000>;
		interrupts = <0x0 0xcf 0x4>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		reg = <0x0 0x10210000 0x0 0x1000>;
		interrupts = <0x0 0xd0 0x4>;
	};

	md2md_md1_ccif0@10211000 {
		compatible = "mediatek,md2md_md1_ccif0";
		reg = <0x0 0x10211000 0x0 0x1000>;
	};

	cq_dma@10212000 {
		compatible = "mediatek,mt-cqdma-v1";
		reg = <0x0 0x10212000 0x0 0x80 0x0 0x10212100 0x0 0x80 0x0 0x10212200 0x0 0x80 0x0 0x10212300 0x0 0x80>;
		interrupts = <0x0 0x9a 0x4 0x0 0x9b 0x4 0x0 0x9c 0x4 0x0 0x9d 0x4>;
		clocks = <0x2f 0x4b>;
		clock-names = "cqdma";
		nr_channel = <0x4>;
	};

	md2md_md2_ccif0@10213000 {
		compatible = "mediatek,md2md_md2_ccif0";
		reg = <0x0 0x10213000 0x0 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x0 0x10214000 0x0 0x1000>;
	};

	infra_bcrm@10215000 {
		compatible = "mediatek,infra_bcrm";
		reg = <0x0 0x10215000 0x0 0x1000>;
	};

	sub_infra_bcrm@10216000 {
		compatible = "mediatek,sub_infra_bcrm";
		reg = <0x0 0x10216000 0x0 0x1000>;
	};

	apdma@10217000 {
		compatible = "mediatek,apdma";
		reg = <0x0 0x10217000 0x0 0x1000>;
	};

	dbg_tracker2@10218000 {
		compatible = "mediatek,dbg_tracker2";
		reg = <0x0 0x10218000 0x0 0x1000>;
	};

	emicen@10219000 {
		compatible = "mediatek,mt6833-emicen", "mediatek,common-emicen";
		reg = <0x0 0x10219000 0x0 0x1000>;
		mediatek,emi-reg = <0x3f>;
		phandle = <0x40>;
	};

	emiisu {
		compatible = "mediatek,mt6833-emiisu", "mediatek,common-emiisu";
		ctrl_intf = <0x1>;
	};

	device_mpu_low@1021a000 {
		compatible = "mediatek,device_mpu_low";
		reg = <0x0 0x1021a000 0x0 0x1000>;
		prot-base = <0x0 0x40000000>;
		prot-size = <0x4 0x0>;
		page-size = <0x200000>;
		interrupts = <0x0 0xbc 0x4>;
	};

	infra_device_mpu@1021b000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x1021b000 0x0 0x1000>;
	};

	emimpu@10226000 {
		compatible = "mediatek,mt6833-emimpu", "mediatek,common-emimpu";
		reg = <0x0 0x10226000 0x0 0x1000>;
		mediatek,emi-reg = <0x40>;
		interrupts = <0x0 0xbd 0x4>;
		region_cnt = <0x20>;
		domain_cnt = <0x10>;
		addr_align = <0x10>;
		ap_region = <0x1f>;
		ap_apc = <0x0 0x5 0x5 0x5 0x2 0x0 0x6 0x5 0x0 0x0 0x5 0x0 0x0 0x0 0x5 0x5>;
		dump = <0x1f0 0x1f8 0x1fc>;
		clear = <0x160 0xffffffff 0x10 0x200 0x3 0x10 0x1f0 0x80000000 0x1>;
		clear_md = <0x1fc 0x80000000 0x1>;
		ctrl_intf = <0x1>;
		slverr = <0x0>;
	};

	infracfg_mem@1021c000 {
		compatible = "mediatek,infracfg_mem";
		reg = <0x0 0x1021c000 0x0 0x1000>;
	};

	infra_device_mpu@1021d000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x1021d000 0x0 0x1000>;
	};

	infra_device_mpu@1021e000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x1021e000 0x0 0x1000>;
	};

	apcldmain@1021f000 {
		compatible = "mediatek,apcldmain";
		reg = <0x0 0x1021f000 0x0 0x1000>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x0 0x1021b400 0x0 0x400>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x0 0x1021b800 0x0 0x400>;
	};

	apcldmamisc@1021bc00 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x0 0x1021bc00 0x0 0x400>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x0 0x1021c000 0x0 0x400>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0x0 0x1021d000 0x0 0x1000>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x0 0x1021e000 0x0 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x0 0x1021f000 0x0 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x0 0x10225000 0x0 0x1000>;
	};

	infra_device_mpu@10225000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x10225000 0x0 0x1000>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x0 0x10227000 0x0 0x1000>;
	};

	dvfsp@0011bc00 {
		compatible = "mediatek,mt6833-dvfsp";
		reg = <0x0 0x11bc00 0x0 0x1400 0x0 0x11bc00 0x0 0x1400>;
		state = <0x1>;
		imax_state = <0x2>;
		change_flag = <0x0>;
		little-rise-time = <0x3e8>;
		little-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		big-down-time = <0x2ee>;
		L-table = <0x7d0 0x60 0x1 0x1 0x77c 0x5c 0x1 0x1 0x714 0x57 0x1 0x1 0x6d6 0x54 0x1 0x1 0x66d 0x4f 0x2 0x1 0x5dc 0x48 0x2 0x1 0x56e 0x44 0x2 0x1 0x500 0x40 0x2 0x1 0x45b 0x3a 0x2 0x1 0x408 0x37 0x2 0x1 0x3b6 0x34 0x2 0x1 0x348 0x30 0x4 0x1 0x2da 0x2c 0x4 0x1 0x2a3 0x2a 0x4 0x1 0x26c 0x28 0x4 0x1 0x1f4 0x28 0x4 0x1>;
		B-table = <0x8a2 0x68 0x1 0x1 0x82d 0x63 0x1 0x1 0x7d0 0x5f 0x1 0x1 0x772 0x5b 0x1 0x1 0x6fe 0x56 0x1 0x1 0x6b8 0x53 0x1 0x1 0x672 0x50 0x2 0x1 0x5fe 0x4b 0x2 0x1 0x58a 0x46 0x2 0x1 0x4fa 0x40 0x2 0x1 0x469 0x39 0x2 0x1 0x412 0x36 0x2 0x1 0x3d9 0x33 0x2 0x1 0x382 0x2f 0x2 0x1 0x348 0x2d 0x4 0x1 0x2d5 0x28 0x4 0x1>;
		CCI-table = <0x640 0x60 0x1 0x1 0x5e4 0x5c 0x2 0x1 0x578 0x57 0x2 0x1 0x52d 0x54 0x2 0x1 0x4e8 0x51 0x2 0x1 0x475 0x4c 0x2 0x1 0x41a 0x48 0x2 0x1 0x3cf 0x44 0x2 0x1 0x384 0x40 0x2 0x1 0x339 0x3c 0x2 0x1 0x2ee 0x38 0x4 0x1 0x2a3 0x34 0x4 0x1 0x26a 0x31 0x4 0x1 0x232 0x2e 0x4 0x1 0x1fa 0x2b 0x4 0x1 0x1c2 0x28 0x4 0x1>;
		phandle = <0xf5>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		proc1-supply = <0x41>;
		proc2-supply = <0x42>;
		sram_proc1-supply = <0x43>;
		sram_proc2-supply = <0x44>;
		phandle = <0xf6>;
	};

	mcucfg1@0c530000 {
		compatible = "mediatek,mcucfg-dvfs";
		reg = <0x0 0xc530000 0x0 0x10000>;
		phandle = <0xf7>;
	};

	eem_fsm@11278000 {
		compatible = "mediatek,eem_fsm";
		reg = <0x0 0x11278000 0x0 0x1000>;
		interrupts = <0x0 0xa8 0x4>;
		eem-status = <0x1>;
		sn-status = <0x1>;
		eem-initmon-little = <0xff>;
		eem-initmon-big = <0xff>;
		eem-initmon-cci = <0xff>;
		eem-initmon-gpu = <0xff>;
		eem-clamp-little = <0x0>;
		eem-clamp-big = <0x0>;
		eem-clamp-cci = <0x0>;
		eem-clamp-gpu = <0x0>;
		eem-offset-little = <0xff>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		proc1-supply = <0x41>;
		proc2-supply = <0x42>;
		phandle = <0xf8>;
	};

	eemgpu_fsm@1100b000 {
		compatible = "mediatek,eemgpu_fsm";
		reg = <0x0 0x1100b000 0x0 0x1000>;
		interrupts = <0x0 0xa7 0x4>;
		eemg-status = <0x1>;
		eemg-initmon-gpu = <0xf>;
		eemg-clamp-gpu = <0x0>;
		eemg-offset-gpu = <0xff>;
		phandle = <0xf9>;
	};

	upower {
		compatible = "mediatek,mt6833-upower";
		phandle = <0xfa>;
	};

	cpumssv {
		compatible = "mediatek,cpumssv";
		state = <0x0>;
		phandle = <0xfb>;
	};

	gce_mbox@10228000 {
		compatible = "mediatek,mt6833-gce";
		reg = <0x0 0x10228000 0x0 0x4000>;
		interrupts = <0x0 0xcb 0x4>;
		#mbox-cells = <0x3>;
		#gce-event-cells = <0x1>;
		#gce-subsys-cells = <0x2>;
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		clocks = <0x2f 0x7 0x2f 0x18>;
		clock-names = "gce", "gce-timer";
		phandle = <0x45>;
	};

	gce_mbox_sec@10228000 {
		compatible = "mediatek,mailbox-gce-sec";
		reg = <0x0 0x10228000 0x0 0x4000>;
		#mbox-cells = <0x3>;
		mboxes = <0x45 0xf 0xffffffff 0x1>;
		clock-names = "gce";
		clocks = <0x2f 0x7>;
		phandle = <0x47>;
	};

	ktf-cmdq-test {
		compatible = "mediatek,ktf-cmdq-test";
		mediatek,gce = <0x45>;
		mmsys_config = <0x46>;
		mboxes = <0x45 0x8 0x0 0x1 0x45 0x9 0xffffffff 0x1 0x45 0xa 0x0 0x1>;
		mediatek,gce-subsys = <0x63 0x1>;
		gce-subsys = <0x45 0x14000000 0x1 0x45 0x14010000 0x2 0x45 0x14020000 0x3>;
		token_user0 = [02 89];
		token_gpr_set4 = [02 c0];
		gce-event-names = "disp_rdma0_sof", "disp_rdsz0_sof", "mdp_rdma0_sof";
		gce-events = <0x45 0x182 0x45 0x183 0x45 0x100>;
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mediatek,gce = <0x45>;
		mmsys_config = <0x46>;
		mediatek,gce-subsys = <0x63 0x1>;
		mboxes = <0x45 0x17 0x0 0x1 0x47 0xb 0x0 0x1>;
		token_user0 = [02 89];
		token_gpr_set4 = [02 c0];
	};

	infra_dpmaif@1022c000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022c000 0x0 0x1000>;
	};

	infra_dpmaif@1022d000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022d000 0x0 0x1000>;
	};

	infra_dpmaif@1022e000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022e000 0x0 0x1000>;
	};

	infra_dpmaif@1022f000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022f000 0x0 0x1000>;
	};

	dramc@10230000 {
		compatible = "mediatek,mt6873-dramc", "mediatek,common-dramc";
		reg = <0x0 0x10230000 0x0 0x2000 0x0 0x10240000 0x0 0x2000 0x0 0x10234000 0x0 0x1000 0x0 0x10244000 0x0 0x1000 0x0 0x10238000 0x0 0x2000 0x0 0x10248000 0x0 0x2000 0x0 0x10236000 0x0 0x1000 0x0 0x10246000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
		mr4_version = <0x1>;
		mr4_rg = <0x90 0xffff 0x0>;
		fmeter_version = <0x1>;
		crystal_freq = <0x34>;
		pll_id = <0x50c 0x100 0x8>;
		shu_lv = <0x50c 0x30000 0x10>;
		shu_of = <0x700>;
		sdmpcw = <0x704 0xffff0000 0x10 0x724 0xffff0000 0x10>;
		prediv = <0x708 0xc0000 0x12 0x728 0xc0000 0x12>;
		posdiv = <0x708 0x7 0x0 0x728 0x7 0x0>;
		ckdiv4 = <0x874 0x4 0x2 0x874 0x4 0x2>;
		pll_md = <0x744 0x100 0x8 0x744 0x100 0x8>;
		cldiv2 = <0x8b4 0x2 0x1 0x8b4 0x2 0x1>;
		fbksel = <0x70c 0x40 0x6 0x70c 0x40 0x6>;
		dqsopen = <0x870 0x100000 0x14 0x870 0x100000 0x14>;
		dqopen = <0x870 0x200000 0x15 0x870 0x200000 0x15>;
		ckdiv4_ca = <0xb74 0x4 0x2 0xb74 0x4 0x2>;
	};

	emichn@10235000 {
		compatible = "mediatek,mt6833-emichn", "mediatek,common-emichn";
		reg = <0x0 0x10235000 0x0 0x1000 0x0 0x10245000 0x0 0x1000>;
		phandle = <0x3f>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		reg = <0x0 0x1023c000 0x0 0x1000>;
		interrupts = <0x0 0xc6 0x4>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x0 0x1023d000 0x0 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		reg = <0x0 0x1023e000 0x0 0x1000>;
		interrupts = <0x0 0xc7 0x4>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x0 0x1023f000 0x0 0x1000>;
	};

	dramc_ch1_top0@10240000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x0 0x10240000 0x0 0x2000>;
	};

	dramc_ch1_top1@10242000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x0 0x10242000 0x0 0x2000>;
	};

	dramc_ch1_top2@10244000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x0 0x10244000 0x0 0x1000>;
	};

	dramc_ch1_top3@10245000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x0 0x10245000 0x0 0x1000>;
	};

	dramc_ch1_rsv@10246000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10246000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10248000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10248000 0x0 0x2000>;
	};

	dramc_ch1_rsv@1024a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x1024a000 0x0 0x2000>;
	};

	ap_ccif4@1024c000 {
		compatible = "mediatek,ap_ccif4";
		reg = <0x0 0x1024c000 0x0 0x1000>;
	};

	md_ccif4@1024d000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x0 0x1024d000 0x0 0x1000>;
	};

	md_ccif4@1024e000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x0 0x1024e000 0x0 0x1000>;
	};

	dramc_ch1_top0@10250000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x0 0x10250000 0x0 0x2000>;
	};

	dramc_ch1_top1@10252000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x0 0x10252000 0x0 0x2000>;
	};

	dramc_ch1_top2@10254000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x0 0x10254000 0x0 0x1000>;
	};

	dramc_ch1_top3@10255000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x0 0x10255000 0x0 0x1000>;
	};

	dramc_ch1_rsv@10256000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10256000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10258000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10258000 0x0 0x2000>;
	};

	dramc_ch1_rsv@1025a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x1025a000 0x0 0x2000>;
	};

	ap_ccif5@1025c000 {
		compatible = "mediatek,ap_ccif5";
		reg = <0x0 0x1025c000 0x0 0x1000>;
	};

	md_ccif5@1025d000 {
		compatible = "mediatek,md_ccif5";
		reg = <0x0 0x1025d000 0x0 0x1000>;
	};

	mm_vpu_m0_sub_common@1025e000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x0 0x1025e000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1025f000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1025f000 0x0 0x1000>;
	};

	dramc_ch1_top0@10260000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x0 0x10260000 0x0 0x2000>;
	};

	dramc_ch1_top1@10262000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x0 0x10262000 0x0 0x2000>;
	};

	dramc_ch1_top2@10264000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x0 0x10264000 0x0 0x1000>;
	};

	dramc_ch1_top3@10265000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x0 0x10265000 0x0 0x1000>;
	};

	dramc_ch1_rsv@10266000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10266000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10268000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10268000 0x0 0x2000>;
	};

	dramc_ch1_rsv@1026a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x1026a000 0x0 0x2000>;
	};

	spmi@10027000 {
		compatible = "mediatek,mt6833-pmif-m";
		reg = <0x0 0x10027000 0x0 0x8ff 0x0 0x10027900 0x0 0x500 0x0 0x10029000 0x0 0x100>;
		reg-names = "pmif", "pmifmpu", "spmimst";
		interrupts = <0x0 0xdd 0x4>;
		interrupt-names = "pmif_irq";
		irq_event_en = <0x0 0x0 0x80000000 0x180000 0x0>;
		clocks = <0x2f 0x2 0x2f 0x1 0x30 0xb9 0x30 0x52 0x30 0x56 0x30 0xd2 0x30 0x56 0x30 0x52>;
		clock-names = "pmif_sys_ck", "pmif_tmr_ck", "pmif_clk_mux", "pmif_clk_osc_d10", "pmif_clk26m", "spmimst_clk_mux", "spmimst_clk26m", "spmimst_clk_osc_d10";
		swinf_ch_start = <0x4>;
		ap_swinf_no = <0x2>;
		#address-cells = <0x2>;
		#size-cells = <0x0>;
		grpid = <0xb>;
		phandle = <0xfc>;

		mt6315@3 {
			compatible = "mediatek,mt6315", "mtk,spmi-pmic";
			reg = <0x3 0x0 0xb 0x1>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			phandle = <0xfd>;

			mt6315_3_regulator {
				compatible = "mediatek,mt6315_3-regulator";
				interrupt-parent = <0x2>;
				interrupts = <0x0 0x4 0x0 0x0>;
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x3b>;

				3_vbuck1 {
					regulator-name = "3_vbuck1";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0xfe>;
				};

				3_vbuck3 {
					regulator-name = "3_vbuck3";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0xff>;
				};

				3_vbuck4 {
					regulator-name = "3_vbuck4";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x100>;
				};
			};
		};
	};

	mm_vpu_m0_sub_common@10309000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x0 0x10309000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030a000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1030a000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030b000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1030b000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030c000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1030c000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030d000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1030d000 0x0 0x1000>;
	};

	sys_cirq@10312000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x0 0x10312000 0x0 0x1000>;
	};

	sys_cirq@10313000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x0 0x10313000 0x0 0x1000>;
	};

	sys_cirq@10314000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x0 0x10314000 0x0 0x1000>;
	};

	gce@10318000 {
		compatible = "mediatek,gce";
		reg = <0x0 0x10318000 0x0 0x1000>;
	};

	gce@10319000 {
		compatible = "mediatek,gce";
		reg = <0x0 0x10319000 0x0 0x1000>;
	};

	gce@1031a000 {
		compatible = "mediatek,gce";
		reg = <0x0 0x1031a000 0x0 0x1000>;
	};

	gce@1031b000 {
		compatible = "mediatek,gce";
		reg = <0x0 0x1031b000 0x0 0x1000>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		reg = <0x0 0x10400000 0x0 0x28000 0x0 0x10440000 0x0 0x10000 0x0 0x10450000 0x0 0x100 0x0 0x10451000 0x0 0x4 0x0 0x10451004 0x0 0x4 0x0 0x10460000 0x0 0x100 0x0 0x10461000 0x0 0x4 0x0 0x10461004 0x0 0x4 0x0 0x10470000 0x0 0x100 0x0 0x10471000 0x0 0x4 0x0 0x10471004 0x0 0x4 0x0 0x10480000 0x0 0x100 0x0 0x10481000 0x0 0x4 0x0 0x10481004 0x0 0x4 0x0 0x10490000 0x0 0x100 0x0 0x10491000 0x0 0x4 0x0 0x10491004 0x0 0x4>;
		reg-names = "sspm_base", "cfgreg", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox4_base", "mbox4_set", "mbox4_clr";
		interrupts = <0x0 0xf1 0x4 0x0 0xf4 0x4 0x0 0xf5 0x4 0x0 0xf6 0x4 0x0 0xf7 0x4 0x0 0xf8 0x4>;
		interrupt-names = "ipc", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0x0 0x10500000 0x0 0xc0000 0x0 0x10724000 0x0 0x1000 0x0 0x10721000 0x0 0x1000 0x0 0x10730000 0x0 0x3000 0x0 0x10740000 0x0 0x1000 0x0 0x10752000 0x0 0x1000 0x0 0x10760000 0x0 0x40000 0x0 0x107a5000 0x0 0x4 0x0 0x107fb000 0x0 0x100 0x0 0x107fb100 0x0 0x4 0x0 0x107fb10c 0x0 0x4 0x0 0x107a5020 0x0 0x4 0x0 0x107fc000 0x0 0x100 0x0 0x107fc100 0x0 0x4 0x0 0x107fc10c 0x0 0x4 0x0 0x107a5024 0x0 0x4 0x0 0x107fd000 0x0 0x100 0x0 0x107fd100 0x0 0x4 0x0 0x107fd10c 0x0 0x4 0x0 0x107a5028 0x0 0x4 0x0 0x107fe000 0x0 0x100 0x0 0x107fe100 0x0 0x4 0x0 0x107fe10c 0x0 0x4 0x0 0x107a502c 0x0 0x4 0x0 0x107ff000 0x0 0x100 0x0 0x107ff100 0x0 0x4 0x0 0x107ff10c 0x0 0x4 0x0 0x107a5030 0x0 0x4>;
		reg-names = "scp_sram_base", "scp_cfgreg", "scp_clkreg", "scp_cfgreg_core0", "scp_cfgreg_core1", "scp_bus_tracker", "scp_l1creg", "scp_cfgreg_sec", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_init", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_init", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_init", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_init", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_init";
		interrupts = <0x0 0x1b2 0x4 0x0 0x1b3 0x4 0x0 0x1b4 0x4 0x0 0x1b5 0x4 0x0 0x1b6 0x4 0x0 0x1b7 0x4 0x0 0x1b8 0x4>;
		interrupt-names = "ipc0", "ipc1", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		core_0 = "enable";
		scp_sramSize = <0xc0000>;
	};

	dramc_ch1_rsv@10900000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10900000 0x0 0x40000>;
	};

	dramc_ch1_rsv@10940000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10940000 0x0 0xc0000>;
	};

	dramc_ch1_rsv@10a00000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10a00000 0x0 0x40000>;
	};

	dramc_ch1_rsv@10a40000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10a40000 0x0 0xc0000>;
	};

	gic500@0c000000 {
		compatible = "mediatek,gic500";
		reg = <0x0 0xc000000 0x0 0x400000>;
	};

	gic_cpu@0c400000 {
		compatible = "mediatek,gic_cpu";
		reg = <0x0 0xc400000 0x0 0x40000>;
	};

	dfd@0c600000 {
		compatible = "mediatek,dfd";
		mediatek,enabled = <0x1>;
		mediatek,chain_length = <0x91fe>;
		mediatek,rg_dfd_timeout = <0xa0>;
		phandle = <0x101>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x0>;
		mediatek,l2c_trigger = <0x0>;
		mediatek,rg_dfd_timeout = <0x5dc0>;
		phandle = <0x102>;
	};

	dbg_ao@0d000000 {
		compatible = "mediatek,dbg_ao";
		reg = <0x0 0xd000000 0x0 0x10000>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0x0 0xd020000 0x0 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0x0 0xd030000 0x0 0x10000>;
	};

	bus_tracer@0d040000 {
		compatible = "mediatek,bus_tracer-v1";
		reg = <0x0 0xd040000 0x0 0x100 0x0 0xd01a000 0x0 0x1000 0x0 0xd041000 0x0 0x3000 0x0 0xd010000 0x0 0x1000 0x0 0xd040800 0x0 0x100 0x0 0xd040900 0x0 0x100 0x0 0xd040a00 0x0 0x100>;
		mediatek,num_tracer = <0x3>;
		mediatek,enabled_tracer = <0x1 0x1 0x1>;
		mediatek,at_id = <0x10 0x30 0x70>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		reg = <0x0 0xd0a0000 0x0 0x10000>;
		interrupts = <0x0 0xae 0x4>;
	};

	dbg_mdsys1@0d0c0000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0x0 0xd0c0000 0x0 0x40000>;
	};

	pwm@10048000 {
		compatible = "mediatek,pwm";
		reg = <0x0 0x10048000 0x0 0x1000>;
		interrupts = <0x0 0xd2 0x4>;
		clocks = <0x2f 0xf 0x2f 0x10 0x2f 0x11 0x2f 0x12 0x2f 0xe 0x2f 0x13>;
		clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM-HCLK-main", "PWM-main";
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		reg = <0x0 0x18000000 0x0 0x100000>;
		interrupts = <0x0 0x179 0x4>;
		memory-region = <0x48>;
		phandle = <0x103>;
	};

	therm_ctrl@1100b000 {
		compatible = "mediatek,therm_ctrl";
		reg = <0x0 0x1100b000 0x0 0x1000>;
		interrupts = <0x0 0xa9 0x4>;
		clocks = <0x2f 0x9>;
		clock-names = "therm-main";
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channels = <0x2e 0x0>;
		io-channel-names = "thermistor-ch0";
		phandle = <0x104>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channels = <0x2e 0x1>;
		io-channel-names = "thermistor-ch1";
		phandle = <0x105>;
	};

	thermal-sensor3 {
		compatible = "mediatek,mtboard-thermistor3";
		io-channels = <0x2e 0x2>;
		io-channel-names = "thermistor-ch2";
		phandle = <0x106>;
	};

	usb0@11200000 {
		compatible = "mediatek,mt6833-usb20";
		reg = <0x0 0x11200000 0x0 0x10000 0x0 0x11e40000 0x0 0x10000>;
		interrupts = <0x0 0x60 0x4>;
		clocks = <0x2f 0x34 0x49 0xe 0x30 0xbe 0x30 0x23>;
		clock-names = "usb0", "usb0_ref", "usb0_clk_top_sel", "usb0_clk_univpll5_d4";
		mode = <0x2>;
		multipoint = <0x1>;
		num_eps = <0x10>;
		pericfg = <0x4a>;
		infracg = <0x2f>;
	};

	tcpc_pd {
		phandle = <0x107>;
	};

	imp_iic_wrap_c@11007000 {
		compatible = "mediatek,imp_iic_wrap_c", "mediatek,mt6833-imp_iic_wrap_c", "syscon";
		reg = <0x0 0x11007000 0x0 0x1000>;
		pwr-regmap = <0x30>;
		#clock-cells = <0x1>;
		phandle = <0x94>;
	};

	imp_iic_wrap_e@11cb1000 {
		compatible = "mediatek,imp_iic_wrap_e", "mediatek,mt6833-imp_iic_wrap_e", "syscon";
		reg = <0x0 0x11cb1000 0x0 0x1000>;
		pwr-regmap = <0x30>;
		#clock-cells = <0x1>;
		phandle = <0x91>;
	};

	imp_iic_wrap_n@11f01000 {
		compatible = "mediatek,imp_iic_wrap_n", "mediatek,mt6833-imp_iic_wrap_n", "syscon";
		reg = <0x0 0x11f01000 0x0 0x1000>;
		pwr-regmap = <0x30>;
		#clock-cells = <0x1>;
		phandle = <0x92>;
	};

	imp_iic_wrap_s@11d02000 {
		compatible = "mediatek,imp_iic_wrap_s", "mediatek,mt6833-imp_iic_wrap_s", "syscon";
		reg = <0x0 0x11d02000 0x0 0x1000>;
		pwr-regmap = <0x30>;
		#clock-cells = <0x1>;
		phandle = <0x93>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0x108>;
	};

	flashlights_mt6360 {
		compatible = "mediatek,flashlights_mt6360";
		decouple = <0x1>;
		phandle = <0x109>;

		channel@1 {
			type = <0x0>;
			ct = <0x0>;
			part = <0x0>;
		};

		channel@2 {
			type = <0x0>;
			ct = <0x1>;
			part = <0x0>;
		};
	};

	imp_iic_wrap_w@11e03000 {
		compatible = "mediatek,imp_iic_wrap_w", "mediatek,mt6833-imp_iic_wrap_w", "syscon";
		reg = <0x0 0x11e03000 0x0 0x1000>;
		pwr-regmap = <0x30>;
		#clock-cells = <0x1>;
		phandle = <0x8f>;
	};

	imp_iic_wrap_ws@11d23000 {
		compatible = "mediatek,imp_iic_wrap_ws", "mediatek,mt6833-imp_iic_wrap_ws", "syscon";
		reg = <0x0 0x11d23000 0x0 0x1000>;
		pwr-regmap = <0x30>;
		#clock-cells = <0x1>;
		phandle = <0x90>;
	};

	audiosys_clk@11210000 {
		compatible = "mediatek,audio", "mediatek,mt6833-audio", "syscon";
		reg = <0x0 0x11210000 0x0 0x2000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x1>;
		phandle = <0x4c>;
	};

	mt6833-afe-pcm@11210000 {
		compatible = "mediatek,mt6833-sound";
		reg = <0x0 0x11210000 0x0 0x2000>;
		interrupts = <0x0 0xca 0x4>;
		topckgen = <0x30>;
		apmixed = <0x49>;
		infracfg_ao = <0x2f>;
		clocks = <0x4c 0x0 0x4c 0x7 0x4c 0x8 0x4c 0x6 0x4c 0x15 0x4c 0x1 0x4c 0x2 0x4c 0x4 0x4c 0x3 0x4c 0x5 0x4c 0x9 0x4c 0xa 0x4c 0x12 0x4c 0x13 0x4c 0x14 0x4c 0x16 0x4c 0x17 0x4c 0x18 0x4c 0x19 0x4c 0x1a 0x32 0xc 0x2f 0x2e 0x2f 0x37 0x30 0xb7 0x30 0xb8 0x30 0x4 0x30 0xc9 0x30 0x2e 0x30 0xca 0x30 0x32 0x30 0xc5 0x30 0x31 0x30 0xc6 0x30 0x35 0x30 0xd7 0x30 0xd8 0x30 0xd9 0x30 0xda 0x30 0xdb 0x30 0xdc 0x30 0xe1 0x30 0xe2 0x30 0xe3 0x30 0xe4 0x30 0xe5 0x30 0xe6 0x30 0xe7 0x30 0xd1 0x30 0x56>;
		clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_adda6_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_apll2_tuner_clk", "aud_tdm_clk", "aud_tml_clk", "aud_nle", "aud_dac_hires_clk", "aud_adc_hires_clk", "aud_adc_hires_tml", "aud_adda6_adc_hires_clk", "aud_3rd_dac_clk", "aud_3rd_dac_predis_clk", "aud_3rd_dac_tml", "aud_3rd_dac_hires_clk", "scp_sys_audio", "aud_infra_clk", "aud_infra_26m_clk", "top_mux_audio", "top_mux_audio_int", "top_mainpll_d4_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_2", "top_apll2_ck", "top_mux_aud_eng1", "top_apll1_d8", "top_mux_aud_eng2", "top_apll2_d8", "top_i2s0_m_sel", "top_i2s1_m_sel", "top_i2s2_m_sel", "top_i2s3_m_sel", "top_i2s4_m_sel", "top_i2s5_m_sel", "top_apll12_div0", "top_apll12_div1", "top_apll12_div2", "top_apll12_div3", "top_apll12_div4", "top_apll12_divb", "top_apll12_div5", "top_mux_audio_h", "top_clk26m_clk";
		pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso0_off", "aud_dat_miso0_on", "aud_dat_miso1_off", "aud_dat_miso1_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on", "aud_nle_mosi_off", "aud_nle_mosi_on", "aud_gpio_i2s0_off", "aud_gpio_i2s0_on", "aud_gpio_i2s1_off", "aud_gpio_i2s1_on", "aud_gpio_i2s2_off", "aud_gpio_i2s2_on", "aud_gpio_i2s3_off", "aud_gpio_i2s3_on", "aud_gpio_i2s5_off", "aud_gpio_i2s5_on";
		pinctrl-0 = <0x4d>;
		pinctrl-1 = <0x4e>;
		pinctrl-2 = <0x4f>;
		pinctrl-3 = <0x50>;
		pinctrl-4 = <0x51>;
		pinctrl-5 = <0x52>;
		pinctrl-6 = <0x53>;
		pinctrl-7 = <0x54>;
		pinctrl-8 = <0x55>;
		pinctrl-9 = <0x56>;
		pinctrl-10 = <0x57>;
		pinctrl-11 = <0x58>;
		pinctrl-12 = <0x59>;
		pinctrl-13 = <0x5a>;
		pinctrl-14 = <0x5b>;
		pinctrl-15 = <0x5c>;
		pinctrl-16 = <0x5d>;
		pinctrl-17 = <0x5e>;
		pinctrl-18 = <0x5f>;
		pinctrl-19 = <0x60>;
		pinctrl-20 = <0x61>;
		pinctrl-21 = <0x62>;
		pinctrl-22 = <0x63>;
		pinctrl-23 = <0x64>;
		phandle = <0x66>;
	};

	mt6359_snd {
		compatible = "mediatek,mt6359-sound";
		mediatek,pwrap-regmap = <0x3c>;
		phandle = <0x65>;
	};

	sound {
		compatible = "mediatek,mt6833-mt6359-sound";
		mediatek,audio-codec = <0x65>;
		mediatek,platform = <0x66>;
		mtk_spk_i2s_out = <0x3>;
		mtk_spk_i2s_in = <0x0>;
		phandle = <0x10a>;
	};

	audio_sram@11212000 {
		compatible = "mediatek,audio_sram";
		reg = <0x0 0x11212000 0x0 0xd000>;
		prefer_mode = <0x0>;
		mode_size = <0x9c00 0xd000>;
		block_size = <0x1000>;
	};

	snd_scp_ultra {
		compatible = "mediatek,snd_scp_ultra";
		scp_ultra_dl_memif_id = <0x7>;
		scp_ultra_ul_memif_id = <0xf>;
		phandle = <0x10b>;
	};

	mtk-btcvsd-snd@18050000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		reg = <0x0 0x18050000 0x0 0x1000 0x0 0x18080000 0x0 0x14000>;
		interrupts = <0x0 0x177 0x4>;
		mediatek,infracfg = <0x2f>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		phandle = <0x10c>;
	};

	seninf1@1a004000 {
		compatible = "mediatek,seninf1";
		reg = <0x0 0x1a004000 0x0 0x1000>;
	};

	seninf2@1a005000 {
		compatible = "mediatek,seninf2";
		reg = <0x0 0x1a005000 0x0 0x1000>;
	};

	seninf3@1a006000 {
		compatible = "mediatek,seninf3";
		reg = <0x0 0x1a006000 0x0 0x1000>;
	};

	seninf4@1a007000 {
		compatible = "mediatek,seninf4";
		reg = <0x0 0x1a007000 0x0 0x1000>;
	};

	seninf5@1a008000 {
		compatible = "mediatek,seninf5";
		reg = <0x0 0x1a008000 0x0 0x1000>;
	};

	seninf6@1a009000 {
		compatible = "mediatek,seninf6";
		reg = <0x0 0x1a009000 0x0 0x1000>;
	};

	seninf_top@1a004000 {
		compatible = "mediatek,seninf_top";
		reg = <0x0 0x1a004000 0x0 0x1000>;
		clocks = <0x32 0xd 0x67 0x5 0x30 0xc1 0x30 0xc2 0x30 0xc3 0x30 0xad 0x30 0xae 0x30 0xaf 0x30 0xb0 0x30 0xb1 0x30 0x56 0x30 0x17 0x30 0x29 0x30 0x16 0x30 0x57 0x30 0x18 0x30 0x19>;
		clock-names = "SCP_SYS_CAM", "CAMSYS_SENINF_CGPDN", "TOP_MUX_SENINF", "TOP_MUX_SENINF1", "TOP_MUX_SENINF2", "TOP_MUX_CAMTG", "TOP_MUX_CAMTG2", "TOP_MUX_CAMTG3", "TOP_MUX_CAMTG4", "TOP_MUX_CAMTG5", "TOP_CLK26M", "TOP_UNIVP_192M_D8", "TOP_UNIVPLL_D6_D8", "TOP_UNIVP_192M_D4", "TOP_F26M_CK_D2", "TOP_UNIVP_192M_D16", "TOP_UNIVP_192M_D32";
	};

	kd_camera_hw1@1a004000 {
		compatible = "mediatek,imgsensor";
		phandle = <0x10d>;
	};

	mali@13000000 {
		compatible = "mediatek,mali", "arm,mali-valhall";
		reg = <0x0 0x13000000 0x0 0x4000>;
		interrupts = <0x0 0x16c 0x4 0x0 0x16d 0x4 0x0 0x16e 0x4 0x0 0x16f 0x4 0x0 0x170 0x4>;
		interrupt-names = "GPU", "MMU", "JOB", "EVENT", "PWR";
		phandle = <0x29>;
	};

	gpufreq {
		compatible = "mediatek,gpufreq";
		clocks = <0x30 0xac 0x30 0x2d 0x30 0xab 0x68 0x0 0x32 0x2 0x32 0x3 0x32 0x4 0x32 0x5>;
		clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent", "subsys_bg3d", "mtcmos_mfg0", "mtcmos_mfg1", "mtcmos_mfg2", "mtcmos_mfg3";
		_vgpu-supply = <0x69>;
		_vsram_gpu-supply = <0x6a>;
	};

	dfd_controller@13e00000 {
		compatible = "mediatek,dfd_controller";
		reg = <0x0 0x13e00000 0x0 0x112000>;
	};

	cpe@13fb7000 {
		compatible = "mediatek,cpe";
		reg = <0x0 0x13fb7000 0x0 0x3000>;
	};

	mali_dvfs_hint@13fbb000 {
		compatible = "mediatek,mali_dvfs_hint", "syscon";
		reg = <0x0 0x13fbb000 0x0 0x1000>;
	};

	g3d_secure_reg@13fbc000 {
		compatible = "mediatek,g3d_secure_reg";
		reg = <0x0 0x13fbc000 0x0 0x1000>;
	};

	g3d_testbench@13fbd000 {
		compatible = "mediatek,g3d_testbench", "syscon";
		reg = <0x0 0x13fbd000 0x0 0x1000>;
	};

	mfgcfg@13fbf000 {
		compatible = "mediatek,mfgcfg", "mediatek,mt6833-mfgsys", "syscon", "mediatek,g3d_config";
		reg = <0x0 0x13fbf000 0x0 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x1>;
		phandle = <0x68>;
	};

	sensor_network@13fce000 {
		compatible = "mediatek,sensor_network";
		reg = <0x0 0x13fce000 0x0 0x2000>;
	};

	smi_common@14002000 {
		compatible = "mediatek,disp_smi_common", "mediatek,smi_common";
		reg = <0x0 0x14002000 0x0 0x1000>;
		clocks = <0x32 0xb 0x46 0x11 0x46 0x16 0x46 0xb 0x46 0x17>;
		clock-names = "scp-dis", "mm-comm", "mm-gals", "mm-infra", "mm-iommu";
		mediatek,smi-id = <0x15>;
		mediatek,smi-cnt = <0x1d>;
		mmsys_config = <0x46>;
	};

	smi_larb0@14003000 {
		compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
		reg = <0x0 0x14003000 0x0 0x1000>;
		mediatek,larb-id = <0x0>;
		interrupts = <0x0 0x115 0x4>;
		clocks = <0x32 0xb>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x0>;
		phandle = <0x71>;
	};

	smi_larb1@14004000 {
		compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
		reg = <0x0 0x14004000 0x0 0x1000>;
		mediatek,larb-id = <0x1>;
		interrupts = <0x0 0x114 0x4>;
		clocks = <0x32 0xb>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x1>;
		phandle = <0x73>;
	};

	smi_larb2@1f002000 {
		compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
		reg = <0x0 0x1f002000 0x0 0x1000>;
		mediatek,larb-id = <0x2>;
		clocks = <0x32 0xb 0x6b 0x6>;
		clock-names = "scp-dis", "mdp-smi";
		mediatek,smi-id = <0x2>;
		phandle = <0x75>;
	};

	smi_larb3@1f00f000 {
		compatible = "mediatek,smi_larb3", "mediatek,smi_larb";
		reg = <0x0 0x1f00f000 0x0 0x1000>;
		mediatek,larb-id = <0x3>;
		clocks = <0x32 0xb 0x6b 0x6>;
		clock-names = "scp-dis", "mdp-smi";
		mediatek,smi-id = <0x3>;
	};

	smi_larb4@1602e000 {
		compatible = "mediatek,smi_larb4", "mediatek,smi_larb";
		reg = <0x0 0x1602e000 0x0 0x1000>;
		mediatek,larb-id = <0x4>;
		clocks = <0x32 0x9 0x6c 0x1>;
		clock-names = "scp-vdec", "vdec-larb";
		mediatek,smi-id = <0x4>;
		phandle = <0x76>;
	};

	smi_larb5@16030000 {
		compatible = "mediatek,smi_larb5", "mediatek,smi_larb";
		reg = <0x0 0x16030000 0x0 0x1000>;
		mediatek,larb-id = <0x5>;
		clocks = <0x32 0x9>;
		clock-names = "scp-vdec";
		mediatek,smi-id = <0x5>;
	};

	smi_larb6@16031000 {
		compatible = "mediatek,smi_larb6", "mediatek,smi_larb";
		reg = <0x0 0x16031000 0x0 0x1000>;
		mediatek,larb-id = <0x6>;
		clocks = <0x32 0x9>;
		clock-names = "scp-vdec";
		mediatek,smi-id = <0x6>;
	};

	smi_larb13@1a001000 {
		compatible = "mediatek,smi_larb13", "mediatek,smi_larb";
		reg = <0x0 0x1a001000 0x0 0x1000>;
		mediatek,larb-id = <0xd>;
		clocks = <0x32 0xd 0x67 0x0>;
		clock-names = "scp-cam", "cam-larb13";
		mediatek,smi-id = <0xd>;
		phandle = <0x7a>;
	};

	smi_larb14@1a002000 {
		compatible = "mediatek,smi_larb14", "mediatek,smi_larb";
		reg = <0x0 0x1a002000 0x0 0x1000>;
		mediatek,larb-id = <0xe>;
		clocks = <0x32 0xd 0x67 0x1>;
		clock-names = "scp-cam", "cam-larb14";
		mediatek,smi-id = <0xe>;
		phandle = <0x7b>;
	};

	smi_larb15@1a003000 {
		compatible = "mediatek,smi_larb15", "mediatek,smi_larb";
		reg = <0x0 0x1a003000 0x0 0x1000>;
		mediatek,larb-id = <0xf>;
		clocks = <0x32 0xd>;
		clock-names = "scp-cam";
		mediatek,smi-id = <0xf>;
	};

	cam_smi_subcom@1a00c000 {
		compatible = "mediatek,cam_smi_subcom", "mediatek,smi_common";
		reg = <0x0 0x1a00c000 0x0 0x1000>;
		clocks = <0x32 0xd>;
		clock-names = "scp-cam";
		mediatek,smi-id = <0x1a>;
	};

	cam_smi_subcom@1a00d000 {
		compatible = "mediatek,cam_smi_subcom", "mediatek,smi_common";
		reg = <0x0 0x1a00d000 0x0 0x1000>;
		clocks = <0x32 0xd>;
		clock-names = "scp-cam";
		mediatek,smi-id = <0x1b>;
	};

	smi_larb16@1a00f000 {
		compatible = "mediatek,smi_larb16", "mediatek,smi_larb";
		reg = <0x0 0x1a00f000 0x0 0x1000>;
		mediatek,larb-id = <0x10>;
		clocks = <0x32 0xe 0x6d 0x0>;
		clock-names = "scp-cam-rawa", "cam-rawa-larbx";
		mediatek,smi-id = <0x10>;
		phandle = <0x7c>;
	};

	smi_larb17@1a010000 {
		compatible = "mediatek,smi_larb17", "mediatek,smi_larb";
		reg = <0x0 0x1a010000 0x0 0x1000>;
		mediatek,larb-id = <0x11>;
		clocks = <0x32 0xf 0x6e 0x0>;
		clock-names = "scp-cam-rawb", "cam-rawb-larbx";
		mediatek,smi-id = <0x11>;
		phandle = <0x7d>;
	};

	smi_larb18@1a011000 {
		compatible = "mediatek,smi_larb18", "mediatek,smi_larb";
		reg = <0x0 0x1a011000 0x0 0x1000>;
		mediatek,larb-id = <0x12>;
		clocks = <0x32 0xf>;
		clock-names = "scp-cam-rawb";
		mediatek,smi-id = <0x12>;
		phandle = <0x7e>;
	};

	smi_larb19@1b10f000 {
		compatible = "mediatek,smi_larb19", "mediatek,smi_larb";
		reg = <0x0 0x1b10f000 0x0 0x1000>;
		mediatek,larb-id = <0x13>;
		clocks = <0x32 0x8 0x6f 0x0>;
		clock-names = "scp-ipe", "ipe-larb19";
		mediatek,smi-id = <0x13>;
		phandle = <0x7f>;
	};

	smi_larb20@1b00f000 {
		compatible = "mediatek,smi_larb20", "mediatek,smi_larb";
		reg = <0x0 0x1b00f000 0x0 0x1000>;
		mediatek,larb-id = <0x14>;
		clocks = <0x32 0x8 0x6f 0x1>;
		clock-names = "scp-ipe", "ipe-larb20";
		mediatek,smi-id = <0x14>;
		phandle = <0x80>;
	};

	mmdvfs_pmqos {
		compatible = "mediatek,mmdvfs_pmqos";
		larb_groups = <0x0 0x1 0x2 0x4 0x7 0x9 0xb 0xd 0xe 0x10 0x11 0x13 0x14>;
		larb0 = <0x8 0x7 0x8 0x8>;
		larb1 = <0x7 0x8 0x8 0x9 0x8>;
		larb2 = <0x7 0x7 0x8 0x8 0x8>;
		larb4 = <0x3 0x7 0x4 0x7 0x7 0x7 0x7 0x7 0x7 0x6 0x7 0x4>;
		larb7 = <0x7 0x8 0x8 0x8 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8>;
		larb9 = <0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7 0x7 0x8 0x9 0x8 0x6 0x6 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7>;
		larb11 = <0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7 0x7 0x8 0x9 0x8 0x6 0x6 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7>;
		larb13 = <0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x7 0x8 0x7>;
		larb14 = <0x7 0x8 0x8 0x8 0x7 0x8>;
		larb16 = <0x8 0x8 0x7 0x7 0x8 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x7>;
		larb17 = <0x8 0x8 0x7 0x7 0x8 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x7>;
		larb19 = <0x7 0x8 0x7 0x8>;
		larb20 = <0x7 0x7 0x8 0x8 0x7 0x8>;
		cam_larb = <0xd 0xe 0x10 0x11 0x17 0x18>;
		max_ostd_larb = <0x0 0x1>;
		max_ostd = <0x28>;
		comm_freq = "disp_freq";
		disp_step0 = <0x222 0x1 0x0 0xa>;
		disp_step1 = <0x1a0 0x1 0x0 0xb>;
		disp_step2 = <0x138 0x1 0x0 0xc>;
		disp_step3 = <0xd0 0x1 0x0 0xd>;
		cam_step0 = <0x270 0x1 0x1 0xe>;
		cam_step1 = <0x222 0x1 0x1 0xa>;
		cam_step2 = <0x188 0x1 0x1 0x10>;
		cam_step3 = <0x11e 0x1 0x1 0x1a>;
		img_step0 = <0x270 0x1 0x2 0xe>;
		img_step1 = <0x1ca 0x1 0x2 0x14>;
		img_step2 = <0x157 0x1 0x2 0x12>;
		img_step3 = <0xe5 0x1 0x2 0x13>;
		img2_step0 = <0x270 0x1 0x3 0xe>;
		img2_step1 = <0x1ca 0x1 0x3 0x14>;
		img2_step2 = <0x157 0x1 0x3 0x12>;
		img2_step3 = <0xe5 0x1 0x3 0x13>;
		dpe_step0 = <0x222 0x1 0x4 0xa>;
		dpe_step1 = <0x1ca 0x1 0x4 0x14>;
		dpe_step2 = <0x16c 0x1 0x4 0x15>;
		dpe_step3 = <0xf9 0x1 0x4 0x16>;
		ipe_step0 = <0x222 0x1 0x5 0xa>;
		ipe_step1 = <0x1a0 0x1 0x5 0xb>;
		ipe_step2 = <0x138 0x1 0x5 0xc>;
		ipe_step3 = <0xe5 0x1 0x5 0x13>;
		venc_step0 = <0x270 0x1 0x6 0xe>;
		venc_step1 = <0x1ca 0x1 0x6 0x14>;
		venc_step2 = <0x16c 0x1 0x6 0x15>;
		venc_step3 = <0xf9 0x1 0x6 0x16>;
		vdec_step0 = <0x222 0x1 0x7 0xa>;
		vdec_step1 = <0x1a0 0x1 0x7 0xb>;
		vdec_step2 = <0x138 0x1 0x7 0xc>;
		vdec_step3 = <0xda 0x1 0x7 0x17>;
		mdp_step0 = <0x252 0x1 0x8 0x18>;
		mdp_step0_ext = <0x252 0x2 0x9 0x1a713b>;
		mdp_step1 = <0x1b4 0x1 0x8 0x19>;
		mdp_step1_ext = <0x1b4 0x2 0x9 0x1a713b>;
		mdp_step2 = <0x157 0x1 0x8 0x12>;
		mdp_step2_ext = <0x157 0x2 0x9 0x1a713b>;
		mdp_step3 = <0xe5 0x1 0x8 0x13>;
		mdp_step3_ext = <0xe5 0x2 0x9 0x1604ec>;
		ccu_step0 = <0x1f3 0x1 0x9 0xf>;
		ccu_step1 = <0x188 0x1 0x9 0x10>;
		ccu_step2 = <0x16c 0x1 0x9 0x15>;
		ccu_step3 = <0xe5 0x1 0x9 0x13>;
		vcore-supply = <0x70>;
		vopp_steps = <0x0 0x1 0x2 0x3>;
		disp_freq = "disp_step0", "disp_step1", "disp_step2", "disp_step3";
		cam_freq = "cam_step0", "cam_step1", "cam_step2", "cam_step3";
		img_freq = "img_step0", "img_step1", "img_step2", "img_step3";
		img2_freq = "img2_step0", "img2_step1", "img2_step2", "img2_step3";
		dpe_freq = "dpe_step0", "dpe_step1", "dpe_step2", "dpe_step3";
		ipe_freq = "ipe_step0", "ipe_step1", "ipe_step2", "ipe_step3";
		venc_freq = "venc_step0", "venc_step1", "venc_step2", "venc_step3";
		vdec_freq = "vdec_step0", "vdec_step1", "vdec_step2", "vdec_step3";
		mdp_freq = "mdp_step0", "mdp_step1", "mdp_step2", "mdp_step3";
		ccu_freq = "ccu_step0", "ccu_step1", "ccu_step2", "ccu_step3";
		clocks = <0x30 0x9d 0x30 0xa3 0x30 0x9f 0x30 0xa0 0x30 0xa2 0x30 0xa1 0x30 0xcd 0x30 0xce 0x30 0x9e 0x30 0xa4 0x30 0x2 0x30 0x26 0x30 0x1e 0x30 0x27 0x30 0x1d 0x30 0x21 0x30 0x40 0x30 0x3 0x30 0x39 0x30 0x3c 0x30 0x3e 0x30 0xb 0x30 0x22 0x30 0x8 0x30 0x43 0x30 0x7 0x30 0x42>;
		clock-names = "CLK_TOP_DISP_SEL", "CLK_TOP_CAM_SEL", "CLK_TOP_IMG1_SEL", "CLK_TOP_IMG2_SEL", "CLK_TOP_DPE_SEL", "CLK_TOP_IPE_SEL", "CLK_TOP_VENC_SEL", "CLK_TOP_VDEC_SEL", "CLK_TOP_MDP_SEL", "CLK_TOP_CCU_SEL", "CLK_TOP_MAINPLL_D4", "CLK_TOP_UNIVPLL_D6", "CLK_TOP_UNIVPLL_D4_D2", "CLK_TOP_UNIVPLL_D6_D2", "CLK_TOP_UNIVPLL_D4", "CLK_TOP_UNIVPLL_D5", "CLK_TOP_MMPLL_D7", "CLK_TOP_MAINPLL_D4_D2", "CLK_TOP_MMPLL_D4_D2", "CLK_TOP_MMPLL_D5_D2", "CLK_TOP_MMPLL_D6", "CLK_TOP_MAINPLL_D6", "CLK_TOP_UNIVPLL_D5_D2", "CLK_TOP_MAINPLL_D5_D2", "CLK_TOP_TVDPLL", "CLK_TOP_MAINPLL_D5", "CLK_TOP_NPUPLL";
	};

	mtkfb@0 {
		compatible = "mediatek,mtkfb";
		phandle = <0x10e>;
	};

	mmsys_config@14000000 {
		compatible = "mediatek,mmsys_config", "mediatek,mt6833-mmsys_config", "syscon";
		reg = <0x0 0x14000000 0x0 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x1>;
		phandle = <0x46>;
	};

	dispsys {
		compatible = "mediatek,dispsys";
		mediatek,larb = <0x71>;
		clocks = <0x32 0xb 0x46 0x11 0x46 0x16 0x46 0xb 0x46 0x17 0x46 0x2 0x46 0x4 0x46 0x3 0x46 0x5 0x46 0xa 0x46 0x9 0x46 0x8 0x46 0xd 0x46 0xe 0x46 0x10 0x46 0x13 0x46 0x18 0x46 0x19 0x46 0x0 0x46 0x1 0x46 0x7 0x49 0x11 0x30 0xd0 0x2f 0x35 0x2d 0x30 0x9d 0x30 0x1d>;
		clock-names = "MMSYS_MTCMOS", "MMSYS_SMI_COMMON", "MMSYS_SMI_GALS", "MMSYS_SMI_INFRA", "MMSYS_SMI_IOMMU", "MMSYS_DISP_OVL0", "MMSYS_DISP_OVL0_2L", "MMSYS_DISP_RDMA0", "MMSYS_DISP_WDMA0", "MMSYS_DISP_COLOR0", "MMSYS_DISP_CCORR0", "MMSYS_DISP_AAL0", "MMSYS_DISP_GAMMA0", "MMSYS_DISP_POSTMASK0", "MMSYS_DISP_DITHER0", "MMSYS_DSI0", "MMSYS_DSI0_IF_CK", "MMSYS_26M", "MMSYS_DISP_MUTEX0", "MMSYS_DISP_CONFIG", "MMSYS_DISP_RSZ0", "APMIXED_MIPI_26M", "TOP_MUX_DISP_PWM", "DISP_PWM", "TOP_26M", "TOP_MUX_DISP", "TOP_UNIVPLL2_D4";
	};

	dispsys_config@14000000 {
		compatible = "mediatek,dispsys_config", "syscon", "mediatek,mt6833-mmsys";
		reg = <0x0 0x14000000 0x0 0x1000>;
		#clock-cells = <0x1>;
		iommus = <0x72 0x21>;
		mediatek,larb = <0x73>;
		fake-engine = <0x71 0x3 0x73 0x24>;
		clocks = <0x32 0xb 0x46 0x19 0x46 0x1 0x46 0x0>;
		clock-num = <0x4>;
		mediatek,mailbox-gce = <0x45>;
		mboxes = <0x45 0x0 0x0 0x4 0x45 0x5 0x0 0x4 0x45 0x2 0x0 0x4 0x45 0x3 0xffffffff 0x2 0x45 0x1 0xffffffff 0x6 0x45 0x4 0x0 0x4 0x45 0x6 0x0 0x4 0x47 0x8 0x0 0x3 0x47 0x9 0x0 0x3 0x47 0x9 0x0 0x3>;
		gce-client-names = "CLIENT_CFG0", "CLIENT_CFG1", "CLIENT_CFG2", "CLIENT_TRIG_LOOP0", "CLIENT_SODI_LOOP0", "CLIENT_SUB_CFG0", "CLIENT_DSI_CFG0", "CLIENT_SEC_CFG0", "CLIENT_SEC_CFG1", "CLIENT_SEC_CFG2";
		gce-subsys = <0x45 0x14000000 0x1 0x45 0x14010000 0x2 0x45 0x14020000 0x3>;
		gce-event-names = "disp_mutex0_eof", "disp_token_stream_dirty0", "disp_token_sodi0", "disp_wait_dsi0_te", "disp_token_stream_eof0", "disp_dsi0_eof", "disp_token_esd_eof0", "disp_rdma0_eof0", "disp_wdma0_eof0", "disp_token_stream_block0", "disp_token_cabc_eof0", "disp_wdma0_eof2", "disp_dsi0_sof0";
		gce-events = <0x45 0x1b2 0x45 0x280 0x45 0x29f 0x45 0x1c2 0x45 0x281 0x45 0x19a 0x45 0x282 0x45 0x19e 0x45 0x19b 0x45 0x283 0x45 0x284 0x45 0x19b 0x45 0x18e>;
		helper-name = "MTK_DRM_OPT_STAGE", "MTK_DRM_OPT_USE_CMDQ", "MTK_DRM_OPT_USE_M4U", "MTK_DRM_OPT_SODI_SUPPORT", "MTK_DRM_OPT_IDLE_MGR", "MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE", "MTK_DRM_OPT_IDLEMGR_BY_REPAINT", "MTK_DRM_OPT_IDLEMGR_ENTER_ULPS", "MTK_DRM_OPT_IDLEMGR_KEEP_LP11", "MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING", "MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ", "MTK_DRM_OPT_MET_LOG", "MTK_DRM_OPT_USE_PQ", "MTK_DRM_OPT_ESD_CHECK_RECOVERY", "MTK_DRM_OPT_ESD_CHECK_SWITCH", "MTK_DRM_OPT_PRESENT_FENCE", "MTK_DRM_OPT_RDMA_UNDERFLOW_AEE", "MTK_DRM_OPT_DSI_UNDERRUN_AEE", "MTK_DRM_OPT_HRT", "MTK_DRM_OPT_HRT_MODE", "MTK_DRM_OPT_DELAYED_TRIGGER", "MTK_DRM_OPT_OVL_EXT_LAYER", "MTK_DRM_OPT_AOD", "MTK_DRM_OPT_RPO", "MTK_DRM_OPT_DUAL_PIPE", "MTK_DRM_OPT_DC_BY_HRT", "MTK_DRM_OPT_OVL_WCG", "MTK_DRM_OPT_OVL_SBCH", "MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK", "MTK_DRM_OPT_MET", "MTK_DRM_OPT_REG_PARSER_RAW_DUMP", "MTK_DRM_OPT_VP_PQ", "MTK_DRM_OPT_GAME_PQ", "MTK_DRM_OPT_MMPATH", "MTK_DRM_OPT_HBM", "MTK_DRM_OPT_VDS_PATH_SWITCH", "MTK_DRM_OPT_LAYER_REC", "MTK_DRM_OPT_CLEAR_LAYER", "MTK_DRM_OPT_SF_PF";
		helper-value = <0x0 0x1 0x1 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x1 0x0 0x1 0x1 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1>;
		phandle = <0x10f>;
	};

	disp_mutex@14001000 {
		compatible = "mediatek,disp_mutex0", "mediatek,mt6833-disp-mutex";
		reg = <0x0 0x14001000 0x0 0x1000>;
		interrupts = <0x0 0xfd 0x4>;
		clocks = <0x46 0x0>;
		phandle = <0x110>;
	};

	dvs@1b100000 {
		compatible = "mediatek,dvs";
		reg = <0x0 0x1b100000 0x0 0x1000>;
		interrupts = <0x0 0x16a 0x4>;
		mboxes = <0x45 0x10 0x0 0x1>;
		EVENT_IPE_DVS_DONE = <0xb4>;
		iommus = <0x72 0x260>;
		clocks = <0x30 0xa2 0x6f 0x6>;
		clock-names = "DPE_TOP_MUX", "DPE_CLK_IPE_DPE";
	};

	dvp@1b100800 {
		compatible = "mediatek,dvp";
		reg = <0x0 0x1b100000 0x0 0x1000>;
		interrupts = <0x0 0x16b 0x4>;
		EVENT_IPE_DVP_DONE = <0xb5>;
		iommus = <0x72 0x260>;
		clocks = <0x30 0xa2 0x6f 0x6>;
		clock-names = "DPE_TOP_MUX", "DPE_CLK_IPE_DPE";
	};

	disp_ovl0@14005000 {
		compatible = "mediatek,disp_ovl0", "mediatek,mt6833-disp-ovl";
		reg = <0x0 0x14005000 0x0 0x1000>;
		interrupts = <0x0 0xff 0x4>;
		clocks = <0x46 0x2>;
		mediatek,larb = <0x71>;
		mediatek,smi-id = <0x0>;
		iommus = <0x72 0x2 0x72 0x1>;
		phandle = <0x111>;
	};

	disp_ovl0_2l@14006000 {
		compatible = "mediatek,disp_ovl0_2l", "mediatek,mt6833-disp-ovl";
		reg = <0x0 0x14006000 0x0 0x1000>;
		interrupts = <0x0 0x100 0x4>;
		clocks = <0x46 0x4>;
		mediatek,larb = <0x73>;
		mediatek,smi-id = <0x1>;
		iommus = <0x72 0x21 0x72 0x20>;
		phandle = <0x112>;
	};

	disp_pwm0@1100e000 {
		compatible = "mediatek,disp_pwm0", "mediatek,mt6833-disp-pwm";
		reg = <0x0 0x1100e000 0x0 0x1000>;
		interrupts = <0x0 0xab 0x4>;
		#pwm-cells = <0x2>;
		clocks = <0x2f 0x35 0x30 0xbd 0x30 0x4f>;
		clock-names = "main", "mm", "pwm_src";
		phandle = <0x14>;
	};

	disp_rdma0@14007000 {
		compatible = "mediatek,disp_rdma0", "mediatek,mt6833-disp-rdma";
		reg = <0x0 0x14007000 0x0 0x1000>;
		interrupts = <0x0 0x101 0x4>;
		clocks = <0x46 0x3>;
		mediatek,larb = <0x73>;
		mediatek,smi-id = <0x1>;
		iommus = <0x72 0x22>;
		phandle = <0x113>;
	};

	disp_rsz0@14008000 {
		compatible = "mediatek,disp_rsz0", "mediatek,mt6833-disp-rsz";
		reg = <0x0 0x14008000 0x0 0x1000>;
		interrupts = <0x0 0x102 0x4>;
		clocks = <0x46 0x7>;
		phandle = <0x114>;
	};

	disp_color0@14009000 {
		compatible = "mediatek,disp_color0", "mediatek,mt6833-disp-color";
		reg = <0x0 0x14009000 0x0 0x1000>;
		interrupts = <0x0 0x103 0x4>;
		clocks = <0x46 0xa>;
		phandle = <0x115>;
	};

	reserved@1400a000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1400a000 0x0 0x1000>;
	};

	disp_ccorr0@1400b000 {
		compatible = "mediatek,disp_ccorr0", "mediatek,mt6833-disp-ccorr";
		reg = <0x0 0x1400b000 0x0 0x1000>;
		interrupts = <0x0 0x104 0x4>;
		clocks = <0x46 0x9>;
		phandle = <0x116>;
	};

	disp_aal0@1400c000 {
		compatible = "mediatek,disp_aal0", "mediatek,mt6833-disp-aal";
		reg = <0x0 0x1400c000 0x0 0x1000>;
		interrupts = <0x0 0x106 0x4>;
		clocks = <0x46 0x8>;
		phandle = <0x117>;
	};

	disp_gamma0@1400d000 {
		compatible = "mediatek,disp_gamma0", "mediatek,mt6833-disp-gamma";
		reg = <0x0 0x1400d000 0x0 0x1000>;
		interrupts = <0x0 0x107 0x4>;
		clocks = <0x46 0xd>;
		phandle = <0x118>;
	};

	disp_postmask0@1400e000 {
		compatible = "mediatek,disp_postmask0", "mediatek,mt6833-disp-postmask";
		reg = <0x0 0x1400e000 0x0 0x1000>;
		interrupts = <0x0 0x108 0x4>;
		clocks = <0x46 0xe>;
		mediatek,larb = <0x71>;
		mediatek,smi-id = <0x0>;
		iommus = <0x72 0x0>;
		phandle = <0x119>;
	};

	disp_dither0@1400f000 {
		compatible = "mediatek,disp_dither0", "mediatek,mt6833-disp-dither";
		reg = <0x0 0x1400f000 0x0 0x1000>;
		interrupts = <0x0 0x109 0x4>;
		clocks = <0x46 0x10>;
		phandle = <0x11a>;
	};

	reserved@14010000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14010000 0x0 0x1000>;
	};

	reserved@14011000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14011000 0x0 0x1000>;
	};

	reserved@14012000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14012000 0x0 0x1000>;
	};

	mipi_tx_config@11e50000 {
		compatible = "mediatek,mipi_tx_config0", "mediatek,mt6833-mipi-tx";
		reg = <0x0 0x11e50000 0x0 0x1000>;
		clocks = <0x2d>;
		#clock-cells = <0x0>;
		#phy-cells = <0x0>;
		clock-output-names = "mipi_tx0_pll";
		phandle = <0x74>;
	};

	dsi@14013000 {
		compatible = "mediatek,dsi0", "mediatek,mt6833-dsi";
		reg = <0x0 0x14013000 0x0 0x1000>;
		interrupts = <0x0 0x10d 0x4>;
		clocks = <0x46 0x13 0x46 0x18 0x74>;
		clock-names = "engine", "digital", "hs";
		phys = <0x74>;
		phy-names = "dphy";
		phandle = <0x11b>;
	};

	dsi_te {
		compatible = "mediatek, dsi_te-eint";
		status = "disabled";
		phandle = <0x11c>;
	};

	esd_flag {
		compatible = "mediatek, esd_flag-eint";
		status = "disabled";
		phandle = <0x11d>;
	};

	disp_wdma0@14014000 {
		compatible = "mediatek,disp_wdma0", "mediatek,mt6833-disp-wdma";
		reg = <0x0 0x14014000 0x0 0x1000>;
		interrupts = <0x0 0x10e 0x4>;
		clocks = <0x46 0x5>;
		mediatek,larb = <0x73>;
		mediatek,smi-id = <0x1>;
		iommus = <0x72 0x23>;
		phandle = <0x11e>;
	};

	iommu_test {
		compatible = "mediatek,ktf-iommu-test";
		iommus = <0x72 0x2>;
	};

	reserved@14015000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14015000 0x0 0x1000>;
	};

	iommu {
		compatible = "mediatek,ion";
		iommus = <0x72 0x3>;
		phandle = <0x11f>;
	};

	pseudo_m4u {
		compatible = "mediatek,mt-pseudo_m4u";
		iommus = <0x72 0x3>;
	};

	pseudo_m4u-larb0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x0>;
		iommus = <0x72 0x0 0x72 0x1 0x72 0x2 0x72 0x3>;
	};

	pseudo_m4u-larb1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x1>;
		iommus = <0x72 0x20 0x72 0x21 0x72 0x22 0x72 0x23 0x72 0x24>;
	};

	pseudo_m4u-larb2 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x2>;
		iommus = <0x72 0x40 0x72 0x41 0x72 0x42 0x72 0x43 0x72 0x44>;
	};

	pseudo_m4u-larb4 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x4>;
		iommus = <0x72 0x80 0x72 0x81 0x72 0x82 0x72 0x83 0x72 0x84 0x72 0x85 0x72 0x86 0x72 0x87 0x72 0x88 0x72 0x89 0x72 0x8b 0x72 0x8a>;
	};

	pseudo_m4u-larb7 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x7>;
		iommus = <0x72 0xe0 0x72 0xe1 0x72 0xe2 0x72 0xe3 0x72 0xe4 0x72 0xe5 0x72 0xe6 0x72 0xe7 0x72 0xe8 0x72 0xe9 0x72 0xea 0x72 0xeb 0x72 0xec>;
	};

	pseudo_m4u-larb9 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x9>;
		iommus = <0x72 0x120 0x72 0x121 0x72 0x122 0x72 0x123 0x72 0x124 0x72 0x125 0x72 0x126 0x72 0x127 0x72 0x128 0x72 0x129 0x72 0x12a 0x72 0x12b 0x72 0x12c 0x72 0x12d 0x72 0x12e 0x72 0x12f 0x72 0x130 0x72 0x131 0x72 0x132 0x72 0x133 0x72 0x134 0x72 0x135 0x72 0x136 0x72 0x137 0x72 0x138 0x72 0x139 0x72 0x13a 0x72 0x13b 0x72 0x13c>;
	};

	pseudo_m4u-larb11 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0xb>;
		iommus = <0x72 0x160 0x72 0x161 0x72 0x162 0x72 0x163 0x72 0x164 0x72 0x165 0x72 0x166 0x72 0x167 0x72 0x168 0x72 0x169 0x72 0x16a 0x72 0x16b 0x72 0x16c 0x72 0x16d 0x72 0x16e 0x72 0x16f 0x72 0x170 0x72 0x171 0x72 0x172 0x72 0x173 0x72 0x174 0x72 0x175 0x72 0x176 0x72 0x177 0x72 0x178 0x72 0x179 0x72 0x17a 0x72 0x17b 0x72 0x17c>;
	};

	pseudo_m4u-larb13 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0xd>;
		iommus = <0x72 0x1a0 0x72 0x1a1 0x72 0x1a2 0x72 0x1a3 0x72 0x1a4 0x72 0x1a5 0x72 0x1a6 0x72 0x1a7 0x72 0x1a8 0x72 0x1a9 0x72 0x1aa 0x72 0x1ab>;
	};

	pseudo_m4u-larb14 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0xe>;
		iommus = <0x72 0x1c0 0x72 0x1c1 0x72 0x1c2 0x72 0x1c3 0x72 0x1c4 0x72 0x1c5>;
	};

	pseudo_m4u-larb16 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x10>;
		iommus = <0x72 0x200 0x72 0x201 0x72 0x202 0x72 0x203 0x72 0x204 0x72 0x205 0x72 0x206 0x72 0x207 0x72 0x208 0x72 0x209 0x72 0x20a 0x72 0x20b 0x72 0x20c 0x72 0x20d 0x72 0x20e 0x72 0x20f 0x72 0x210>;
	};

	pseudo_m4u-larb17 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x11>;
		iommus = <0x72 0x220 0x72 0x221 0x72 0x222 0x72 0x223 0x72 0x224 0x72 0x225 0x72 0x226 0x72 0x227 0x72 0x228 0x72 0x229 0x72 0x22a 0x72 0x22b 0x72 0x22c 0x72 0x22d 0x72 0x22e 0x72 0x22f 0x72 0x230>;
	};

	pseudo_m4u-larb18 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x12>;
		iommus = <0x72 0x240 0x72 0x241 0x72 0x242 0x72 0x243 0x72 0x244 0x72 0x245 0x72 0x246 0x72 0x247 0x72 0x248 0x72 0x249 0x72 0x24a 0x72 0x24b 0x72 0x24c 0x72 0x24d 0x72 0x24e 0x72 0x24f 0x72 0x250>;
	};

	pseudo_m4u-larb19 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x13>;
		iommus = <0x72 0x260 0x72 0x261 0x72 0x262 0x72 0x263>;
	};

	pseudo_m4u-larb20 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x14>;
		iommus = <0x72 0x280 0x72 0x281 0x72 0x282 0x72 0x283 0x72 0x284 0x72 0x285>;
	};

	pseudo_m4u-ccu0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x16>;
		iommus = <0x72 0x1a9 0x72 0x1aa 0x72 0x2c0>;
	};

	ccu@1a101000 {
		compatible = "mediatek,ccu";
		reg = <0x0 0x1a101000 0x0 0x1000>;
		interrupts = <0x0 0x14b 0x4>;
		clocks = <0x67 0x9 0x30 0xa4 0x32 0xd>;
		clock-names = "CCU_CLK_CAM_CCU", "CCU_CLK_TOP_MUX", "CAM_PWR";
	};

	pseudo_m4u-ccu1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x17>;
		iommus = <0x72 0x1c4 0x72 0x1c5 0x72 0x2e0>;
	};

	pseudo_m4u-misc {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x18>;
		iommus = <0x72 0x3>;
	};

	m4u@14016000 {
		cell-index = <0x0>;
		compatible = "mediatek,iommu_v0";
		reg = <0x0 0x14016000 0x0 0x1000>;
		mediatek,larbs = <0x71 0x73 0x75 0x76 0x77 0x78 0x79 0x7a 0x7b 0x7c 0x7d 0x7e 0x7f 0x80>;
		interrupts = <0x0 0x10f 0x4>;
		clocks = <0x46 0x17 0x32 0xb>;
		clock-names = "disp-iommu-ck", "power";
		#iommu-cells = <0x1>;
		phandle = <0x72>;
	};

	m4u@14017000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank1_m4u0";
		reg = <0x0 0x14017000 0x0 0x1000>;
		interrupts = <0x0 0x110 0x4>;
		phandle = <0x120>;
	};

	m4u@14018000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank2_m4u0";
		reg = <0x0 0x14018000 0x0 0x1000>;
		interrupts = <0x0 0x111 0x4>;
		phandle = <0x121>;
	};

	m4u@14019000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank3_m4u0";
		reg = <0x0 0x14019000 0x0 0x1000>;
		interrupts = <0x0 0x112 0x4>;
		phandle = <0x122>;
	};

	m4u@1401a000 {
		cell-index = <0x0>;
		compatible = "mediatek,sec_m4u0";
		reg = <0x0 0x1401a000 0x0 0x1000>;
		interrupts = <0x0 0x113 0x4>;
		phandle = <0x123>;
	};

	disp_smi_2x1_sub_common_u0@1401b000 {
		compatible = "mediatek,disp_smi_2x1_sub_common_u0", "mediatek,smi_common";
		reg = <0x0 0x1401b000 0x0 0x1000>;
		clocks = <0x32 0xb>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x16>;
	};

	disp_smi_2x1_sub_common_u1@1401c000 {
		compatible = "mediatek,disp_smi_2x1_sub_common_u1", "mediatek,smi_common";
		reg = <0x0 0x1401c000 0x0 0x1000>;
		clocks = <0x32 0xb>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x17>;
	};

	reserved@1401d000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1401d000 0x0 0x1000>;
	};

	img1_smi_2x1_sub_common@1401e000 {
		compatible = "mediatek,img1_smi_2x1_sub_common", "mediatek,smi_common";
		reg = <0x0 0x1401e000 0x0 0x1000>;
		clocks = <0x32 0xb>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x18>;
	};

	reserved@1401f000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1401f000 0x0 0xe1000>;
	};

	imgsys_config@15020000 {
		compatible = "mediatek,imgsys", "syscon";
		reg = <0x0 0x15020000 0x0 0x1000>;
		clocks = <0x81 0x0 0x81 0x2 0x82 0x0 0x82 0x4 0x82 0x2>;
		clock-names = "DIP_CG_IMG_LARB9", "DIP_CG_IMG_DIP", "DIP_CG_IMG_LARB11", "DIP_CG_IMG_DIP_MSS", "DIP_CG_IMG_MFB_DIP";
		phandle = <0x124>;
	};

	imgsys1@15020000 {
		compatible = "mediatek,mt6833-imgsys1", "syscon";
		reg = <0x0 0x15020000 0x0 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x1>;
		phandle = <0x81>;
	};

	dip_a0@15021000 {
		compatible = "mediatek,dip1";
		reg = <0x0 0x15021000 0x0 0xc000>;
		interrupts = <0x0 0x15a 0x4>;
	};

	dip_a1@15022000 {
		compatible = "mediatek,dip_a1";
		reg = <0x0 0x15022000 0x0 0x1000>;
	};

	dip_a2@15023000 {
		compatible = "mediatek,dip_a2";
		reg = <0x0 0x15023000 0x0 0x1000>;
	};

	dip_a3@15024000 {
		compatible = "mediatek,dip_a3";
		reg = <0x0 0x15024000 0x0 0x1000>;
	};

	dip_a4@15025000 {
		compatible = "mediatek,dip_a4";
		reg = <0x0 0x15025000 0x0 0x1000>;
	};

	dip_a5@15026000 {
		compatible = "mediatek,dip_a5";
		reg = <0x0 0x15026000 0x0 0x1000>;
	};

	dip_a6@15027000 {
		compatible = "mediatek,dip_a6";
		reg = <0x0 0x15027000 0x0 0x1000>;
	};

	dip_a7@15028000 {
		compatible = "mediatek,dip_a7";
		reg = <0x0 0x15028000 0x0 0x1000>;
	};

	dip_a8@15029000 {
		compatible = "mediatek,dip_a8";
		reg = <0x0 0x15029000 0x0 0x1000>;
	};

	dip_a9@1502a000 {
		compatible = "mediatek,dip_a9";
		reg = <0x0 0x1502a000 0x0 0x1000>;
	};

	dip_a10@1502b000 {
		compatible = "mediatek,dip_a10";
		reg = <0x0 0x1502b000 0x0 0x1000>;
	};

	dip_a11@1502c000 {
		compatible = "mediatek,dip_a11";
		reg = <0x0 0x1502c000 0x0 0x1000>;
	};

	camera_af_hw_node {
		compatible = "mediatek, camera_af_lens";
		phandle = <0x125>;
	};

	mtk_composite_v4l2_2 {
		compatible = "mediatek,mtk_composite_v4l2_2";
		phandle = <0x126>;
	};

	smi_larb9@1502e000 {
		compatible = "mediatek,smi_larb9", "mediatek,smi_larb";
		reg = <0x0 0x1502e000 0x0 0x1000>;
		mediatek,larb-id = <0x9>;
		interrupts = <0x0 0x159 0x4>;
		clocks = <0x32 0x6 0x81 0x0>;
		clock-names = "scp-isp", "img1-larb9";
		mediatek,smi-id = <0x9>;
		phandle = <0x78>;
	};

	smi_larb10@15030000 {
		compatible = "mediatek,smi_larb10", "mediatek,smi_larb";
		reg = <0x0 0x15030000 0x0 0x1000>;
		mediatek,larb-id = <0xa>;
		clocks = <0x32 0x6>;
		clock-names = "scp-isp";
		mediatek,smi-id = <0xa>;
	};

	2x1_sub_common@1502f000 {
		compatible = "mediatek,2x1_sub_common", "mediatek,smi_common";
		reg = <0x0 0x1502f000 0x0 0x1000>;
		clocks = <0x32 0x6>;
		clock-names = "scp-isp";
		mediatek,smi-id = <0x1c>;
	};

	mfb@15010000 {
		compatible = "mediatek,mfb";
		reg = <0x0 0x15010000 0x0 0x1000>;
		interrupts = <0x0 0x15c 0x4>;
	};

	wpe_a@15011000 {
		compatible = "mediatek,wpe_a";
		reg = <0x0 0x15011000 0x0 0x1000>;
		interrupts = <0x0 0x15d 0x4>;
	};

	mfb@15012000 {
		compatible = "mediatek,mfb";
		reg = <0x0 0x15012000 0x0 0x1000>;
	};

	imgsys2_config@15820000 {
		compatible = "mediatek,imgsys2", "syscon";
		reg = <0x0 0x15820000 0x0 0x1000>;
		phandle = <0x127>;
	};

	imgsys2@15820000 {
		compatible = "mediatek,mt6833-imgsys2", "syscon";
		reg = <0x0 0x15820000 0x0 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x1>;
		phandle = <0x82>;
	};

	dip_b0@15821000 {
		compatible = "mediatek,dip_b0";
		reg = <0x0 0x15821000 0x0 0x1000>;
		interrupts = <0x0 0x161 0x4>;
	};

	dip_b1@15822000 {
		compatible = "mediatek,dip_b1";
		reg = <0x0 0x15822000 0x0 0x1000>;
	};

	dip_b2@15823000 {
		compatible = "mediatek,dip_b2";
		reg = <0x0 0x15823000 0x0 0x1000>;
	};

	dip_b3@15824000 {
		compatible = "mediatek,dip_b3";
		reg = <0x0 0x15824000 0x0 0x1000>;
	};

	dip_b4@15825000 {
		compatible = "mediatek,dip_b4";
		reg = <0x0 0x15825000 0x0 0x1000>;
	};

	dip_b5@15826000 {
		compatible = "mediatek,dip_b5";
		reg = <0x0 0x15826000 0x0 0x1000>;
	};

	dip_b6@15827000 {
		compatible = "mediatek,dip_b6";
		reg = <0x0 0x15827000 0x0 0x1000>;
	};

	dip_b7@15828000 {
		compatible = "mediatek,dip_b7";
		reg = <0x0 0x15828000 0x0 0x1000>;
	};

	dip_b8@15829000 {
		compatible = "mediatek,dip_b8";
		reg = <0x0 0x15829000 0x0 0x1000>;
	};

	dip_b9@1582a000 {
		compatible = "mediatek,dip_b9";
		reg = <0x0 0x1582a000 0x0 0x1000>;
	};

	dip_b10@1582b000 {
		compatible = "mediatek,dip_b10";
		reg = <0x0 0x1582b000 0x0 0x1000>;
	};

	dip_b11@1582c000 {
		compatible = "mediatek,dip_b11";
		reg = <0x0 0x1582c000 0x0 0x1000>;
	};

	smi_larb11@1582e000 {
		compatible = "mediatek,smi_larb11", "mediatek,smi_larb";
		reg = <0x0 0x1582e000 0x0 0x1000>;
		mediatek,larb-id = <0xb>;
		interrupts = <0x0 0x160 0x4>;
		clocks = <0x32 0x7 0x82 0x0>;
		clock-names = "scp-isp2", "img2-larb9";
		mediatek,smi-id = <0xb>;
		phandle = <0x79>;
	};

	smi_larb12@15830000 {
		compatible = "mediatek,smi_larb12", "mediatek,smi_larb";
		reg = <0x0 0x15830000 0x0 0x1000>;
		mediatek,larb-id = <0xc>;
		interrupts = <0x0 0x162 0x4>;
		clocks = <0x32 0x7>;
		clock-names = "scp-isp2";
		mediatek,smi-id = <0xc>;
	};

	msfdl@15810000 {
		compatible = "mediatek,msfdl";
		reg = <0x0 0xf13dd0 0x0 0x1000>;
		interrupts = <0x0 0x1f4 0x4>;
	};

	mssdl@15812000 {
		compatible = "mediatek,mssdl";
		reg = <0x0 0x15812000 0x0 0x1000>;
		interrupts = <0x0 0x1f5 0x4>;
	};

	mfb_b@15810000 {
		compatible = "mediatek,mfb_b";
		reg = <0x0 0x15810000 0x0 0x1000>;
		interrupts = <0x0 0x1f4 0x4>;
	};

	wpe_b@15811000 {
		compatible = "mediatek,wpe_b";
		reg = <0x0 0x15811000 0x0 0x1000>;
	};

	mss_b@15812000 {
		compatible = "mediatek,mss_b";
		reg = <0x0 0x15812000 0x0 0x1000>;
		interrupts = <0x0 0x1f5 0x4>;
		mboxes = <0x45 0x11 0x0 0x1>;
		mss_frame_done = [00 d8];
		mss_token = [02 99];
	};

	msf_b@15810000 {
		compatible = "mediatek,msf_b";
		reg = <0x0 0x15810000 0x0 0x1000>;
		interrupts = <0x0 0x1f4 0x4>;
		mboxes = <0x45 0x12 0x0 0x1>;
		msf_frame_done = [00 d6];
		msf_token = [02 9a];
		clocks = <0x82 0x0 0x82 0x4 0x82 0x2 0x32 0x6>;
		clock-names = "MFB_CG_IMG2_LARB11", "MFB_CG_IMG2_MSS", "MFB_CG_IMG2_MFB", "MFB_CG_IMG1_GALS";
	};

	imgsys_mfb_b@15820000 {
		compatible = "mediatek,imgsys_mfb_b";
		reg = <0x0 0x15820000 0x0 0x1000>;
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		mediatek,vcuid = <0x0>;
		mediatek,vcuname = "vcu";
		reg = <0x0 0x16000000 0x0 0x40000 0x0 0x17020000 0x0 0x10000 0x0 0x17820000 0x0 0x10000>;
		iommus = <0x72 0x80>;
		mediatek,mailbox-gce = <0x45>;
		mediatek,dec_gce_th_num = <0x1>;
		mediatek,enc_gce_th_num = <0x1>;
		mboxes = <0x45 0x7 0x0 0x1 0x45 0xc 0x0 0x1 0x47 0xc 0x0 0x1>;
		gce-event-names = "venc_eof", "venc_cmdq_pause_done", "venc_mb_done", "venc_sps_done", "venc_pps_done", "venc_128B_cnt_done", "vdec_pic_start", "vdec_decode_done", "vdec_pause", "vdec_dec_error", "vdec_mc_busy_overflow_timeout", "vdec_all_dram_req_done", "vdec_ini_fetch_rdy", "vdec_process_flag", "vdec_search_start_code_done", "vdec_ref_reorder_done", "vdec_wp_tble_done", "vdec_count_sram_clr_done", "vdec_gce_cnt_op_threshold";
		gce-events = <0x45 0x81 0x45 0x82 0x45 0x84 0x45 0x89 0x45 0x88 0x45 0x85 0x45 0xa0 0x45 0xa1 0x45 0xa2 0x45 0xa3 0x45 0xa4 0x45 0xa5 0x45 0xa6 0x45 0xa7 0x45 0xa8 0x45 0xa9 0x45 0xaa 0x45 0xab 0x45 0xaf>;
		gce-gpr = <0xa 0xb>;
		phandle = <0x83>;
	};

	vdec@16000000 {
		compatible = "mediatek,mt6833-vcodec-dec";
		reg = <0x0 0x1602f000 0x0 0x1000 0x0 0x16020000 0x0 0x400 0x0 0x16021000 0x0 0x1000 0x0 0x16023000 0x0 0x1000 0x0 0x16025000 0x0 0x1000>;
		iommus = <0x72 0x80>;
		mediatek,larb = <0x76>;
		interrupts = <0x0 0x1aa 0x4>;
		mediatek,vcu = <0x83>;
		clocks = <0x6c 0x1>;
		clock-names = "MT_CG_VDEC";
	};

	vdec_gcon@16010000 {
		compatible = "mediatek,vdec_gcon";
		reg = <0x0 0x16010000 0x0 0x8000>;
		phandle = <0x128>;
	};

	vdec_gcon@16018000 {
		compatible = "mediatek,vdec_gcon";
		reg = <0x0 0x16018000 0x0 0x8000>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		reg = <0x0 0x16020000 0x0 0xd000>;
		interrupts = <0x0 0x1aa 0x4>;
	};

	vdec@16029800 {
		compatible = "mediatek,vdec";
		reg = <0x0 0x16029800 0x0 0x0>;
		interrupts = <0x0 0x1ab 0x4>;
	};

	vdec@16029900 {
		compatible = "mediatek,vdec";
		reg = <0x0 0x16029900 0x0 0x0>;
	};

	vdec@1602a000 {
		compatible = "mediatek,vdec";
		reg = <0x0 0x1602a000 0x0 0x0>;
	};

	vdec@1602b000 {
		compatible = "mediatek,vdec";
		reg = <0x0 0x1602b000 0x0 0x0>;
	};

	vdec@1602e000 {
		compatible = "mediatek,vdec";
		reg = <0x0 0x1602e000 0x0 0x0>;
	};

	vdec_gcon@1602f000 {
		compatible = "mediatek,vdec_gcon", "mediatek,mt6833-vdec_gcon", "syscon";
		reg = <0x0 0x1602f000 0x0 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x1>;
		phandle = <0x6c>;
	};

	venc_gcon@17000000 {
		compatible = "mediatek,venc_gcon", "mediatek,mt6833-venc_gcon", "syscon";
		reg = <0x0 0x17000000 0x0 0x10000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x1>;
		phandle = <0x84>;
	};

	venc@17000000 {
		compatible = "mediatek,mt6833-vcodec-enc";
		reg = <0x0 0x17020000 0x0 0x2000>;
		iommus = <0x72 0xe4>;
		mediatek,larb = <0x77>;
		interrupts = <0x0 0x136 0x4>;
		mediatek,vcu = <0x83>;
		clocks = <0x84 0x1>;
		clock-names = "MT_CG_VENC";
	};

	smi_larb7@17010000 {
		compatible = "mediatek,smi_larb7", "mediatek,smi_larb";
		reg = <0x0 0x17010000 0x0 0x1000>;
		mediatek,larb-id = <0x7>;
		interrupts = <0x0 0x135 0x4>;
		clocks = <0x32 0xa 0x84 0x1 0x84 0x2>;
		clock-names = "scp-venc", "venc-set1", "venc-set2";
		mediatek,smi-id = <0x7>;
		phandle = <0x77>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		reg = <0x0 0x17020000 0x0 0x10000>;
		interrupts = <0x0 0x136 0x4>;
	};

	jpgenc@17030000 {
		compatible = "mediatek,jpgenc";
		reg = <0x0 0x17030000 0x0 0x10000>;
		mediatek,larb = <0x77>;
		iommus = <0x72 0xe9>;
		interrupts = <0x0 0x137 0x4>;
		clocks = <0x84 0x2>;
		clock-names = "jpgenc";
		cshot-spec = <0x170>;
		port-id = <0xe9 0xea 0xeb 0xec>;
	};

	mbist@17040000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17040000 0x0 0x10000>;
	};

	camsys_main@1a000000 {
		compatible = "mediatek,camsys_main", "mediatek,mt6833-camsys_main", "syscon";
		reg = <0x0 0x1a000000 0x0 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x1>;
		phandle = <0x67>;
	};

	camsys_rawa@1a04f000 {
		compatible = "mediatek,camsys_rawa", "mediatek,mt6833-camsys_rawa", "syscon";
		reg = <0x0 0x1a04f000 0x0 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x1>;
		phandle = <0x6d>;
	};

	camsys_rawb@1a06f000 {
		compatible = "mediatek,camsys_rawb", "mediatek,mt6833-camsys_rawb", "syscon";
		reg = <0x0 0x1a06f000 0x0 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x1>;
		phandle = <0x6e>;
	};

	camsys@1a000000 {
		compatible = "mediatek,camsys", "syscon";
		reg = <0x0 0x1a000000 0x0 0x10000>;
		clocks = <0x32 0xd 0x32 0xe 0x32 0xf 0x67 0x3 0x67 0x4 0x67 0x6 0x67 0x7 0x67 0x8 0x67 0x0 0x67 0x1 0x67 0x9 0x67 0x5 0x67 0xf 0x6d 0x0 0x6d 0x1 0x6d 0x2 0x6e 0x0 0x6e 0x1 0x6e 0x2 0x30 0xa4 0x30 0xcf>;
		clock-names = "ISP_SCP_SYS_CAM", "ISP_SCP_SYS_RAWA", "ISP_SCP_SYS_RAWB", "CAMSYS_CAM_CGPDN", "CAMSYS_CAMTG_CGPDN", "CAMSYS_CAMSV0_CGPDN", "CAMSYS_CAMSV1_CGPDN", "CAMSYS_CAMSV2_CGPDN", "CAMSYS_LARB13_CGPDN", "CAMSYS_LARB14_CGPDN", "CAMSYS_CCU0_CGPDN", "CAMSYS_SENINF_CGPDN", "CAMSYS_MAIN_CAM2MM_GALS_CGPDN", "CAMSYS_RAWALARB16_CGPDN", "CAMSYS_RAWACAM_CGPDN", "CAMSYS_RAWATG_CGPDN", "CAMSYS_RAWBLARB17_CGPDN", "CAMSYS_RAWBCAM_CGPDN", "CAMSYS_RAWBTG_CGPDN", "TOPCKGEN_TOP_MUX_CCU", "TOPCKGEN_TOP_MUX_CAMTM";
		phandle = <0x129>;
	};

	camsys_a@1a04f000 {
		compatible = "mediatek,camsys_a";
		reg = <0x0 0x1a04f000 0x0 0x1000>;
		phandle = <0x12a>;
	};

	camsys_b@1a06f000 {
		compatible = "mediatek,camsys_b";
		reg = <0x0 0x1a06f000 0x0 0x1000>;
		phandle = <0x12b>;
	};

	camsys_c@1a08f000 {
		compatible = "mediatek,camsys_c";
		reg = <0x0 0x1a08f000 0x0 0x1000>;
		phandle = <0x12c>;
	};

	cam1_inner@1a038000 {
		compatible = "mediatek,cam1_inner";
		reg = <0x0 0x1a038000 0x0 0x8000>;
	};

	cam2_inner@1a058000 {
		compatible = "mediatek,cam2_inner";
		reg = <0x0 0x1a058000 0x0 0x8000>;
	};

	cam3_inner@1a078000 {
		compatible = "mediatek,cam3_inner";
		reg = <0x0 0x1a078000 0x0 0x8000>;
	};

	cam1@1a030000 {
		compatible = "mediatek,cam1";
		reg = <0x0 0x1a030000 0x0 0x8000>;
		interrupts = <0x0 0x140 0x4>;
		phandle = <0x2b>;
	};

	cam2@1a050000 {
		compatible = "mediatek,cam2";
		reg = <0x0 0x1a050000 0x0 0x8000>;
		interrupts = <0x0 0x141 0x4>;
		phandle = <0x2c>;
	};

	cam3@1a070000 {
		compatible = "mediatek,cam3";
		reg = <0x0 0x1a070000 0x0 0x8000>;
	};

	camsv3@1a092000 {
		compatible = "mediatek,camsv3";
		reg = <0x0 0x1a092000 0x0 0x1000>;
		interrupts = <0x0 0x147 0x4>;
	};

	camsv4@1a093000 {
		compatible = "mediatek,camsv4";
		reg = <0x0 0x1a093000 0x0 0x1000>;
		interrupts = <0x0 0x148 0x4>;
	};

	camsv5@1a094000 {
		compatible = "mediatek,camsv5";
		reg = <0x0 0x1a094000 0x0 0x1000>;
		interrupts = <0x0 0x149 0x4>;
	};

	camsv6@1a095000 {
		compatible = "mediatek,camsv6";
		reg = <0x0 0x1a095000 0x0 0x1000>;
		interrupts = <0x0 0x14a 0x4>;
	};

	camsv7@1a096000 {
		compatible = "mediatek,camsv7";
		reg = <0x0 0x1a096000 0x0 0x1000>;
		interrupts = <0x0 0x14e 0x4>;
	};

	camsv8@1a097000 {
		compatible = "mediatek,camsv8";
		reg = <0x0 0x1a097000 0x0 0x1000>;
		interrupts = <0x0 0x14f 0x4>;
	};

	ptp3 {
		compatible = "mediatek,ptp3";
		fll_doe_pllclken = <0x100>;
		fll_doe_bren = <0x100>;
		fll_doe_fll05 = <0x0>;
		fll_doe_fll06 = <0x0>;
		fll_doe_fll07 = <0x0>;
		fll_doe_fll08 = <0x0>;
		fll_doe_fll09 = <0x0>;
		cinst_doe_enable = <0x10000>;
		cinst_doe_const_mode = <0x100>;
		cinst_doe_ls_idx_sel = <0x100>;
		cinst_doe_ls_period = <0x8>;
		cinst_doe_ls_credit = <0x20>;
		cinst_doe_ls_low_freq_period = <0x8>;
		cinst_doe_ls_low_freq_enable = <0x2>;
		cinst_doe_vx_period = <0x8>;
		cinst_doe_vx_credit = <0x20>;
		cinst_doe_vx_low_freq_period = <0x8>;
		cinst_doe_vx_low_freq_enable = <0x2>;
		drcc_state = <0x0>;
		drcc0_Vref = <0xff>;
		drcc1_Vref = <0xff>;
		drcc2_Vref = <0xff>;
		drcc3_Vref = <0xff>;
		drcc4_Vref = <0xff>;
		drcc5_Vref = <0xff>;
		drcc6_Vref = <0xff>;
		drcc7_Vref = <0xff>;
		drcc0_Hwgatepct = <0xff>;
		drcc1_Hwgatepct = <0xff>;
		drcc2_Hwgatepct = <0xff>;
		drcc3_Hwgatepct = <0xff>;
		drcc4_Hwgatepct = <0xff>;
		drcc5_Hwgatepct = <0xff>;
		drcc6_Hwgatepct = <0xff>;
		drcc7_Hwgatepct = <0xff>;
		drcc0_Code = <0xff>;
		drcc1_Code = <0xff>;
		drcc2_Code = <0xff>;
		drcc3_Code = <0xff>;
		drcc4_Code = <0xff>;
		drcc5_Code = <0xff>;
		drcc6_Code = <0xff>;
		drcc7_Code = <0xff>;
		igEn = <0x2>;
		lreEn = <0x1>;
		byteEn = <0x1>;
		rcanEn = <0x2>;
		phandle = <0x12d>;
	};

	ipesys_config@1b000000 {
		compatible = "mediatek,ipesys_config";
		reg = <0x0 0x1b000000 0x0 0x1000>;
	};

	ipesys@1b000000 {
		compatible = "mediatek,ipesys", "mediatek,mt6833-ipesys", "syscon";
		reg = <0x0 0x1b000000 0x0 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x1>;
		phandle = <0x6f>;
	};

	fdvt@1b001000 {
		compatible = "mediatek,fdvt";
		reg = <0x0 0x1b001000 0x0 0x1000>;
		interrupts = <0x0 0x167 0x4>;
		clocks = <0x6f 0x3>;
		clock-names = "FD_CLK_IPE_FD";
		mboxes = <0x45 0xe 0x0 0x1 0x47 0xb 0x0 0x1>;
		fdvt_frame_done = <0xb1>;
	};

	fe@1b002000 {
		compatible = "mediatek,fe";
		reg = <0x0 0x1b002000 0x0 0x1000>;
		interrupts = <0x0 0x169 0x4>;
	};

	rsc@1b003000 {
		compatible = "mediatek,rsc";
		mediatek,larb = <0x80>;
		reg = <0x0 0x1b003000 0x0 0x1000>;
		interrupts = <0x0 0x168 0x4>;
		mboxes = <0x45 0xd 0x0 0x1>;
		gce-event-names = "rsc_eof";
		gce-events = <0x45 0xb3>;
		clocks = <0x6f 0x5>;
		clock-names = "RSC_CLK_IPE_RSC";
	};

	ipe_smi_subcom@1b00e000 {
		compatible = "mediatek,ipe_smi_subcom", "mediatek,smi_common";
		reg = <0x0 0x1b00e000 0x0 0x1000>;
		clocks = <0x32 0x8>;
		clock-names = "scp-ipe";
		mediatek,smi-id = <0x19>;
	};

	smi_larb8@17011000 {
		compatible = "mediatek,smi_larb8", "mediatek,smi_larb";
		reg = <0x0 0x17011000 0x0 0x1000>;
		mediatek,larb-id = <0x8>;
		clocks = <0x32 0xa>;
		clock-names = "scp-venc";
		mediatek,smi-id = <0x8>;
	};

	depth@1b100000 {
		compatible = "mediatek,depth";
		reg = <0x0 0x1b100000 0x0 0x1000>;
		interrupts = <0x0 0x16a 0x4>;
	};

	syscon@1f000000 {
		compatible = "mediatek,mt6833-mdpsys_config", "syscon";
		reg = <0x0 0x1f000000 0x0 0x1000>;
		pwr-regmap = <0x4b>;
		#clock-cells = <0x1>;
		phandle = <0x6b>;
	};

	mdpsys_config@1f000000 {
		compatible = "mediatek,mdpsys_config", "syscon";
		reg = <0x0 0x1f000000 0x0 0x1000>;
		clocks = <0x6b 0x2 0x6b 0x3 0x6b 0x12 0x6b 0x13 0x6b 0x7>;
		clock-names = "MDP_IMG_DL_ASYNC0", "MDP_IMG_DL_ASYNC1", "MDP_IMG_DL_RELAY0_ASYNC0", "MDP_IMG_DL_RELAY1_ASYNC1", "MDP_APB_BUS";
		phandle = <0x85>;
	};

	mdp_mutex@1f001000 {
		compatible = "mediatek,mdp_mutex";
		reg = <0x0 0x1f001000 0x0 0x1000>;
		clocks = <0x6b 0xb>;
		clock-names = "MDP_MUTEX0";
		phandle = <0x86>;
	};

	mdp_smi_larb0@1f002000 {
		compatible = "mediatek,mdp_smi_larb0";
		reg = <0x0 0x1f002000 0x0 0x1000>;
	};

	mdp_rdma0@1f003000 {
		compatible = "mediatek,mdp_rdma0", "mediatek,mdp";
		reg = <0x0 0x1f003000 0x0 0x1000>;
		clocks = <0x6b 0x0 0x2f 0x8 0x2f 0x18>;
		clock-names = "MDP_RDMA0", "GCE", "GCE_TIMER";
		mmsys_config = <0x85>;
		mm_mutex = <0x86>;
		mboxes = <0x47 0xa 0x0 0x1 0x45 0x13 0x0 0x1 0x45 0x14 0x0 0x1 0x45 0x15 0x0 0x1 0x45 0x16 0x0 0x1>;
		mdp_rdma0 = <0x87>;
		mdp_rsz0 = <0x88>;
		mdp_rsz1 = <0x89>;
		mdp_wrot0 = <0x8a>;
		mdp_wrot1 = <0x8b>;
		mdp_tdshp0 = <0x8c>;
		mdp_aal0 = <0x8d>;
		mdp_hdr0 = <0x8e>;
		thread_count = <0x18>;
		mediatek,mailbox-gce = <0x45>;
		g3d_config_base = <0x13000000 0x0 0xffff0000>;
		mmsys_config_base = <0x14000000 0x1 0xffff0000>;
		disp_dither_base = <0x14010000 0x2 0xffff0000>;
		mm_na_base = <0x14020000 0x3 0xffff0000>;
		imgsys_base = <0x15020000 0x4 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x5 0xffff0000>;
		venc_gcon_base = <0x18810000 0x6 0xffff0000>;
		conn_peri_base = <0x18820000 0x7 0xffff0000>;
		topckgen_base = <0x18830000 0x8 0xffff0000>;
		kp_base = <0x18840000 0x9 0xffff0000>;
		scp_sram_base = <0x10000000 0xa 0xffff0000>;
		infra_na3_base = <0x10010000 0xb 0xffff0000>;
		infra_na4_base = <0x10020000 0xc 0xffff0000>;
		scp_base = <0x10030000 0xd 0xffff0000>;
		mcucfg_base = <0x10040000 0xe 0xffff0000>;
		gcpu_base = <0x10050000 0xf 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		dip_cq_thread0_frame_done = <0xe1>;
		dip_cq_thread1_frame_done = <0xe2>;
		dip_cq_thread2_frame_done = <0xe3>;
		dip_cq_thread3_frame_done = <0xe4>;
		dip_cq_thread4_frame_done = <0xe5>;
		dip_cq_thread5_frame_done = <0xe6>;
		dip_cq_thread6_frame_done = <0xe7>;
		dip_cq_thread7_frame_done = <0xe8>;
		dip_cq_thread8_frame_done = <0xe9>;
		dip_cq_thread9_frame_done = <0xea>;
		dip_cq_thread10_frame_done = <0xeb>;
		dip_cq_thread11_frame_done = <0xec>;
		dip_cq_thread12_frame_done = <0xed>;
		dip_cq_thread13_frame_done = <0xee>;
		dip_cq_thread14_frame_done = <0xef>;
		dip_cq_thread15_frame_done = <0xf0>;
		dip_cq_thread16_frame_done = <0xf1>;
		dip_cq_thread17_frame_done = <0xf2>;
		dip_cq_thread18_frame_done = <0xf3>;
		dip2_cq_thread21_frame_done = <0xd6>;
		dip2_cq_thread23_frame_done = <0xd8>;
		wpe_b_frame_done = <0xd7>;
		mdp_rdma0_sof = <0x100>;
		mdp_aal_sof = <0x102>;
		mdp_hdr0_sof = <0x104>;
		mdp_rsz0_sof = <0x105>;
		mdp_rsz1_sof = <0x106>;
		mdp_wrot0_sof = <0x107>;
		mdp_wrot1_sof = <0x108>;
		mdp_tdshp_sof = <0x109>;
		img_dl_relay_sof = <0x10b>;
		img_dl_relay1_sof = <0x10c>;
		mdp_wrot1_write_frame_done = <0x122>;
		mdp_wrot0_write_frame_done = <0x123>;
		mdp_tdshp_frame_done = <0x127>;
		mdp_rsz1_frame_done = <0x12a>;
		mdp_rsz0_frame_done = <0x12b>;
		mdp_rdma0_frame_done = <0x12f>;
		mdp_hdr0_frame_done = <0x131>;
		mdp_aal_frame_done = <0x136>;
		phandle = <0x87>;
	};

	reserved@1f004000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1f004000 0x0 0x1000>;
	};

	mdp_aal0@1f005000 {
		compatible = "mediatek,mdp_aal0";
		reg = <0x0 0x1f005000 0x0 0x1000>;
		clocks = <0x6b 0xf>;
		clock-names = "MDP_AAL0";
		phandle = <0x8d>;
	};

	reserved@1f006000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1f006000 0x0 0x1000>;
	};

	mdp_hdr0@1f007000 {
		compatible = "mediatek,mdp_hdr0";
		reg = <0x0 0x1f007000 0x0 0x1000>;
		clocks = <0x6b 0xa>;
		clock-names = "MDP_HDR0";
		phandle = <0x8e>;
	};

	mdp_rsz@1f008000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0x0 0x1f008000 0x0 0x1000>;
		clocks = <0x6b 0x9>;
		clock-names = "MDP_RSZ0";
		phandle = <0x88>;
	};

	mdp_rsz1@1f009000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0x0 0x1f009000 0x0 0x1000>;
		clocks = <0x6b 0xd>;
		clock-names = "MDP_RSZ1";
		phandle = <0x89>;
	};

	mdp_wrot0@1f00a000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0x0 0x1f00a000 0x0 0x1000>;
		clocks = <0x6b 0x8>;
		clock-names = "MDP_WROT0";
		phandle = <0x8a>;
	};

	mdp_wrot1@1f00b000 {
		compatible = "mediatek,mdp_wrot1";
		reg = <0x0 0x1f00b000 0x0 0x1000>;
		clocks = <0x6b 0xc>;
		clock-names = "MDP_WROT1";
		phandle = <0x8b>;
	};

	mdp_tdshp0@1f00c000 {
		compatible = "mediatek,mdp_tdshp0";
		reg = <0x0 0x1f00c000 0x0 0x1000>;
		clocks = <0x6b 0x1>;
		clock-names = "MDP_TDSHP0";
		phandle = <0x8c>;
	};

	reserved@1f00d000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1f00d000 0x0 0x1000>;
	};

	reserved@1f00e000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1f00e000 0x0 0x1000>;
	};

	gps@18c00000 {
		compatible = "mediatek,gps";
		phandle = <0x12e>;
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x12f>;
	};

	simtray {
		compatible = "light,simtray-status";
		status-gpio = <0x2 0x4 0x0>;
		phandle = <0x130>;
	};

	board_id {
		compatible = "mediatek,board_id";
		phandle = <0x131>;
	};

	blk_thermal {
		compatible = "mediatek,blk_thermal_ntc";
		io-channels = <0x2e 0x3>;
		io-channel-names = "blk_thermal-channel";
		status = "okay";
		phandle = <0x132>;
	};

	memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0x0 0x18000000>;
		iris-recognition-size = <0x0 0x10000000>;
		2d_fr-size = <0x0 0x0>;
		tui-size = <0x0 0x4000000>;
		wfd-size = <0x0 0x4000000>;
		prot-region-based-size = <0x0 0x8000000>;
		ta-elf-size = <0x0 0x1000000>;
		ta-stack-heap-size = <0x0 0x6000000>;
		sdsp-tee-sharedmem-size = <0x0 0x1000000>;
		sdsp-firmware-size = <0x0 0x1000000>;
		phandle = <0x133>;
	};

	spi0@1100a000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x0>;
		reg = <0x0 0x1100a000 0x0 0x100>;
		interrupts = <0x0 0x9f 0x4>;
		clocks = <0x30 0x9 0x30 0xb3 0x2f 0x1b>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x134>;
	};

	spi1@11010000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x0>;
		reg = <0x0 0x11010000 0x0 0x100>;
		interrupts = <0x0 0xa0 0x4>;
		clocks = <0x30 0x9 0x30 0xb3 0x2f 0x39>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x135>;
	};

	spi2@11012000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x0>;
		reg = <0x0 0x11012000 0x0 0x100>;
		interrupts = <0x0 0xa1 0x4>;
		clocks = <0x30 0x9 0x30 0xb3 0x2f 0x3b>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x136>;
	};

	spi3@11013000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x0>;
		reg = <0x0 0x11013000 0x0 0x100>;
		interrupts = <0x0 0xa2 0x4>;
		clocks = <0x30 0x9 0x30 0xb3 0x2f 0x3c>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x137>;
	};

	spi4@11018000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x0 0x1>;
		reg = <0x0 0x11018000 0x0 0x100>;
		interrupts = <0x0 0xa3 0x4>;
		clocks = <0x30 0x9 0x30 0xb3 0x2f 0x49>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x138>;
	};

	spi5@11019000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x0>;
		reg = <0x0 0x11019000 0x0 0x100>;
		interrupts = <0x0 0xa4 0x4>;
		clocks = <0x30 0x9 0x30 0xb3 0x2f 0x4a>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x139>;
	};

	spi6@1101d000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x0>;
		reg = <0x0 0x1101d000 0x0 0x100>;
		interrupts = <0x0 0xa5 0x4>;
		clocks = <0x30 0x9 0x30 0xb3 0x2f 0x67>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x13a>;
	};

	spi7@1101e000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x0>;
		reg = <0x0 0x1101e000 0x0 0x100>;
		interrupts = <0x0 0xa6 0x4>;
		clocks = <0x30 0x9 0x30 0xb3 0x2f 0x68>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x13b>;
	};

	i2c_common {
		compatible = "mediatek,i2c_common";
		dma_support = [03];
		idvfs = [01];
		set_dt_div = [01];
		check_max_freq = [01];
		ver = [02];
		set_ltiming = [01];
		ext_time_config = [18 01];
		cnt_constraint = [01];
		dma_ver = [01];
		phandle = <0x13c>;
	};

	i2c0@11e00000 {
		compatible = "mediatek,i2c";
		id = <0x0>;
		reg = <0x0 0x11e00000 0x0 0x1000 0x0 0x10217080 0x0 0x80>;
		interrupts = <0x0 0x70 0x4>;
		clocks = <0x8f 0x0 0x2f 0x72>;
		clock-names = "main", "dma";
		clock-div = <0x5>;
		scl-gpio-id = <0x61>;
		sda-gpio-id = <0x62>;
		gpio_start = <0x11e60000>;
		mem_len = <0x200>;
		eh_cfg = <0x50>;
		pu_cfg = <0xe0>;
		rsel_cfg = <0x110>;
		aed = <0x1a>;
		phandle = <0x2a>;
	};

	i2c1@11d20000 {
		compatible = "mediatek,i2c";
		id = <0x1>;
		reg = <0x0 0x11d20000 0x0 0x1000 0x0 0x10217100 0x0 0x80>;
		interrupts = <0x0 0x71 0x4>;
		clocks = <0x90 0x0 0x2f 0x72>;
		clock-names = "main", "dma";
		clock-div = <0x5>;
		scl-gpio-id = <0x63>;
		sda-gpio-id = <0x64>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x70>;
		pu_cfg = <0x120>;
		rsel_cfg = <0x170>;
		aed = <0x1a>;
		phandle = <0x13d>;
	};

	i2c2@11d21000 {
		compatible = "mediatek,i2c";
		id = <0x2>;
		reg = <0x0 0x11d21000 0x0 0x1000 0x0 0x10217180 0x0 0x180>;
		interrupts = <0x0 0x72 0x4>;
		clocks = <0x90 0x1 0x2f 0x72>;
		clock-names = "main", "dma";
		clock-div = <0x5>;
		scl-gpio-id = <0x65>;
		sda-gpio-id = <0x66>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x60>;
		pu_cfg = <0x100>;
		rsel_cfg = <0x170>;
		aed = <0x1a>;
		phandle = <0x13e>;
	};

	i2c3@11cb0000 {
		compatible = "mediatek,i2c";
		id = <0x3>;
		reg = <0x0 0x11cb0000 0x0 0x1000 0x0 0x10217300 0x0 0x80>;
		interrupts = <0x0 0x73 0x4>;
		clocks = <0x91 0x0 0x2f 0x72>;
		clock-names = "main", "dma";
		clock-div = <0x5>;
		scl-gpio-id = <0x67>;
		sda-gpio-id = <0x68>;
		gpio_start = <0x11ea0000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0xd0>;
		aed = <0x1a>;
		phandle = <0x13f>;
	};

	i2c4@11d22000 {
		compatible = "mediatek,i2c";
		id = <0x4>;
		reg = <0x0 0x11d22000 0x0 0x1000 0x0 0x10217380 0x0 0x180>;
		interrupts = <0x0 0x74 0x4>;
		clocks = <0x90 0x2 0x2f 0x72>;
		clock-names = "main", "dma";
		clock-div = <0x5>;
		scl-gpio-id = <0x69>;
		sda-gpio-id = <0x6a>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x60>;
		pu_cfg = <0x100>;
		rsel_cfg = <0x170>;
		aed = <0x1a>;
		phandle = <0x140>;
	};

	i2c5@11e01000 {
		compatible = "mediatek,i2c";
		id = <0x5>;
		reg = <0x0 0x11e01000 0x0 0x1000 0x0 0x10217500 0x0 0x80>;
		interrupts = <0x0 0x75 0x4>;
		clocks = <0x8f 0x1 0x2f 0x72>;
		clock-names = "main", "dma";
		clock-div = <0x5>;
		scl-gpio-id = <0x6b>;
		sda-gpio-id = <0x6c>;
		gpio_start = <0x11e60000>;
		mem_len = <0x200>;
		eh_cfg = <0x50>;
		pu_cfg = <0xe0>;
		rsel_cfg = <0x110>;
		aed = <0x1a>;
		phandle = <0x141>;
	};

	i2c6@11f00000 {
		compatible = "mediatek,i2c";
		id = <0x6>;
		reg = <0x0 0x11f00000 0x0 0x1000 0x0 0x10217580 0x0 0x80>;
		interrupts = <0x0 0x76 0x4>;
		clocks = <0x92 0x0 0x2f 0x72>;
		clock-names = "main", "dma";
		clock-div = <0x5>;
		scl-gpio-id = <0x6d>;
		sda-gpio-id = <0x6e>;
		gpio_start = <0x11e20000>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x80>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		phandle = <0x142>;

		aw87xxx_pa@58 {
			compatible = "awinic,aw87xxx_pa";
			reg = <0x58>;
			dev_index = <0x0>;
			status = "okay";
		};
	};

	i2c7@11e02000 {
		compatible = "mediatek,i2c";
		id = <0x7>;
		reg = <0x0 0x11e02000 0x0 0x1000 0x0 0x10217600 0x0 0x180>;
		interrupts = <0x0 0x77 0x4>;
		clocks = <0x8f 0x2 0x2f 0x72>;
		clock-names = "main", "dma";
		clock-div = <0x5>;
		scl-gpio-id = <0x6f>;
		sda-gpio-id = <0x70>;
		gpio_start = <0x11e60000>;
		mem_len = <0x200>;
		eh_cfg = <0x50>;
		pu_cfg = <0xe0>;
		rsel_cfg = <0x110>;
		aed = <0x1a>;
		phandle = <0x143>;
	};

	i2c8@11d00000 {
		compatible = "mediatek,i2c";
		id = <0x8>;
		reg = <0x0 0x11d00000 0x0 0x1000 0x0 0x10217780 0x0 0x180>;
		interrupts = <0x0 0x78 0x4>;
		clocks = <0x93 0x0 0x2f 0x72>;
		clock-names = "main", "dma";
		clock-div = <0x5>;
		scl-gpio-id = <0x71>;
		sda-gpio-id = <0x72>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x70>;
		pu_cfg = <0x100>;
		rsel_cfg = <0x170>;
		aed = <0x1a>;
		phandle = <0x144>;
	};

	i2c9@11d01000 {
		compatible = "mediatek,i2c";
		id = <0x9>;
		reg = <0x0 0x11d01000 0x0 0x1000 0x0 0x10217900 0x0 0x180>;
		interrupts = <0x0 0x79 0x4>;
		clocks = <0x93 0x1 0x2f 0x72>;
		clock-names = "main", "dma";
		clock-div = <0x5>;
		scl-gpio-id = <0x8d>;
		sda-gpio-id = <0x8e>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x70>;
		pu_cfg = <0x100>;
		rsel_cfg = <0x170>;
		aed = <0x1a>;
		phandle = <0x145>;
	};

	i2c10@11015000 {
		compatible = "mediatek,i2c";
		id = <0xa>;
		reg = <0x0 0x11015000 0x0 0x1000>;
		interrupts = <0x0 0x7a 0x4>;
		clocks = <0x94 0x0>;
		clock-names = "main";
		clock-div = <0x5>;
		aed = <0x1a>;
		mediatek,fifo_only;
		phandle = <0x146>;
	};

	i2c11@11017000 {
		compatible = "mediatek,i2c";
		id = <0xb>;
		reg = <0x0 0x11017000 0x0 0x1000>;
		interrupts = <0x0 0x7b 0x4>;
		clocks = <0x94 0x1>;
		clock-names = "main";
		clock-div = <0x5>;
		aed = <0x1a>;
		mediatek,fifo_only;
		phandle = <0x147>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		pwm_ch = <0x1>;
		pwm_data_invert = <0x0>;
		phandle = <0x148>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x0 0x55 0x1 0x0 0x56 0x1>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x0 0x127 0x1>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x0 0x53 0x1>;
	};

	tee_sanity {
		compatible = "mediatek,tee_sanity";
		interrupts = <0x0 0x54 0x1>;
	};

	msdc@11230000 {
		compatible = "mediatek,msdc";
		reg = <0x0 0x11230000 0x0 0x10000>;
		interrupts = <0x0 0x63 0x4>;
		index = [00];
		clk_src = [01];
		bus-width = <0x8>;
		max-frequency = <0xbebc200>;
		cap-mmc-highspeed;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sd;
		no-sdio;
		non-removable;
		pinctl = <0x95>;
		pinctl_hs400 = <0x96>;
		pinctl_hs200 = <0x97>;
		register_setting = <0x98>;
		host_function = [00];
		bootable;
		status = "okay";
		vmmc-supply = <0x31>;
		vcore-supply = <0x70>;
		clocks = <0x30 0xb4 0x2f 0x1e 0x2f 0x1c 0x2f 0x28>;
		clock-names = "msdc0-src-hclock", "msdc0-clock", "msdc0-hclock", "msdc0-aes-clock";
		phandle = <0x149>;
	};

	msdc@11240000 {
		compatible = "mediatek,msdc";
		reg = <0x0 0x11240000 0x0 0x1000>;
		interrupts = <0x0 0x67 0x4>;
		index = [01];
		clk_src = [02];
		bus-width = <0x4>;
		max-frequency = <0xbebc200>;
		cap-sd-highspeed;
		cap-mmc-highspeed;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		sd-uhs-sdr104;
		sd-uhs-ddr50;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		no-sdio;
		pinctl = <0x99>;
		pinctl_sdr104 = <0x9a>;
		pinctl_sdr50 = <0x9b>;
		pinctl_ddr50 = <0x9c>;
		pinctl_hs200 = <0x9d>;
		register_setting = <0x9e>;
		host_function = [01];
		cd_level = [00];
		cd-gpios = <0x2 0x4 0x0>;
		status = "okay";
		vmmc-supply = <0x9f>;
		vqmmc-supply = <0xa0>;
		clocks = <0x2f 0x27 0x2f 0x1d>;
		clock-names = "msdc1-clock", "msdc1-hclock";
		phandle = <0x14a>;
	};

	msdc0_top@11f50000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x0 0x11f50000 0x0 0x1000>;
	};

	msdc1_top@11c70000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x0 0x11c70000 0x0 0x1000>;
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-quantity = <0x7>;
		mediatek,clkbuf-config = <0x2 0x1 0x1 0x2 0x0 0x0 0x1>;
		mediatek,clkbuf-output_impedance = <0x6 0x4 0x4 0x4 0x0 0x0 0x4>;
		mediatek,clkbuf-controls-for-desense = <0x0 0x4 0x0 0x4 0x0 0x0 0x0>;
		tcxo_support = "false";
		phandle = <0x14b>;
	};

	slbc {
		compatible = "mediatek,slbc";
		phandle = <0x14c>;
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		phandle = <0x14d>;
	};

	lk_charger {
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		power_path_support;
		max_charger_voltage = <0xdd40a0>;
		fast_charge_voltage = <0x2dc6c0>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x1f47d0>;
		non_std_ac_charger_current = <0xf4240>;
		charging_host_charger_current = <0x16e360>;
		ta_ac_charger_current = <0x2dc6c0>;
		pd_charger_current = <0x7a120>;
		temp_t6_threshold = <0x37>;
		temp_t5_threshold = <0x2d>;
		temp_t4_threshold = <0xf>;
		temp_t3_threshold = <0xa>;
		temp_t2_threshold = <0x5>;
		temp_t1_threshold = <0x0>;
		phandle = <0x14e>;
	};

	charger {
		compatible = "mediatek,charger";
		algorithm_name = "SwitchCharging2";
		enable_sw_jeita;
		enable_type_c;
		power_path_support;
		enable_dynamic_mivr;
		battery_cv = <0x426030>;
		enable_sw_ffc;
		ffc_cv_1 = <0x43e6d0>;
		ffc_cv_2 = <0x43bfc0>;
		ffc_cv_3 = <0x4398b0>;
		ffc_cv_4 = <0x4371a0>;
		chg_cycle_count_level1 = <0x1>;
		chg_cycle_count_level2 = <0x64>;
		chg_cycle_count_level3 = <0xc8>;
		chg_cycle_count_level4 = <0x12c>;
		max_charger_voltage = <0xdd40a0>;
		min_charger_voltage = <0x432380>;
		recharger_uisoc_limit = <0x63>;
		min_charger_voltage_1 = <0x401640>;
		min_charger_voltage_2 = <0x3d0900>;
		max_dmivr_charger_current = <0x155cc0>;
		usb_charger_current_suspend = <0x0>;
		usb_charger_current_unconfigured = <0x11170>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x1f47d0>;
		non_std_ac_charger_current = <0xf4240>;
		charging_host_charger_current = <0x16e360>;
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = <0xc3500>;
		ta_ac_charger_current = <0x2dc6c0>;
		jeita_temp_above_t5_cv = <0x3e8fa0>;
		jeita_temp_t4_to_t5_cv = <0x3e8fa0>;
		jeita_temp_t3_to_t4_cv = <0x43e6d0>;
		jeita_temp_t2_to_t3_cv = <0x43e6d0>;
		jeita_temp_t1_to_t2_cv = <0x43e6d0>;
		jeita_temp_t0_to_t1_cv = <0x43e6d0>;
		jeita_temp_below_t0_cv = <0x43e6d0>;
		jeita_temp_t4_to_t5_cc = <0x26e8f0>;
		jeita_temp_t3_to_t4_cc = <0x30d400>;
		jeita_temp_t2_to_t3_cc = <0x17f4d0>;
		jeita_temp_t1_to_t2_cc = <0x900b0>;
		jeita_temp_t0_to_t1_cc = <0x900b0>;
		jeita_temp_below_t0_cc = <0x900b0>;
		temp_t5_thres = <0x37>;
		temp_t5_thres_minus_x_degree = <0x37>;
		temp_t4_thres = <0x2d>;
		temp_t4_thres_plus_x_degree = <0x2d>;
		temp_t3_thres = <0xf>;
		temp_t3_thres_plus_x_degree = <0xf>;
		temp_t2_thres = <0xa>;
		temp_t2_thres_plus_x_degree = <0xa>;
		temp_t1_thres = <0x5>;
		temp_t1_thres_plus_x_degree = <0x5>;
		temp_t0_thres = <0x0>;
		temp_t0_thres_plus_x_degree = <0x0>;
		temp_neg_10_thres = <0x0>;
		enable_min_charge_temp;
		min_charge_temp = <0x0>;
		min_charge_temp_plus_x_degree = <0x3>;
		max_charge_temp = <0x37>;
		max_charge_temp_minus_x_degree = <0x2f>;
		ta_12v_support;
		ta_9v_support;
		pe_ichg_level_threshold = <0xf4240>;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		pe20_ichg_level_threshold = <0xf4240>;
		ta_start_battery_soc = <0x0>;
		ta_stop_battery_soc = <0x55>;
		high_temp_to_leave_pe40 = <0x2e>;
		high_temp_to_enter_pe40 = <0x27>;
		low_temp_to_leave_pe40 = <0xa>;
		low_temp_to_enter_pe40 = <0x10>;
		pe40_single_charger_input_current = <0x2dc6c0>;
		pe40_single_charger_current = <0x2dc6c0>;
		pe40_dual_charger_input_current = <0x2dc6c0>;
		pe40_dual_charger_chg1_current = <0x1e8480>;
		pe40_dual_charger_chg2_current = <0x1e8480>;
		pe40_stop_battery_soc = <0x50>;
		pe40_r_cable_1a_lower = <0x22f>;
		pe40_r_cable_2a_lower = <0x1a4>;
		pe40_r_cable_3a_lower = <0x117>;
		chg1_ta_ac_charger_current = <0x16e360>;
		chg2_ta_ac_charger_current = <0x16e360>;
		slave_mivr_diff = <0x186a0>;
		dual_polling_ieoc = <0xb71b0>;
		cable_imp_threshold = <0x2bb>;
		vbat_cable_imp_threshold = <0x3b8260>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		pd_vbus_low_bound = <0x7a1200>;
		pd_vbus_upper_bound = <0x989680>;
		pd_ichg_level_threshold = <0xf4240>;
		pd_stop_battery_soc = <0x50>;
		ibus_err = <0xe>;
		vsys_watt = <0x4c4b40>;
		phandle = <0x14f>;
	};

	pd_adapter {
		compatible = "mediatek,pd_adapter";
		adapter_name = "pd_adapter";
		phandle = <0x150>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		mode = "IRQ";
		status = "okay";
		phandle = <0x151>;
	};

	scp_dvfs {
		compatible = "mediatek,scp_dvfs";
		clocks = <0x30 0x9b 0x30 0x56 0x30 0x1d 0x30 0x42 0x30 0xb 0x30 0x26 0x30 0x3 0x30 0x2 0x30 0xf>;
		clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6", "clk_pll_7";
	};

	trusty {
		compatible = "android,trusty-smc-v1";
		ranges;
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		tee-id = <0x0>;
		tee-name = "trusty";

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};
	};

	nebula {
		compatible = "android,nebula-smc-v1";
		ranges;
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		tee-id = <0x1>;
		tee-name = "nebula";

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};
	};

	type_c_port0 {
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,role_def = <0x5>;
		mt-tcpc,rp_level = <0x0>;
		mt-tcpc,vconn_supply = <0x0>;
		mt-tcpc,notifier_supply_num = <0x3>;
		mt6360pd,intr_gpio = <0x2 0x18 0x0>;
		mt6360pd,intr_gpio_num = <0x18>;
		mt6360pd,pcb_gpio = <0x2 0x10 0x0>;
		mt6360pd,pcb_gpio_num = <0x10>;
		mt6360pd,pcb_gpio_polarity = <0x0>;
		interrupt-parent = <0x3>;
		interrupts = <0x40 0x0>;
		interrupt-names = "usbid_evt";
		phandle = <0x152>;

		pd-data {
			pd,vid = <0x29cf>;
			pd,pid = <0x6360>;
			pd,source-cap-ext = <0x636029cf 0x0 0x0 0x0 0x0 0x7000000>;
			pd,mfrs = "RichtekTCPC";
			pd,charging_policy = <0x31>;
			pd,source-pdo-size = <0x1>;
			pd,source-pdo-data = <0x19096>;
			pd,sink-pdo-size = <0x1>;
			pd,sink-pdo-data = <0x190c8>;
			pd,id-vdo-size = <0x6>;
			pd,id-vdo-data = <0xd54029cf 0x0 0x63600000 0x41800000 0x0 0x21800000>;
			bat,nr = <0x1>;

			bat-info0 {
				bat,vid = <0x29cf>;
				bat,pid = <0x6360>;
				bat,mfrs = "bat1";
				bat,design_cap = <0xbb8>;
			};
		};

		dpm_caps {
			local_dr_power;
			local_dr_data;
			local_usb_comm;
			local_no_suspend;
			local_vconn_supply;
			attemp_enter_dp_mode;
			attemp_discover_cable;
			attemp_discover_id;
			pr_check = <0x0>;
			dr_check = <0x0>;
		};

		displayport {
			1st_connection = "dfp_d";
			2nd_connection = "dfp_d";
			signal,dp_v13;
			typec,receptacle;

			ufp_d {
			};

			dfp_d {
				pin_assignment,mode_c;
				pin_assignment,mode_d;
				pin_assignment,mode_e;
			};
		};
	};

	__symbols__ {
		mt6360_pmu = "/mt6360_pmu_dts";
		adc = "/mt6360_pmu_dts/adc";
		mt6360_pmic = "/mt6360_pmic_dts";
		mt6360_ldo = "/mt6360_ldo_dts";
		mt_pmic_vfp_ldo_reg = "/mt6360_ldo_dts/ldo1";
		mt_pmic_vtp_ldo_reg = "/mt6360_ldo_dts/ldo2";
		mt_pmic_vmc_ldo_reg = "/mt6360_ldo_dts/ldo3";
		mt_pmic_vmch_ldo_reg = "/mt6360_ldo_dts/ldo5";
		chosen = "/chosen";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@004";
		cpu5 = "/cpus/cpu@005";
		cpu6 = "/cpus/cpu@100";
		cpu7 = "/cpus/cpu@101";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		cpuoff_l = "/cpus/idle-states/cpuoff_l";
		cpuoff_b = "/cpus/idle-states/cpuoff_b";
		clusteroff_l = "/cpus/idle-states/clusteroff_l";
		clusteroff_b = "/cpus/idle-states/clusteroff_b";
		mcusysoff = "/cpus/idle-states/mcusysoff";
		s2idle = "/cpus/idle-states/s2idle";
		mtk_lpm = "/mtk_lpm";
		cpupm_sysram = "/mtk_lpm/cpupm-sysram@0011b000";
		lpm_sysram = "/mtk_lpm/lpm_sysram@0011b500";
		edge_keypad = "/mtk_lpm/irq-remain-list/edge_keypad";
		edge_mdwdt = "/mtk_lpm/irq-remain-list/edge_mdwdt";
		level_mali0 = "/mtk_lpm/irq-remain-list/level_mali0";
		level_mali1 = "/mtk_lpm/irq-remain-list/level_mali1";
		level_mali2 = "/mtk_lpm/irq-remain-list/level_mali2";
		level_mali3 = "/mtk_lpm/irq-remain-list/level_mali3";
		level_mali4 = "/mtk_lpm/irq-remain-list/level_mali4";
		level_i2c0 = "/mtk_lpm/irq-remain-list/level_i2c0";
		level_cam1 = "/mtk_lpm/irq-remain-list/level_cam1";
		level_cam2 = "/mtk_lpm/irq-remain-list/level_cam2";
		bus26m = "/mtk_lpm/resource-ctrl-list/bus26m";
		infra = "/mtk_lpm/resource-ctrl-list/infra";
		syspll = "/mtk_lpm/resource-ctrl-list/syspll";
		dram_s0 = "/mtk_lpm/resource-ctrl-list/dram_s0";
		dram_s1 = "/mtk_lpm/resource-ctrl-list/dram_s1";
		rc_bus26m = "/mtk_lpm/constraint-list/rc_bus26m";
		rc_syspll = "/mtk_lpm/constraint-list/rc_syspll";
		rc_dram = "/mtk_lpm/constraint-list/rc_dram";
		reserved_memory = "/reserved-memory";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
		gic = "/interrupt-controller";
		spmtwam = "/spmtwam@10006000";
		clkitg = "/clkitg";
		clk_null = "/clocks/clk_null";
		clk26m = "/clocks/clk26m";
		clk13m = "/clocks/clk13m";
		clk32k = "/clocks/clk32k";
		mcupm = "/mcupm@0c540000";
		topckgen = "/topckgen@10000000";
		dcm = "/dcm@10001000";
		infracfg_ao = "/infracfg_ao@10001000";
		scpsys = "/scpsys@10001000";
		scp_infra = "/scp_infra@10001000";
		bat_gm30 = "/battery";
		subpmic_pmu_eint = "/subpmic_pmu_eint";
		ufshci = "/ufshci@11270000";
		pericfg = "/pericfg@10003000";
		bt = "/bt@00000000";
		consys = "/consys@18002000";
		auxadc = "/auxadc@11001000";
		iocfg_rb = "/iocfg_rb@11c30000";
		iocfg_bm = "/iocfg_bm@11d10000";
		iocfg_br = "/iocfg_br@11d40000";
		iocfg_lm = "/iocfg_lm@11e20000";
		iocfg_bl = "/iocfg_bl@11e60000";
		iocfg_rt = "/iocfg_rt@11ea0000";
		gpio = "/gpio@10005000";
		udi = "/udi@10005000";
		pio = "/pinctrl";
		msdc0_pins_default = "/pinctrl/msdc0@default";
		msdc0_pins_hs400 = "/pinctrl/msdc0@hs400";
		msdc0_pins_hs200 = "/pinctrl/msdc0@hs200";
		msdc0_register_setting_default = "/pinctrl/msdc0@register_default";
		msdc1_pins_default = "/pinctrl/msdc1@default";
		msdc1_pins_sdr104 = "/pinctrl/msdc1@sdr104";
		msdc1_pins_sdr50 = "/pinctrl/msdc1@sdr50";
		msdc1_pins_ddr50 = "/pinctrl/msdc1@ddr50";
		msdc1_pins_hs200 = "/pinctrl/msdc1@hs200";
		msdc1_register_setting_default = "/pinctrl/msdc1@register_default";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_dat_miso0_off = "/pinctrl/aud_dat_miso0_off";
		aud_dat_miso0_on = "/pinctrl/aud_dat_miso0_on";
		aud_dat_miso1_off = "/pinctrl/aud_dat_miso1_off";
		aud_dat_miso1_on = "/pinctrl/aud_dat_miso1_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		aud_nle_mosi_off = "/pinctrl/aud_nle_mosi_off";
		aud_nle_mosi_on = "/pinctrl/aud_nle_mosi_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		aud_gpio_i2s5_off = "/pinctrl/aud_gpio_i2s5_off";
		aud_gpio_i2s5_on = "/pinctrl/aud_gpio_i2s5_on";
		sleep = "/sleep@10006000";
		toprgu = "/toprgu@10007000";
		eint = "/apirq@1000b000";
		apmixed = "/apmixed@1000c000";
		pwrap = "/pwrap@10026000";
		main_pmic = "/pwrap@10026000/mt6359-pmic";
		mt635x_ot_debug = "/pwrap@10026000/mt6359-pmic/mt635x-ot-debug";
		pmic_oc_debug = "/pwrap@10026000/mt6359-pmic/pmic-oc-debug";
		pmic = "/pwrap@10026000/mt6359-pmic/mt-pmic";
		pmic_auxadc = "/pwrap@10026000/mt6359-pmic/mt635x-auxadc";
		mt6359regulator = "/pwrap@10026000/mt6359-pmic/mt6359regulator";
		mt_pmic_vs1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs1";
		mt_pmic_vgpu11_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vgpu11";
		mt_pmic_vmodem_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vmodem";
		mt_pmic_vpu_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpu";
		mt_pmic_vcore_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vcore";
		mt_pmic_vs2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs2";
		mt_pmic_vpa_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpa";
		mt_pmic_vproc2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc2";
		mt_pmic_vproc1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc1";
		mt_pmic_vaud18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaud18";
		mt_pmic_vsim1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim1";
		mt_pmic_vibr_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vibr";
		mt_pmic_vrf12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf12";
		mt_pmic_vusb_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vusb";
		mt_pmic_vsram_proc2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc2";
		mt_pmic_vio18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio18";
		mt_pmic_vcamio_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcamio";
		mt_pmic_vcn18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn18";
		mt_pmic_vfe28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vfe28";
		mt_pmic_vcn13_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn13";
		mt_pmic_vcn33_1_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_bt";
		mt_pmic_vcn33_1_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_wifi";
		mt_pmic_vaux18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaux18";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_others";
		mt_pmic_vefuse_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vefuse";
		mt_pmic_vxo22_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vxo22";
		mt_pmic_vrfck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrfck";
		mt_pmic_vbif28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbif28";
		mt_pmic_vio28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio28";
		mt_pmic_vemc_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vemc";
		mt_pmic_vcn33_2_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_bt";
		mt_pmic_vcn33_2_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_wifi";
		mt_pmic_va12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va12";
		mt_pmic_va09_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va09";
		mt_pmic_vrf18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf18";
		mt_pmic_vsram_md_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_md";
		mt_pmic_vufs_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vufs";
		mt_pmic_vm18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vm18";
		mt_pmic_vbbck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbbck";
		mt_pmic_vsram_proc1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc1";
		mt_pmic_vsim2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim2";
		mt6359_rtc = "/pwrap@10026000/mt6359-pmic/mt6359_rtc";
		mt6359_misc = "/pwrap@10026000/mt6359-pmic/mt6359_misc";
		pwraph = "/pwraphal@10026000";
		keypad = "/kp@10010000";
		dvfsrc = "/dvfsrc@10012000";
		boot_dramboost = "/boot_dramboost";
		dpmaif = "/dpmaif@10014000";
		mddriver = "/mddriver";
		radio_md_cfg = "/radio_md_cfg";
		md_auxadc = "/md_auxadc";
		gpio_usage_mapping = "/gpio_usage_mapping";
		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
		timer = "/timer";
		uart_clk = "/dummy26m";
		apdma = "/dma-controller@10217a80";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		mcucfg = "/mcucfg@0c530000";
		hwrng = "/hwrng";
		touch = "/touch";
		goodix_fp = "/fingerprint";
		accdet = "/accdet";
		swtp = "/swtp";
		emicen = "/emicen@10219000";
		dvfsp = "/dvfsp@0011bc00";
		mt_cpufreq = "/mt_cpufreq";
		mcucfg1 = "/mcucfg1@0c530000";
		eem_fsm = "/eem_fsm@11278000";
		eemgpu_fsm = "/eemgpu_fsm@1100b000";
		upower = "/upower";
		cpumssv = "/cpumssv";
		gce_mbox = "/gce_mbox@10228000";
		gce_mbox_sec = "/gce_mbox_sec@10228000";
		emichn = "/emichn@10235000";
		spmi_bus = "/spmi@10027000";
		mt6315_3 = "/spmi@10027000/mt6315@3";
		mt6315_3_regulator = "/spmi@10027000/mt6315@3/mt6315_3_regulator";
		mt6315_3_vbuck1 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck1";
		mt6315_3_vbuck3 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck3";
		mt6315_3_vbuck4 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck4";
		dfd = "/dfd@0c600000";
		dfd_cache = "/dfd_cache";
		wifi = "/wifi@18000000";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		tboard_thermistor3 = "/thermal-sensor3";
		tcpc_pd = "/tcpc_pd";
		imp_iic_wrap_c = "/imp_iic_wrap_c@11007000";
		imp_iic_wrap_e = "/imp_iic_wrap_e@11cb1000";
		imp_iic_wrap_n = "/imp_iic_wrap_n@11f01000";
		imp_iic_wrap_s = "/imp_iic_wrap_s@11d02000";
		flashlight_core = "/flashlight_core";
		flashlights_mt6360 = "/flashlights_mt6360";
		imp_iic_wrap_w = "/imp_iic_wrap_w@11e03000";
		imp_iic_wrap_ws = "/imp_iic_wrap_ws@11d23000";
		audiosys_clk = "/audiosys_clk@11210000";
		afe = "/mt6833-afe-pcm@11210000";
		mt6359_snd = "/mt6359_snd";
		sound = "/sound";
		snd_scp_ultra = "/snd_scp_ultra";
		btcvsd_snd = "/mtk-btcvsd-snd@18050000";
		kd_camera_hw1 = "/kd_camera_hw1@1a004000";
		mali = "/mali@13000000";
		mfgcfg = "/mfgcfg@13fbf000";
		smi_larb0 = "/smi_larb0@14003000";
		smi_larb1 = "/smi_larb1@14004000";
		smi_larb2 = "/smi_larb2@1f002000";
		smi_larb4 = "/smi_larb4@1602e000";
		smi_larb13 = "/smi_larb13@1a001000";
		smi_larb14 = "/smi_larb14@1a002000";
		smi_larb16 = "/smi_larb16@1a00f000";
		smi_larb17 = "/smi_larb17@1a010000";
		smi_larb18 = "/smi_larb18@1a011000";
		smi_larb19 = "/smi_larb19@1b10f000";
		smi_larb20 = "/smi_larb20@1b00f000";
		mtkfb = "/mtkfb@0";
		mmsys_config = "/mmsys_config@14000000";
		dispsys_config = "/dispsys_config@14000000";
		disp_mutex0 = "/disp_mutex@14001000";
		disp_ovl0 = "/disp_ovl0@14005000";
		disp_ovl0_2l = "/disp_ovl0_2l@14006000";
		disp_pwm = "/disp_pwm0@1100e000";
		disp_rdma0 = "/disp_rdma0@14007000";
		disp_rsz0 = "/disp_rsz0@14008000";
		disp_color0 = "/disp_color0@14009000";
		disp_ccorr0 = "/disp_ccorr0@1400b000";
		disp_aal0 = "/disp_aal0@1400c000";
		disp_gamma0 = "/disp_gamma0@1400d000";
		disp_postmask0 = "/disp_postmask0@1400e000";
		disp_dither0 = "/disp_dither0@1400f000";
		mipi_tx_config0 = "/mipi_tx_config@11e50000";
		dsi0 = "/dsi@14013000";
		dsi_te = "/dsi_te";
		esd_flag = "/esd_flag";
		disp_wdma0 = "/disp_wdma0@14014000";
		ion = "/iommu";
		iommu0 = "/m4u@14016000";
		iommu0_bank1 = "/m4u@14017000";
		iommu0_bank2 = "/m4u@14018000";
		iommu0_bank3 = "/m4u@14019000";
		iommu0_sec = "/m4u@1401a000";
		imgsys_config = "/imgsys_config@15020000";
		imgsys1 = "/imgsys1@15020000";
		camera_af_hw_node = "/camera_af_hw_node";
		mtk_composite_v4l2_2 = "/mtk_composite_v4l2_2";
		smi_larb9 = "/smi_larb9@1502e000";
		imgsys2_config = "/imgsys2_config@15820000";
		imgsys2 = "/imgsys2@15820000";
		smi_larb11 = "/smi_larb11@1582e000";
		vcu = "/vcu@16000000";
		vdec_gcon_clk = "/vdec_gcon@16010000";
		vdec_gcon = "/vdec_gcon@1602f000";
		venc_gcon = "/venc_gcon@17000000";
		smi_larb7 = "/smi_larb7@17010000";
		camsys_main = "/camsys_main@1a000000";
		camsys_rawa = "/camsys_rawa@1a04f000";
		camsys_rawb = "/camsys_rawb@1a06f000";
		camsys = "/camsys@1a000000";
		camsys_a = "/camsys_a@1a04f000";
		camsys_b = "/camsys_b@1a06f000";
		camsys_c = "/camsys_c@1a08f000";
		cam1 = "/cam1@1a030000";
		cam2 = "/cam2@1a050000";
		ptp3 = "/ptp3";
		ipesys = "/ipesys@1b000000";
		mdpsys_clk = "/syscon@1f000000";
		mdpsys_config = "/mdpsys_config@1f000000";
		mdp_mutex = "/mdp_mutex@1f001000";
		mdp_rdma0 = "/mdp_rdma0@1f003000";
		mdp_aal0 = "/mdp_aal0@1f005000";
		mdp_hdr0 = "/mdp_hdr0@1f007000";
		mdp_rsz0 = "/mdp_rsz@1f008000";
		mdp_rsz1 = "/mdp_rsz1@1f009000";
		mdp_wrot0 = "/mdp_wrot0@1f00a000";
		mdp_wrot1 = "/mdp_wrot1@1f00b000";
		mdp_tdshp0 = "/mdp_tdshp0@1f00c000";
		gps = "/gps@18c00000";
		odm = "/odm";
		simtray = "/simtray";
		board_id = "/board_id";
		blk_thermal = "/blk_thermal";
		memory_ssmr_features = "/memory-ssmr-features";
		spi0 = "/spi0@1100a000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11018000";
		spi5 = "/spi5@11019000";
		spi6 = "/spi6@1101d000";
		spi7 = "/spi7@1101e000";
		i2c_common = "/i2c_common";
		i2c0 = "/i2c0@11e00000";
		i2c1 = "/i2c1@11d20000";
		i2c2 = "/i2c2@11d21000";
		i2c3 = "/i2c3@11cb0000";
		i2c4 = "/i2c4@11d22000";
		i2c5 = "/i2c5@11e01000";
		i2c6 = "/i2c6@11f00000";
		i2c7 = "/i2c7@11e02000";
		i2c8 = "/i2c8@11d00000";
		i2c9 = "/i2c9@11d01000";
		i2c10 = "/i2c10@11015000";
		i2c11 = "/i2c11@11017000";
		irtx_pwm = "/irtx_pwm";
		msdc0 = "/msdc@11230000";
		msdc1 = "/msdc@11240000";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		slbc = "/slbc";
		mt_charger = "/mt_charger";
		lk_charger = "/lk_charger";
		charger = "/charger";
		pd_adapter = "/pd_adapter";
		mrdump_ext_rst = "/mrdump_ext_rst";
		mt6360_typec = "/type_c_port0";
	};
};
