/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [18:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  reg [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  reg [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  reg [18:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = !(celloutsig_1_5z ? celloutsig_1_15z : celloutsig_1_7z[4]);
  assign celloutsig_0_17z = ~celloutsig_0_13z;
  assign celloutsig_0_9z = ~((celloutsig_0_1z | celloutsig_0_6z) & celloutsig_0_4z);
  assign celloutsig_1_1z = ~((in_data[110] | in_data[191]) & in_data[108]);
  assign celloutsig_1_5z = ~((1'h1 | 1'h1) & celloutsig_1_4z[2]);
  assign celloutsig_1_11z = celloutsig_1_1z | ~(1'h1);
  assign celloutsig_0_5z = celloutsig_0_1z == celloutsig_0_0z[0];
  assign celloutsig_0_21z = { celloutsig_0_16z[9], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_9z } == { celloutsig_0_14z[16:0], celloutsig_0_8z };
  assign celloutsig_0_2z = in_data[69:63] == { in_data[27:24], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_16z[12:7], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_13z } && { in_data[39:34], celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_1_14z = celloutsig_1_10z[5:3] || { celloutsig_1_0z[2:1], celloutsig_1_11z };
  assign celloutsig_0_6z = in_data[87:83] || { celloutsig_0_0z[1:0], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_4z = celloutsig_0_0z[4] & ~(celloutsig_0_1z);
  assign celloutsig_0_8z = celloutsig_0_3z[0] & ~(celloutsig_0_6z);
  assign celloutsig_1_7z = in_data[112:108] % { 1'h1, celloutsig_1_6z[6:4], celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_7z[5:0], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z } % { 1'h1, celloutsig_0_12z[9:0], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[120:118] % { 1'h1, in_data[126:125] };
  assign celloutsig_0_16z = celloutsig_0_4z ? { celloutsig_0_14z[16:4], celloutsig_0_3z, celloutsig_0_1z } : { celloutsig_0_12z[9:6], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_1_6z = - { celloutsig_1_4z[9:5], celloutsig_1_0z };
  assign celloutsig_0_10z = in_data[47:42] !== celloutsig_0_7z[6:1];
  assign celloutsig_0_0z = in_data[31:22] | in_data[44:35];
  assign celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_0z } | { celloutsig_0_7z[1:0], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_19z = & celloutsig_0_12z[10:6];
  assign celloutsig_0_13z = | { celloutsig_0_12z[9:7], celloutsig_0_11z };
  assign celloutsig_0_1z = in_data[39] & celloutsig_0_0z[9];
  assign celloutsig_0_22z = | { celloutsig_0_16z[8:7], celloutsig_0_4z };
  assign celloutsig_1_15z = ^ { celloutsig_1_0z[2:1], celloutsig_1_1z, celloutsig_1_14z };
  assign celloutsig_0_11z = ^ in_data[69:46];
  assign celloutsig_1_10z = in_data[173:165] >> { celloutsig_1_9z[11:8], 2'h3, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[186:176] ~^ { in_data[165:158], celloutsig_1_0z };
  assign celloutsig_1_18z = ~((in_data[183] & celloutsig_1_5z) | celloutsig_1_7z[0]);
  assign celloutsig_0_15z = ~((celloutsig_0_11z & celloutsig_0_8z) | celloutsig_0_7z[2]);
  always_latch
    if (clkin_data[64]) celloutsig_0_3z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_3z = { in_data[46:45], celloutsig_0_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_7z = 7'h00;
    else if (celloutsig_1_19z) celloutsig_0_7z = { celloutsig_0_0z[6:4], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_4z = 10'h000;
    else if (clkin_data[0]) celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_0z, 1'h1, celloutsig_1_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_9z = 19'h00000;
    else if (clkin_data[32]) celloutsig_1_9z = { celloutsig_1_8z[9:5], celloutsig_1_8z[10:3], 3'h7, celloutsig_1_0z };
  assign celloutsig_1_8z[10:3] = { celloutsig_1_6z[7:1], celloutsig_1_1z } ~^ { celloutsig_1_2z[8:2], celloutsig_1_5z };
  assign celloutsig_1_8z[2:0] = 3'h7;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
