// Seed: 603941274
module module_0 (
    output uwire id_0,
    output wire  id_1
);
  wire id_3;
  wire id_4, id_5, id_6, id_7, id_8, id_9;
  reg id_10 = 1;
  always @(posedge (1'b0)) id_10 = #1 1 - 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd25,
    parameter id_7 = 32'd97
) (
    output wor id_0,
    output supply1 id_1,
    input supply0 id_2,
    output wand id_3
);
  tri id_5;
  assign id_0 = id_5;
  defparam id_6.id_7 = "";
  wire id_8;
  wire id_9;
  module_0(
      id_3, id_1
  );
endmodule
