#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001e54a2fe200 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001e54a337e40_0 .net "PC", 31 0, v000001e54a332590_0;  1 drivers
v000001e54a337ee0_0 .var "clk", 0 0;
v000001e54a339060_0 .net "clkout", 0 0, L_000001e54a33e1f0;  1 drivers
v000001e54a338480_0 .net "cycles_consumed", 31 0, v000001e54a338f20_0;  1 drivers
v000001e54a338340_0 .var "rst", 0 0;
S_000001e54a2fe520 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001e54a2fe200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001e54a310740 .param/l "RType" 0 4 2, C4<000000>;
P_000001e54a310778 .param/l "add" 0 4 5, C4<100000>;
P_000001e54a3107b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001e54a3107e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001e54a310820 .param/l "and_" 0 4 5, C4<100100>;
P_000001e54a310858 .param/l "andi" 0 4 8, C4<001100>;
P_000001e54a310890 .param/l "beq" 0 4 10, C4<000100>;
P_000001e54a3108c8 .param/l "bne" 0 4 10, C4<000101>;
P_000001e54a310900 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e54a310938 .param/l "j" 0 4 12, C4<000010>;
P_000001e54a310970 .param/l "jal" 0 4 12, C4<000011>;
P_000001e54a3109a8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e54a3109e0 .param/l "lw" 0 4 8, C4<100011>;
P_000001e54a310a18 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e54a310a50 .param/l "or_" 0 4 5, C4<100101>;
P_000001e54a310a88 .param/l "ori" 0 4 8, C4<001101>;
P_000001e54a310ac0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e54a310af8 .param/l "sll" 0 4 6, C4<000000>;
P_000001e54a310b30 .param/l "slt" 0 4 5, C4<101010>;
P_000001e54a310b68 .param/l "slti" 0 4 8, C4<101010>;
P_000001e54a310ba0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e54a310bd8 .param/l "sub" 0 4 5, C4<100010>;
P_000001e54a310c10 .param/l "subu" 0 4 5, C4<100011>;
P_000001e54a310c48 .param/l "sw" 0 4 8, C4<101011>;
P_000001e54a310c80 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e54a310cb8 .param/l "xori" 0 4 8, C4<001110>;
L_000001e54a33d930 .functor NOT 1, v000001e54a338340_0, C4<0>, C4<0>, C4<0>;
L_000001e54a33e420 .functor NOT 1, v000001e54a338340_0, C4<0>, C4<0>, C4<0>;
L_000001e54a33df50 .functor NOT 1, v000001e54a338340_0, C4<0>, C4<0>, C4<0>;
L_000001e54a33d8c0 .functor NOT 1, v000001e54a338340_0, C4<0>, C4<0>, C4<0>;
L_000001e54a33db60 .functor NOT 1, v000001e54a338340_0, C4<0>, C4<0>, C4<0>;
L_000001e54a33dbd0 .functor NOT 1, v000001e54a338340_0, C4<0>, C4<0>, C4<0>;
L_000001e54a33e180 .functor NOT 1, v000001e54a338340_0, C4<0>, C4<0>, C4<0>;
L_000001e54a33da10 .functor NOT 1, v000001e54a338340_0, C4<0>, C4<0>, C4<0>;
L_000001e54a33e1f0 .functor OR 1, v000001e54a337ee0_0, v000001e54a3081e0_0, C4<0>, C4<0>;
L_000001e54a33e030 .functor OR 1, L_000001e54a4b44d0, L_000001e54a4b3d50, C4<0>, C4<0>;
L_000001e54a33d9a0 .functor AND 1, L_000001e54a4b3f30, L_000001e54a4b3170, C4<1>, C4<1>;
L_000001e54a33e110 .functor NOT 1, v000001e54a338340_0, C4<0>, C4<0>, C4<0>;
L_000001e54a33da80 .functor OR 1, L_000001e54a4b4250, L_000001e54a4b35d0, C4<0>, C4<0>;
L_000001e54a33daf0 .functor OR 1, L_000001e54a33da80, L_000001e54a4b42f0, C4<0>, C4<0>;
L_000001e54a33de70 .functor OR 1, L_000001e54a4b2bd0, L_000001e54a4b5040, C4<0>, C4<0>;
L_000001e54a33dfc0 .functor AND 1, L_000001e54a4b2a90, L_000001e54a33de70, C4<1>, C4<1>;
L_000001e54a33dd90 .functor OR 1, L_000001e54a4b55e0, L_000001e54a4b5cc0, C4<0>, C4<0>;
L_000001e54a33de00 .functor AND 1, L_000001e54a4b54a0, L_000001e54a33dd90, C4<1>, C4<1>;
L_000001e54a33dee0 .functor NOT 1, L_000001e54a33e1f0, C4<0>, C4<0>, C4<0>;
v000001e54a332c70_0 .net "ALUOp", 3 0, v000001e54a308640_0;  1 drivers
v000001e54a332e50_0 .net "ALUResult", 31 0, v000001e54a332a90_0;  1 drivers
v000001e54a332ef0_0 .net "ALUSrc", 0 0, v000001e54a307740_0;  1 drivers
v000001e54a334f00_0 .net "ALUin2", 31 0, L_000001e54a4b5a40;  1 drivers
v000001e54a333d80_0 .net "MemReadEn", 0 0, v000001e54a3077e0_0;  1 drivers
v000001e54a334460_0 .net "MemWriteEn", 0 0, v000001e54a307ec0_0;  1 drivers
v000001e54a3352c0_0 .net "MemtoReg", 0 0, v000001e54a309400_0;  1 drivers
v000001e54a334000_0 .net "PC", 31 0, v000001e54a332590_0;  alias, 1 drivers
v000001e54a333e20_0 .net "PCPlus1", 31 0, L_000001e54a4b2ef0;  1 drivers
v000001e54a334500_0 .net "PCsrc", 0 0, v000001e54a3324f0_0;  1 drivers
v000001e54a3350e0_0 .net "RegDst", 0 0, v000001e54a308a00_0;  1 drivers
v000001e54a333ec0_0 .net "RegWriteEn", 0 0, v000001e54a307c40_0;  1 drivers
v000001e54a335220_0 .net "WriteRegister", 4 0, L_000001e54a4b37b0;  1 drivers
v000001e54a334960_0 .net *"_ivl_0", 0 0, L_000001e54a33d930;  1 drivers
L_000001e54a46a620 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e54a333ce0_0 .net/2u *"_ivl_10", 4 0, L_000001e54a46a620;  1 drivers
L_000001e54a46aa10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54a3340a0_0 .net *"_ivl_101", 15 0, L_000001e54a46aa10;  1 drivers
v000001e54a3348c0_0 .net *"_ivl_102", 31 0, L_000001e54a4b2770;  1 drivers
L_000001e54a46aa58 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54a333b00_0 .net *"_ivl_105", 25 0, L_000001e54a46aa58;  1 drivers
L_000001e54a46aaa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54a335540_0 .net/2u *"_ivl_106", 31 0, L_000001e54a46aaa0;  1 drivers
v000001e54a335360_0 .net *"_ivl_108", 0 0, L_000001e54a4b3f30;  1 drivers
L_000001e54a46aae8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001e54a334820_0 .net/2u *"_ivl_110", 5 0, L_000001e54a46aae8;  1 drivers
v000001e54a335720_0 .net *"_ivl_112", 0 0, L_000001e54a4b3170;  1 drivers
v000001e54a334280_0 .net *"_ivl_115", 0 0, L_000001e54a33d9a0;  1 drivers
v000001e54a333f60_0 .net *"_ivl_116", 47 0, L_000001e54a4b3710;  1 drivers
L_000001e54a46ab30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54a335400_0 .net *"_ivl_119", 15 0, L_000001e54a46ab30;  1 drivers
L_000001e54a46a668 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e54a334140_0 .net/2u *"_ivl_12", 5 0, L_000001e54a46a668;  1 drivers
v000001e54a334fa0_0 .net *"_ivl_120", 47 0, L_000001e54a4b2f90;  1 drivers
L_000001e54a46ab78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54a3354a0_0 .net *"_ivl_123", 15 0, L_000001e54a46ab78;  1 drivers
v000001e54a3355e0_0 .net *"_ivl_125", 0 0, L_000001e54a4b32b0;  1 drivers
v000001e54a3345a0_0 .net *"_ivl_126", 31 0, L_000001e54a4b41b0;  1 drivers
v000001e54a335040_0 .net *"_ivl_128", 47 0, L_000001e54a4b26d0;  1 drivers
v000001e54a3341e0_0 .net *"_ivl_130", 47 0, L_000001e54a4b3df0;  1 drivers
v000001e54a334640_0 .net *"_ivl_132", 47 0, L_000001e54a4b4070;  1 drivers
v000001e54a334d20_0 .net *"_ivl_134", 47 0, L_000001e54a4b29f0;  1 drivers
v000001e54a335180_0 .net *"_ivl_14", 0 0, L_000001e54a337f80;  1 drivers
v000001e54a333c40_0 .net *"_ivl_140", 0 0, L_000001e54a33e110;  1 drivers
L_000001e54a46ac08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54a334320_0 .net/2u *"_ivl_142", 31 0, L_000001e54a46ac08;  1 drivers
L_000001e54a46ace0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001e54a335680_0 .net/2u *"_ivl_146", 5 0, L_000001e54a46ace0;  1 drivers
v000001e54a333880_0 .net *"_ivl_148", 0 0, L_000001e54a4b4250;  1 drivers
L_000001e54a46ad28 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001e54a3346e0_0 .net/2u *"_ivl_150", 5 0, L_000001e54a46ad28;  1 drivers
v000001e54a333920_0 .net *"_ivl_152", 0 0, L_000001e54a4b35d0;  1 drivers
v000001e54a3339c0_0 .net *"_ivl_155", 0 0, L_000001e54a33da80;  1 drivers
L_000001e54a46ad70 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001e54a333a60_0 .net/2u *"_ivl_156", 5 0, L_000001e54a46ad70;  1 drivers
v000001e54a334c80_0 .net *"_ivl_158", 0 0, L_000001e54a4b42f0;  1 drivers
L_000001e54a46a6b0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e54a3343c0_0 .net/2u *"_ivl_16", 4 0, L_000001e54a46a6b0;  1 drivers
v000001e54a334780_0 .net *"_ivl_161", 0 0, L_000001e54a33daf0;  1 drivers
L_000001e54a46adb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54a333ba0_0 .net/2u *"_ivl_162", 15 0, L_000001e54a46adb8;  1 drivers
v000001e54a334dc0_0 .net *"_ivl_164", 31 0, L_000001e54a4b4390;  1 drivers
v000001e54a334a00_0 .net *"_ivl_167", 0 0, L_000001e54a4b38f0;  1 drivers
v000001e54a334aa0_0 .net *"_ivl_168", 15 0, L_000001e54a4b3a30;  1 drivers
v000001e54a334b40_0 .net *"_ivl_170", 31 0, L_000001e54a4b3b70;  1 drivers
v000001e54a334be0_0 .net *"_ivl_174", 31 0, L_000001e54a4b2950;  1 drivers
L_000001e54a46ae00 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54a334e60_0 .net *"_ivl_177", 25 0, L_000001e54a46ae00;  1 drivers
L_000001e54a46ae48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54a336bf0_0 .net/2u *"_ivl_178", 31 0, L_000001e54a46ae48;  1 drivers
v000001e54a337230_0 .net *"_ivl_180", 0 0, L_000001e54a4b2a90;  1 drivers
L_000001e54a46ae90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e54a335b10_0 .net/2u *"_ivl_182", 5 0, L_000001e54a46ae90;  1 drivers
v000001e54a337730_0 .net *"_ivl_184", 0 0, L_000001e54a4b2bd0;  1 drivers
L_000001e54a46aed8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e54a337370_0 .net/2u *"_ivl_186", 5 0, L_000001e54a46aed8;  1 drivers
v000001e54a335930_0 .net *"_ivl_188", 0 0, L_000001e54a4b5040;  1 drivers
v000001e54a3365b0_0 .net *"_ivl_19", 4 0, L_000001e54a338520;  1 drivers
v000001e54a335d90_0 .net *"_ivl_191", 0 0, L_000001e54a33de70;  1 drivers
v000001e54a3359d0_0 .net *"_ivl_193", 0 0, L_000001e54a33dfc0;  1 drivers
L_000001e54a46af20 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e54a336a10_0 .net/2u *"_ivl_194", 5 0, L_000001e54a46af20;  1 drivers
v000001e54a337190_0 .net *"_ivl_196", 0 0, L_000001e54a4b5fe0;  1 drivers
L_000001e54a46af68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e54a336650_0 .net/2u *"_ivl_198", 31 0, L_000001e54a46af68;  1 drivers
L_000001e54a46a5d8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e54a335890_0 .net/2u *"_ivl_2", 5 0, L_000001e54a46a5d8;  1 drivers
v000001e54a336f10_0 .net *"_ivl_20", 4 0, L_000001e54a3387a0;  1 drivers
v000001e54a335bb0_0 .net *"_ivl_200", 31 0, L_000001e54a4b5d60;  1 drivers
v000001e54a335cf0_0 .net *"_ivl_204", 31 0, L_000001e54a4b57c0;  1 drivers
L_000001e54a46afb0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54a336d30_0 .net *"_ivl_207", 25 0, L_000001e54a46afb0;  1 drivers
L_000001e54a46aff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54a3368d0_0 .net/2u *"_ivl_208", 31 0, L_000001e54a46aff8;  1 drivers
v000001e54a335a70_0 .net *"_ivl_210", 0 0, L_000001e54a4b54a0;  1 drivers
L_000001e54a46b040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e54a335c50_0 .net/2u *"_ivl_212", 5 0, L_000001e54a46b040;  1 drivers
v000001e54a3372d0_0 .net *"_ivl_214", 0 0, L_000001e54a4b55e0;  1 drivers
L_000001e54a46b088 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e54a335e30_0 .net/2u *"_ivl_216", 5 0, L_000001e54a46b088;  1 drivers
v000001e54a335ed0_0 .net *"_ivl_218", 0 0, L_000001e54a4b5cc0;  1 drivers
v000001e54a336330_0 .net *"_ivl_221", 0 0, L_000001e54a33dd90;  1 drivers
v000001e54a336290_0 .net *"_ivl_223", 0 0, L_000001e54a33de00;  1 drivers
L_000001e54a46b0d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e54a335f70_0 .net/2u *"_ivl_224", 5 0, L_000001e54a46b0d0;  1 drivers
v000001e54a3366f0_0 .net *"_ivl_226", 0 0, L_000001e54a4b4be0;  1 drivers
v000001e54a3360b0_0 .net *"_ivl_228", 31 0, L_000001e54a4b64e0;  1 drivers
v000001e54a337690_0 .net *"_ivl_24", 0 0, L_000001e54a33df50;  1 drivers
L_000001e54a46a6f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e54a337410_0 .net/2u *"_ivl_26", 4 0, L_000001e54a46a6f8;  1 drivers
v000001e54a3374b0_0 .net *"_ivl_29", 4 0, L_000001e54a338700;  1 drivers
v000001e54a337550_0 .net *"_ivl_32", 0 0, L_000001e54a33d8c0;  1 drivers
L_000001e54a46a740 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e54a336ab0_0 .net/2u *"_ivl_34", 4 0, L_000001e54a46a740;  1 drivers
v000001e54a336830_0 .net *"_ivl_37", 4 0, L_000001e54a338e80;  1 drivers
v000001e54a336790_0 .net *"_ivl_40", 0 0, L_000001e54a33db60;  1 drivers
L_000001e54a46a788 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54a336010_0 .net/2u *"_ivl_42", 15 0, L_000001e54a46a788;  1 drivers
v000001e54a336dd0_0 .net *"_ivl_45", 15 0, L_000001e54a4b2c70;  1 drivers
v000001e54a3375f0_0 .net *"_ivl_48", 0 0, L_000001e54a33dbd0;  1 drivers
v000001e54a336150_0 .net *"_ivl_5", 5 0, L_000001e54a3383e0;  1 drivers
L_000001e54a46a7d0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54a337050_0 .net/2u *"_ivl_50", 36 0, L_000001e54a46a7d0;  1 drivers
L_000001e54a46a818 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54a3361f0_0 .net/2u *"_ivl_52", 31 0, L_000001e54a46a818;  1 drivers
v000001e54a336c90_0 .net *"_ivl_55", 4 0, L_000001e54a4b30d0;  1 drivers
v000001e54a3363d0_0 .net *"_ivl_56", 36 0, L_000001e54a4b2e50;  1 drivers
v000001e54a336470_0 .net *"_ivl_58", 36 0, L_000001e54a4b4110;  1 drivers
v000001e54a336510_0 .net *"_ivl_62", 0 0, L_000001e54a33e180;  1 drivers
L_000001e54a46a860 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e54a336e70_0 .net/2u *"_ivl_64", 5 0, L_000001e54a46a860;  1 drivers
v000001e54a336970_0 .net *"_ivl_67", 5 0, L_000001e54a4b3850;  1 drivers
v000001e54a336b50_0 .net *"_ivl_70", 0 0, L_000001e54a33da10;  1 drivers
L_000001e54a46a8a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54a336fb0_0 .net/2u *"_ivl_72", 57 0, L_000001e54a46a8a8;  1 drivers
L_000001e54a46a8f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54a3370f0_0 .net/2u *"_ivl_74", 31 0, L_000001e54a46a8f0;  1 drivers
v000001e54a339600_0 .net *"_ivl_77", 25 0, L_000001e54a4b3210;  1 drivers
v000001e54a339240_0 .net *"_ivl_78", 57 0, L_000001e54a4b2db0;  1 drivers
v000001e54a338980_0 .net *"_ivl_8", 0 0, L_000001e54a33e420;  1 drivers
v000001e54a337d00_0 .net *"_ivl_80", 57 0, L_000001e54a4b2b30;  1 drivers
L_000001e54a46a938 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e54a3380c0_0 .net/2u *"_ivl_84", 31 0, L_000001e54a46a938;  1 drivers
L_000001e54a46a980 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e54a3388e0_0 .net/2u *"_ivl_88", 5 0, L_000001e54a46a980;  1 drivers
v000001e54a339740_0 .net *"_ivl_90", 0 0, L_000001e54a4b44d0;  1 drivers
L_000001e54a46a9c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e54a3396a0_0 .net/2u *"_ivl_92", 5 0, L_000001e54a46a9c8;  1 drivers
v000001e54a3385c0_0 .net *"_ivl_94", 0 0, L_000001e54a4b3d50;  1 drivers
v000001e54a3392e0_0 .net *"_ivl_97", 0 0, L_000001e54a33e030;  1 drivers
v000001e54a338840_0 .net *"_ivl_98", 47 0, L_000001e54a4b4430;  1 drivers
v000001e54a3378a0_0 .net "adderResult", 31 0, L_000001e54a4b2630;  1 drivers
v000001e54a338ac0_0 .net "address", 31 0, L_000001e54a4b3fd0;  1 drivers
v000001e54a338160_0 .net "clk", 0 0, L_000001e54a33e1f0;  alias, 1 drivers
v000001e54a338f20_0 .var "cycles_consumed", 31 0;
v000001e54a338a20_0 .net "extImm", 31 0, L_000001e54a4b3cb0;  1 drivers
v000001e54a337bc0_0 .net "funct", 5 0, L_000001e54a4b3ad0;  1 drivers
v000001e54a339560_0 .net "hlt", 0 0, v000001e54a3081e0_0;  1 drivers
v000001e54a3391a0_0 .net "imm", 15 0, L_000001e54a4b33f0;  1 drivers
v000001e54a337940_0 .net "immediate", 31 0, L_000001e54a4b5ae0;  1 drivers
v000001e54a3394c0_0 .net "input_clk", 0 0, v000001e54a337ee0_0;  1 drivers
v000001e54a338b60_0 .net "instruction", 31 0, L_000001e54a4b3350;  1 drivers
v000001e54a338200_0 .net "memoryReadData", 31 0, v000001e54a3323b0_0;  1 drivers
v000001e54a339380_0 .net "nextPC", 31 0, L_000001e54a4b2d10;  1 drivers
v000001e54a339420_0 .net "opcode", 5 0, L_000001e54a338ca0;  1 drivers
v000001e54a3379e0_0 .net "rd", 4 0, L_000001e54a338d40;  1 drivers
v000001e54a337da0_0 .net "readData1", 31 0, L_000001e54a33e2d0;  1 drivers
v000001e54a338c00_0 .net "readData1_w", 31 0, L_000001e54a4b5180;  1 drivers
v000001e54a337a80_0 .net "readData2", 31 0, L_000001e54a33dd20;  1 drivers
v000001e54a337b20_0 .net "rs", 4 0, L_000001e54a338de0;  1 drivers
v000001e54a3382a0_0 .net "rst", 0 0, v000001e54a338340_0;  1 drivers
v000001e54a339100_0 .net "rt", 4 0, L_000001e54a4b3490;  1 drivers
v000001e54a337c60_0 .net "shamt", 31 0, L_000001e54a4b3e90;  1 drivers
v000001e54a338660_0 .net "wire_instruction", 31 0, L_000001e54a33e490;  1 drivers
v000001e54a338fc0_0 .net "writeData", 31 0, L_000001e54a4b4640;  1 drivers
v000001e54a338020_0 .net "zero", 0 0, L_000001e54a4b4b40;  1 drivers
L_000001e54a3383e0 .part L_000001e54a4b3350, 26, 6;
L_000001e54a338ca0 .functor MUXZ 6, L_000001e54a3383e0, L_000001e54a46a5d8, L_000001e54a33d930, C4<>;
L_000001e54a337f80 .cmp/eq 6, L_000001e54a338ca0, L_000001e54a46a668;
L_000001e54a338520 .part L_000001e54a4b3350, 11, 5;
L_000001e54a3387a0 .functor MUXZ 5, L_000001e54a338520, L_000001e54a46a6b0, L_000001e54a337f80, C4<>;
L_000001e54a338d40 .functor MUXZ 5, L_000001e54a3387a0, L_000001e54a46a620, L_000001e54a33e420, C4<>;
L_000001e54a338700 .part L_000001e54a4b3350, 21, 5;
L_000001e54a338de0 .functor MUXZ 5, L_000001e54a338700, L_000001e54a46a6f8, L_000001e54a33df50, C4<>;
L_000001e54a338e80 .part L_000001e54a4b3350, 16, 5;
L_000001e54a4b3490 .functor MUXZ 5, L_000001e54a338e80, L_000001e54a46a740, L_000001e54a33d8c0, C4<>;
L_000001e54a4b2c70 .part L_000001e54a4b3350, 0, 16;
L_000001e54a4b33f0 .functor MUXZ 16, L_000001e54a4b2c70, L_000001e54a46a788, L_000001e54a33db60, C4<>;
L_000001e54a4b30d0 .part L_000001e54a4b3350, 6, 5;
L_000001e54a4b2e50 .concat [ 5 32 0 0], L_000001e54a4b30d0, L_000001e54a46a818;
L_000001e54a4b4110 .functor MUXZ 37, L_000001e54a4b2e50, L_000001e54a46a7d0, L_000001e54a33dbd0, C4<>;
L_000001e54a4b3e90 .part L_000001e54a4b4110, 0, 32;
L_000001e54a4b3850 .part L_000001e54a4b3350, 0, 6;
L_000001e54a4b3ad0 .functor MUXZ 6, L_000001e54a4b3850, L_000001e54a46a860, L_000001e54a33e180, C4<>;
L_000001e54a4b3210 .part L_000001e54a4b3350, 0, 26;
L_000001e54a4b2db0 .concat [ 26 32 0 0], L_000001e54a4b3210, L_000001e54a46a8f0;
L_000001e54a4b2b30 .functor MUXZ 58, L_000001e54a4b2db0, L_000001e54a46a8a8, L_000001e54a33da10, C4<>;
L_000001e54a4b3fd0 .part L_000001e54a4b2b30, 0, 32;
L_000001e54a4b2ef0 .arith/sum 32, v000001e54a332590_0, L_000001e54a46a938;
L_000001e54a4b44d0 .cmp/eq 6, L_000001e54a338ca0, L_000001e54a46a980;
L_000001e54a4b3d50 .cmp/eq 6, L_000001e54a338ca0, L_000001e54a46a9c8;
L_000001e54a4b4430 .concat [ 32 16 0 0], L_000001e54a4b3fd0, L_000001e54a46aa10;
L_000001e54a4b2770 .concat [ 6 26 0 0], L_000001e54a338ca0, L_000001e54a46aa58;
L_000001e54a4b3f30 .cmp/eq 32, L_000001e54a4b2770, L_000001e54a46aaa0;
L_000001e54a4b3170 .cmp/eq 6, L_000001e54a4b3ad0, L_000001e54a46aae8;
L_000001e54a4b3710 .concat [ 32 16 0 0], L_000001e54a33e2d0, L_000001e54a46ab30;
L_000001e54a4b2f90 .concat [ 32 16 0 0], v000001e54a332590_0, L_000001e54a46ab78;
L_000001e54a4b32b0 .part L_000001e54a4b33f0, 15, 1;
LS_000001e54a4b41b0_0_0 .concat [ 1 1 1 1], L_000001e54a4b32b0, L_000001e54a4b32b0, L_000001e54a4b32b0, L_000001e54a4b32b0;
LS_000001e54a4b41b0_0_4 .concat [ 1 1 1 1], L_000001e54a4b32b0, L_000001e54a4b32b0, L_000001e54a4b32b0, L_000001e54a4b32b0;
LS_000001e54a4b41b0_0_8 .concat [ 1 1 1 1], L_000001e54a4b32b0, L_000001e54a4b32b0, L_000001e54a4b32b0, L_000001e54a4b32b0;
LS_000001e54a4b41b0_0_12 .concat [ 1 1 1 1], L_000001e54a4b32b0, L_000001e54a4b32b0, L_000001e54a4b32b0, L_000001e54a4b32b0;
LS_000001e54a4b41b0_0_16 .concat [ 1 1 1 1], L_000001e54a4b32b0, L_000001e54a4b32b0, L_000001e54a4b32b0, L_000001e54a4b32b0;
LS_000001e54a4b41b0_0_20 .concat [ 1 1 1 1], L_000001e54a4b32b0, L_000001e54a4b32b0, L_000001e54a4b32b0, L_000001e54a4b32b0;
LS_000001e54a4b41b0_0_24 .concat [ 1 1 1 1], L_000001e54a4b32b0, L_000001e54a4b32b0, L_000001e54a4b32b0, L_000001e54a4b32b0;
LS_000001e54a4b41b0_0_28 .concat [ 1 1 1 1], L_000001e54a4b32b0, L_000001e54a4b32b0, L_000001e54a4b32b0, L_000001e54a4b32b0;
LS_000001e54a4b41b0_1_0 .concat [ 4 4 4 4], LS_000001e54a4b41b0_0_0, LS_000001e54a4b41b0_0_4, LS_000001e54a4b41b0_0_8, LS_000001e54a4b41b0_0_12;
LS_000001e54a4b41b0_1_4 .concat [ 4 4 4 4], LS_000001e54a4b41b0_0_16, LS_000001e54a4b41b0_0_20, LS_000001e54a4b41b0_0_24, LS_000001e54a4b41b0_0_28;
L_000001e54a4b41b0 .concat [ 16 16 0 0], LS_000001e54a4b41b0_1_0, LS_000001e54a4b41b0_1_4;
L_000001e54a4b26d0 .concat [ 16 32 0 0], L_000001e54a4b33f0, L_000001e54a4b41b0;
L_000001e54a4b3df0 .arith/sum 48, L_000001e54a4b2f90, L_000001e54a4b26d0;
L_000001e54a4b4070 .functor MUXZ 48, L_000001e54a4b3df0, L_000001e54a4b3710, L_000001e54a33d9a0, C4<>;
L_000001e54a4b29f0 .functor MUXZ 48, L_000001e54a4b4070, L_000001e54a4b4430, L_000001e54a33e030, C4<>;
L_000001e54a4b2630 .part L_000001e54a4b29f0, 0, 32;
L_000001e54a4b2d10 .functor MUXZ 32, L_000001e54a4b2ef0, L_000001e54a4b2630, v000001e54a3324f0_0, C4<>;
L_000001e54a4b3350 .functor MUXZ 32, L_000001e54a33e490, L_000001e54a46ac08, L_000001e54a33e110, C4<>;
L_000001e54a4b4250 .cmp/eq 6, L_000001e54a338ca0, L_000001e54a46ace0;
L_000001e54a4b35d0 .cmp/eq 6, L_000001e54a338ca0, L_000001e54a46ad28;
L_000001e54a4b42f0 .cmp/eq 6, L_000001e54a338ca0, L_000001e54a46ad70;
L_000001e54a4b4390 .concat [ 16 16 0 0], L_000001e54a4b33f0, L_000001e54a46adb8;
L_000001e54a4b38f0 .part L_000001e54a4b33f0, 15, 1;
LS_000001e54a4b3a30_0_0 .concat [ 1 1 1 1], L_000001e54a4b38f0, L_000001e54a4b38f0, L_000001e54a4b38f0, L_000001e54a4b38f0;
LS_000001e54a4b3a30_0_4 .concat [ 1 1 1 1], L_000001e54a4b38f0, L_000001e54a4b38f0, L_000001e54a4b38f0, L_000001e54a4b38f0;
LS_000001e54a4b3a30_0_8 .concat [ 1 1 1 1], L_000001e54a4b38f0, L_000001e54a4b38f0, L_000001e54a4b38f0, L_000001e54a4b38f0;
LS_000001e54a4b3a30_0_12 .concat [ 1 1 1 1], L_000001e54a4b38f0, L_000001e54a4b38f0, L_000001e54a4b38f0, L_000001e54a4b38f0;
L_000001e54a4b3a30 .concat [ 4 4 4 4], LS_000001e54a4b3a30_0_0, LS_000001e54a4b3a30_0_4, LS_000001e54a4b3a30_0_8, LS_000001e54a4b3a30_0_12;
L_000001e54a4b3b70 .concat [ 16 16 0 0], L_000001e54a4b33f0, L_000001e54a4b3a30;
L_000001e54a4b3cb0 .functor MUXZ 32, L_000001e54a4b3b70, L_000001e54a4b4390, L_000001e54a33daf0, C4<>;
L_000001e54a4b2950 .concat [ 6 26 0 0], L_000001e54a338ca0, L_000001e54a46ae00;
L_000001e54a4b2a90 .cmp/eq 32, L_000001e54a4b2950, L_000001e54a46ae48;
L_000001e54a4b2bd0 .cmp/eq 6, L_000001e54a4b3ad0, L_000001e54a46ae90;
L_000001e54a4b5040 .cmp/eq 6, L_000001e54a4b3ad0, L_000001e54a46aed8;
L_000001e54a4b5fe0 .cmp/eq 6, L_000001e54a338ca0, L_000001e54a46af20;
L_000001e54a4b5d60 .functor MUXZ 32, L_000001e54a4b3cb0, L_000001e54a46af68, L_000001e54a4b5fe0, C4<>;
L_000001e54a4b5ae0 .functor MUXZ 32, L_000001e54a4b5d60, L_000001e54a4b3e90, L_000001e54a33dfc0, C4<>;
L_000001e54a4b57c0 .concat [ 6 26 0 0], L_000001e54a338ca0, L_000001e54a46afb0;
L_000001e54a4b54a0 .cmp/eq 32, L_000001e54a4b57c0, L_000001e54a46aff8;
L_000001e54a4b55e0 .cmp/eq 6, L_000001e54a4b3ad0, L_000001e54a46b040;
L_000001e54a4b5cc0 .cmp/eq 6, L_000001e54a4b3ad0, L_000001e54a46b088;
L_000001e54a4b4be0 .cmp/eq 6, L_000001e54a338ca0, L_000001e54a46b0d0;
L_000001e54a4b64e0 .functor MUXZ 32, L_000001e54a33e2d0, v000001e54a332590_0, L_000001e54a4b4be0, C4<>;
L_000001e54a4b5180 .functor MUXZ 32, L_000001e54a4b64e0, L_000001e54a33dd20, L_000001e54a33de00, C4<>;
S_000001e54a2fe6b0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001e54a2fe520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e54a2f3d90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e54a33dc40 .functor NOT 1, v000001e54a307740_0, C4<0>, C4<0>, C4<0>;
v000001e54a309360_0 .net *"_ivl_0", 0 0, L_000001e54a33dc40;  1 drivers
v000001e54a308e60_0 .net "in1", 31 0, L_000001e54a33dd20;  alias, 1 drivers
v000001e54a3095e0_0 .net "in2", 31 0, L_000001e54a4b5ae0;  alias, 1 drivers
v000001e54a308dc0_0 .net "out", 31 0, L_000001e54a4b5a40;  alias, 1 drivers
v000001e54a308780_0 .net "s", 0 0, v000001e54a307740_0;  alias, 1 drivers
L_000001e54a4b5a40 .functor MUXZ 32, L_000001e54a4b5ae0, L_000001e54a33dd20, L_000001e54a33dc40, C4<>;
S_000001e54a2529c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001e54a2fe520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001e54a460090 .param/l "RType" 0 4 2, C4<000000>;
P_000001e54a4600c8 .param/l "add" 0 4 5, C4<100000>;
P_000001e54a460100 .param/l "addi" 0 4 8, C4<001000>;
P_000001e54a460138 .param/l "addu" 0 4 5, C4<100001>;
P_000001e54a460170 .param/l "and_" 0 4 5, C4<100100>;
P_000001e54a4601a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001e54a4601e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e54a460218 .param/l "bne" 0 4 10, C4<000101>;
P_000001e54a460250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e54a460288 .param/l "j" 0 4 12, C4<000010>;
P_000001e54a4602c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001e54a4602f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e54a460330 .param/l "lw" 0 4 8, C4<100011>;
P_000001e54a460368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e54a4603a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001e54a4603d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e54a460410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e54a460448 .param/l "sll" 0 4 6, C4<000000>;
P_000001e54a460480 .param/l "slt" 0 4 5, C4<101010>;
P_000001e54a4604b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001e54a4604f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e54a460528 .param/l "sub" 0 4 5, C4<100010>;
P_000001e54a460560 .param/l "subu" 0 4 5, C4<100011>;
P_000001e54a460598 .param/l "sw" 0 4 8, C4<101011>;
P_000001e54a4605d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e54a460608 .param/l "xori" 0 4 8, C4<001110>;
v000001e54a308640_0 .var "ALUOp", 3 0;
v000001e54a307740_0 .var "ALUSrc", 0 0;
v000001e54a3077e0_0 .var "MemReadEn", 0 0;
v000001e54a307ec0_0 .var "MemWriteEn", 0 0;
v000001e54a309400_0 .var "MemtoReg", 0 0;
v000001e54a308a00_0 .var "RegDst", 0 0;
v000001e54a307c40_0 .var "RegWriteEn", 0 0;
v000001e54a307ce0_0 .net "funct", 5 0, L_000001e54a4b3ad0;  alias, 1 drivers
v000001e54a3081e0_0 .var "hlt", 0 0;
v000001e54a308aa0_0 .net "opcode", 5 0, L_000001e54a338ca0;  alias, 1 drivers
v000001e54a307f60_0 .net "rst", 0 0, v000001e54a338340_0;  alias, 1 drivers
E_000001e54a2f3ed0 .event anyedge, v000001e54a307f60_0, v000001e54a308aa0_0, v000001e54a307ce0_0;
S_000001e54a252c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001e54a2fe520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001e54a2f4050 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001e54a33e490 .functor BUFZ 32, L_000001e54a4b3030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e54a308140_0 .net "Data_Out", 31 0, L_000001e54a33e490;  alias, 1 drivers
v000001e54a308320 .array "InstMem", 0 1023, 31 0;
v000001e54a3083c0_0 .net *"_ivl_0", 31 0, L_000001e54a4b3030;  1 drivers
v000001e54a308460_0 .net *"_ivl_3", 9 0, L_000001e54a4b3c10;  1 drivers
v000001e54a308b40_0 .net *"_ivl_4", 11 0, L_000001e54a4b3670;  1 drivers
L_000001e54a46abc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e54a308500_0 .net *"_ivl_7", 1 0, L_000001e54a46abc0;  1 drivers
v000001e54a307920_0 .net "addr", 31 0, v000001e54a332590_0;  alias, 1 drivers
v000001e54a3088c0_0 .var/i "i", 31 0;
L_000001e54a4b3030 .array/port v000001e54a308320, L_000001e54a4b3670;
L_000001e54a4b3c10 .part v000001e54a332590_0, 0, 10;
L_000001e54a4b3670 .concat [ 10 2 0 0], L_000001e54a4b3c10, L_000001e54a46abc0;
S_000001e54a2a4c30 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001e54a2fe520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001e54a33e2d0 .functor BUFZ 32, L_000001e54a4b3530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e54a33dd20 .functor BUFZ 32, L_000001e54a4b28b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e54a3090e0_0 .net *"_ivl_0", 31 0, L_000001e54a4b3530;  1 drivers
v000001e54a309220_0 .net *"_ivl_10", 6 0, L_000001e54a4b3990;  1 drivers
L_000001e54a46ac98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e54a2e4c50_0 .net *"_ivl_13", 1 0, L_000001e54a46ac98;  1 drivers
v000001e54a2e4ed0_0 .net *"_ivl_2", 6 0, L_000001e54a4b2810;  1 drivers
L_000001e54a46ac50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e54a331d70_0 .net *"_ivl_5", 1 0, L_000001e54a46ac50;  1 drivers
v000001e54a3321d0_0 .net *"_ivl_8", 31 0, L_000001e54a4b28b0;  1 drivers
v000001e54a331c30_0 .net "clk", 0 0, L_000001e54a33e1f0;  alias, 1 drivers
v000001e54a3333f0_0 .var/i "i", 31 0;
v000001e54a331910_0 .net "readData1", 31 0, L_000001e54a33e2d0;  alias, 1 drivers
v000001e54a3330d0_0 .net "readData2", 31 0, L_000001e54a33dd20;  alias, 1 drivers
v000001e54a332f90_0 .net "readRegister1", 4 0, L_000001e54a338de0;  alias, 1 drivers
v000001e54a333210_0 .net "readRegister2", 4 0, L_000001e54a4b3490;  alias, 1 drivers
v000001e54a3332b0 .array "registers", 31 0, 31 0;
v000001e54a3326d0_0 .net "rst", 0 0, v000001e54a338340_0;  alias, 1 drivers
v000001e54a331ff0_0 .net "we", 0 0, v000001e54a307c40_0;  alias, 1 drivers
v000001e54a331e10_0 .net "writeData", 31 0, L_000001e54a4b4640;  alias, 1 drivers
v000001e54a3335d0_0 .net "writeRegister", 4 0, L_000001e54a4b37b0;  alias, 1 drivers
E_000001e54a2f4450/0 .event negedge, v000001e54a307f60_0;
E_000001e54a2f4450/1 .event posedge, v000001e54a331c30_0;
E_000001e54a2f4450 .event/or E_000001e54a2f4450/0, E_000001e54a2f4450/1;
L_000001e54a4b3530 .array/port v000001e54a3332b0, L_000001e54a4b2810;
L_000001e54a4b2810 .concat [ 5 2 0 0], L_000001e54a338de0, L_000001e54a46ac50;
L_000001e54a4b28b0 .array/port v000001e54a3332b0, L_000001e54a4b3990;
L_000001e54a4b3990 .concat [ 5 2 0 0], L_000001e54a4b3490, L_000001e54a46ac98;
S_000001e54a2a4dc0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001e54a2a4c30;
 .timescale 0 0;
v000001e54a309040_0 .var/i "i", 31 0;
S_000001e54a28ede0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001e54a2fe520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001e54a2f4610 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001e54a33e0a0 .functor NOT 1, v000001e54a308a00_0, C4<0>, C4<0>, C4<0>;
v000001e54a333530_0 .net *"_ivl_0", 0 0, L_000001e54a33e0a0;  1 drivers
v000001e54a332770_0 .net "in1", 4 0, L_000001e54a4b3490;  alias, 1 drivers
v000001e54a332270_0 .net "in2", 4 0, L_000001e54a338d40;  alias, 1 drivers
v000001e54a331eb0_0 .net "out", 4 0, L_000001e54a4b37b0;  alias, 1 drivers
v000001e54a331f50_0 .net "s", 0 0, v000001e54a308a00_0;  alias, 1 drivers
L_000001e54a4b37b0 .functor MUXZ 5, L_000001e54a338d40, L_000001e54a4b3490, L_000001e54a33e0a0, C4<>;
S_000001e54a28ef70 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001e54a2fe520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e54a2f5990 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e54a33e260 .functor NOT 1, v000001e54a309400_0, C4<0>, C4<0>, C4<0>;
v000001e54a332090_0 .net *"_ivl_0", 0 0, L_000001e54a33e260;  1 drivers
v000001e54a332d10_0 .net "in1", 31 0, v000001e54a332a90_0;  alias, 1 drivers
v000001e54a332810_0 .net "in2", 31 0, v000001e54a3323b0_0;  alias, 1 drivers
v000001e54a3328b0_0 .net "out", 31 0, L_000001e54a4b4640;  alias, 1 drivers
v000001e54a3319b0_0 .net "s", 0 0, v000001e54a309400_0;  alias, 1 drivers
L_000001e54a4b4640 .functor MUXZ 32, v000001e54a3323b0_0, v000001e54a332a90_0, L_000001e54a33e260, C4<>;
S_000001e54a2d4a70 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001e54a2fe520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001e54a2d4c00 .param/l "ADD" 0 9 12, C4<0000>;
P_000001e54a2d4c38 .param/l "AND" 0 9 12, C4<0010>;
P_000001e54a2d4c70 .param/l "NOR" 0 9 12, C4<0101>;
P_000001e54a2d4ca8 .param/l "OR" 0 9 12, C4<0011>;
P_000001e54a2d4ce0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001e54a2d4d18 .param/l "SLL" 0 9 12, C4<1000>;
P_000001e54a2d4d50 .param/l "SLT" 0 9 12, C4<0110>;
P_000001e54a2d4d88 .param/l "SRL" 0 9 12, C4<1001>;
P_000001e54a2d4dc0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001e54a2d4df8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001e54a2d4e30 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001e54a2d4e68 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001e54a46b118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e54a333350_0 .net/2u *"_ivl_0", 31 0, L_000001e54a46b118;  1 drivers
v000001e54a333490_0 .net "opSel", 3 0, v000001e54a308640_0;  alias, 1 drivers
v000001e54a332130_0 .net "operand1", 31 0, L_000001e54a4b5180;  alias, 1 drivers
v000001e54a332950_0 .net "operand2", 31 0, L_000001e54a4b5a40;  alias, 1 drivers
v000001e54a332a90_0 .var "result", 31 0;
v000001e54a332db0_0 .net "zero", 0 0, L_000001e54a4b4b40;  alias, 1 drivers
E_000001e54a2f4d50 .event anyedge, v000001e54a308640_0, v000001e54a332130_0, v000001e54a308dc0_0;
L_000001e54a4b4b40 .cmp/eq 32, v000001e54a332a90_0, L_000001e54a46b118;
S_000001e54a2bb0f0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001e54a2fe520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001e54a461660 .param/l "RType" 0 4 2, C4<000000>;
P_000001e54a461698 .param/l "add" 0 4 5, C4<100000>;
P_000001e54a4616d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001e54a461708 .param/l "addu" 0 4 5, C4<100001>;
P_000001e54a461740 .param/l "and_" 0 4 5, C4<100100>;
P_000001e54a461778 .param/l "andi" 0 4 8, C4<001100>;
P_000001e54a4617b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e54a4617e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001e54a461820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e54a461858 .param/l "j" 0 4 12, C4<000010>;
P_000001e54a461890 .param/l "jal" 0 4 12, C4<000011>;
P_000001e54a4618c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e54a461900 .param/l "lw" 0 4 8, C4<100011>;
P_000001e54a461938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e54a461970 .param/l "or_" 0 4 5, C4<100101>;
P_000001e54a4619a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e54a4619e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e54a461a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001e54a461a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001e54a461a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001e54a461ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e54a461af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001e54a461b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001e54a461b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001e54a461ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e54a461bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001e54a3324f0_0 .var "PCsrc", 0 0;
v000001e54a333030_0 .net "funct", 5 0, L_000001e54a4b3ad0;  alias, 1 drivers
v000001e54a331a50_0 .net "opcode", 5 0, L_000001e54a338ca0;  alias, 1 drivers
v000001e54a333670_0 .net "operand1", 31 0, L_000001e54a33e2d0;  alias, 1 drivers
v000001e54a333170_0 .net "operand2", 31 0, L_000001e54a4b5a40;  alias, 1 drivers
v000001e54a331af0_0 .net "rst", 0 0, v000001e54a338340_0;  alias, 1 drivers
E_000001e54a2f4d10/0 .event anyedge, v000001e54a307f60_0, v000001e54a308aa0_0, v000001e54a331910_0, v000001e54a308dc0_0;
E_000001e54a2f4d10/1 .event anyedge, v000001e54a307ce0_0;
E_000001e54a2f4d10 .event/or E_000001e54a2f4d10/0, E_000001e54a2f4d10/1;
S_000001e54a2bb280 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001e54a2fe520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001e54a333710 .array "DataMem", 0 1023, 31 0;
v000001e54a331870_0 .net "address", 31 0, v000001e54a332a90_0;  alias, 1 drivers
v000001e54a332310_0 .net "clock", 0 0, L_000001e54a33dee0;  1 drivers
v000001e54a331cd0_0 .net "data", 31 0, L_000001e54a33dd20;  alias, 1 drivers
v000001e54a331b90_0 .var/i "i", 31 0;
v000001e54a3323b0_0 .var "q", 31 0;
v000001e54a3329f0_0 .net "rden", 0 0, v000001e54a3077e0_0;  alias, 1 drivers
v000001e54a332450_0 .net "wren", 0 0, v000001e54a307ec0_0;  alias, 1 drivers
E_000001e54a2f5210 .event posedge, v000001e54a332310_0;
S_000001e54a461c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001e54a2fe520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001e54a2f5a10 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001e54a332b30_0 .net "PCin", 31 0, L_000001e54a4b2d10;  alias, 1 drivers
v000001e54a332590_0 .var "PCout", 31 0;
v000001e54a332630_0 .net "clk", 0 0, L_000001e54a33e1f0;  alias, 1 drivers
v000001e54a332bd0_0 .net "rst", 0 0, v000001e54a338340_0;  alias, 1 drivers
    .scope S_000001e54a2bb0f0;
T_0 ;
    %wait E_000001e54a2f4d10;
    %load/vec4 v000001e54a331af0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e54a3324f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e54a331a50_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001e54a333670_0;
    %load/vec4 v000001e54a333170_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001e54a331a50_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001e54a333670_0;
    %load/vec4 v000001e54a333170_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001e54a331a50_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001e54a331a50_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001e54a331a50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001e54a333030_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001e54a3324f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001e54a461c20;
T_1 ;
    %wait E_000001e54a2f4450;
    %load/vec4 v000001e54a332bd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e54a332590_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e54a332b30_0;
    %assign/vec4 v000001e54a332590_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e54a252c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e54a3088c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001e54a3088c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e54a3088c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %load/vec4 v000001e54a3088c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e54a3088c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 2099242, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 337641475, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 4196394, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 270532611, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a308320, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001e54a2529c0;
T_3 ;
    %wait E_000001e54a2f3ed0;
    %load/vec4 v000001e54a307f60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001e54a3081e0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e54a307740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e54a307c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e54a307ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e54a309400_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e54a3077e0_0, 0;
    %assign/vec4 v000001e54a308a00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e54a3081e0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001e54a308640_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001e54a307740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e54a307c40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e54a307ec0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e54a309400_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e54a3077e0_0, 0, 1;
    %store/vec4 v000001e54a308a00_0, 0, 1;
    %load/vec4 v000001e54a308aa0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a3081e0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a308a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a307c40_0, 0;
    %load/vec4 v000001e54a307ce0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a307740_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a307740_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a307c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a308a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a307740_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a307c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e54a308a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a307740_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a307c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a307740_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a307c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a307740_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a307c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a307740_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a307c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a307740_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a3077e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a307c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a307740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a309400_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a307ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e54a307740_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e54a308640_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e54a2a4c30;
T_4 ;
    %wait E_000001e54a2f4450;
    %fork t_1, S_000001e54a2a4dc0;
    %jmp t_0;
    .scope S_000001e54a2a4dc0;
t_1 ;
    %load/vec4 v000001e54a3326d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e54a309040_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001e54a309040_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e54a309040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a3332b0, 0, 4;
    %load/vec4 v000001e54a309040_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e54a309040_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e54a331ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001e54a331e10_0;
    %load/vec4 v000001e54a3335d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a3332b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a3332b0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001e54a2a4c30;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e54a2a4c30;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e54a3333f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001e54a3333f0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001e54a3333f0_0;
    %ix/getv/s 4, v000001e54a3333f0_0;
    %load/vec4a v000001e54a3332b0, 4;
    %ix/getv/s 4, v000001e54a3333f0_0;
    %load/vec4a v000001e54a3332b0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001e54a3333f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e54a3333f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001e54a2d4a70;
T_6 ;
    %wait E_000001e54a2f4d50;
    %load/vec4 v000001e54a333490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e54a332a90_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001e54a332130_0;
    %load/vec4 v000001e54a332950_0;
    %add;
    %assign/vec4 v000001e54a332a90_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001e54a332130_0;
    %load/vec4 v000001e54a332950_0;
    %sub;
    %assign/vec4 v000001e54a332a90_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001e54a332130_0;
    %load/vec4 v000001e54a332950_0;
    %and;
    %assign/vec4 v000001e54a332a90_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001e54a332130_0;
    %load/vec4 v000001e54a332950_0;
    %or;
    %assign/vec4 v000001e54a332a90_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001e54a332130_0;
    %load/vec4 v000001e54a332950_0;
    %xor;
    %assign/vec4 v000001e54a332a90_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001e54a332130_0;
    %load/vec4 v000001e54a332950_0;
    %or;
    %inv;
    %assign/vec4 v000001e54a332a90_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001e54a332130_0;
    %load/vec4 v000001e54a332950_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001e54a332a90_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001e54a332950_0;
    %load/vec4 v000001e54a332130_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001e54a332a90_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001e54a332130_0;
    %ix/getv 4, v000001e54a332950_0;
    %shiftl 4;
    %assign/vec4 v000001e54a332a90_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001e54a332130_0;
    %ix/getv 4, v000001e54a332950_0;
    %shiftr 4;
    %assign/vec4 v000001e54a332a90_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e54a2bb280;
T_7 ;
    %wait E_000001e54a2f5210;
    %load/vec4 v000001e54a3329f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001e54a331870_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e54a333710, 4;
    %assign/vec4 v000001e54a3323b0_0, 0;
T_7.0 ;
    %load/vec4 v000001e54a332450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001e54a331cd0_0;
    %ix/getv 3, v000001e54a331870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a333710, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e54a2bb280;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e54a331b90_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001e54a331b90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e54a331b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e54a333710, 0, 4;
    %load/vec4 v000001e54a331b90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e54a331b90_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001e54a2bb280;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e54a331b90_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001e54a331b90_0;
    %cmpi/s 1023, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001e54a331b90_0;
    %load/vec4a v000001e54a333710, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001e54a331b90_0, 0, 10>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001e54a331b90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e54a331b90_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001e54a2fe520;
T_10 ;
    %wait E_000001e54a2f4450;
    %load/vec4 v000001e54a3382a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e54a338f20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e54a338f20_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e54a338f20_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e54a2fe200;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e54a337ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e54a338340_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001e54a2fe200;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001e54a337ee0_0;
    %inv;
    %assign/vec4 v000001e54a337ee0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001e54a2fe200;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e54a338340_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e54a338340_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001e54a338480_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
