

================================================================
== Vitis HLS Report for 'insert_checksum_512_s'
================================================================
* Date:           Sat Mar 18 14:39:15 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.848 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       35|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       59|    -|
|Register             |        -|     -|     1163|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1163|       94|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_161                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_249                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op23_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op38_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op46_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op48_write_state2    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_70_p3            |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_62_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln1543_fu_109_p2             |      icmp|   0|  0|   8|           2|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln1581_fu_179_p3           |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  35|          15|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done                      |   9|          2|    1|          2|
    |state_V                      |   9|          2|    2|          4|
    |txEng_tcpChecksumFifo_blk_n  |   9|          2|    1|          2|
    |txEng_tcpPkgBuffer4_blk_n    |   9|          2|    1|          2|
    |txEng_tcpPkgBuffer5_blk_n    |   9|          2|    1|          2|
    |txEng_tcpPkgBuffer5_din      |  14|          3|  577|       1731|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  59|         13|  583|       1743|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |icmp_ln1543_reg_206               |    1|   0|    1|          0|
    |p_Result_214_reg_218              |  512|   0|  512|          0|
    |state_V                           |    2|   0|    2|          0|
    |tmp_48_i_reg_228                  |    1|   0|    1|          0|
    |tmp_49_i_reg_214                  |    1|   0|    1|          0|
    |tmp_i_reg_210                     |    1|   0|    1|          0|
    |tmp_reg_223                       |   65|   0|   65|          0|
    |txEng_tcpPkgBuffer4_read_reg_232  |  577|   0|  577|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1163|   0| 1163|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|   insert_checksum<512>|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|   insert_checksum<512>|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|   insert_checksum<512>|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|   insert_checksum<512>|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|   insert_checksum<512>|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|   insert_checksum<512>|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|   insert_checksum<512>|  return value|
|txEng_tcpChecksumFifo_dout     |   in|   16|     ap_fifo|  txEng_tcpChecksumFifo|       pointer|
|txEng_tcpChecksumFifo_empty_n  |   in|    1|     ap_fifo|  txEng_tcpChecksumFifo|       pointer|
|txEng_tcpChecksumFifo_read     |  out|    1|     ap_fifo|  txEng_tcpChecksumFifo|       pointer|
|txEng_tcpPkgBuffer4_dout       |   in|  577|     ap_fifo|    txEng_tcpPkgBuffer4|       pointer|
|txEng_tcpPkgBuffer4_empty_n    |   in|    1|     ap_fifo|    txEng_tcpPkgBuffer4|       pointer|
|txEng_tcpPkgBuffer4_read       |  out|    1|     ap_fifo|    txEng_tcpPkgBuffer4|       pointer|
|txEng_tcpPkgBuffer5_din        |  out|  577|     ap_fifo|    txEng_tcpPkgBuffer5|       pointer|
|txEng_tcpPkgBuffer5_full_n     |   in|    1|     ap_fifo|    txEng_tcpPkgBuffer5|       pointer|
|txEng_tcpPkgBuffer5_write      |  out|    1|     ap_fifo|    txEng_tcpPkgBuffer5|       pointer|
+-------------------------------+-----+-----+------------+-----------------------+--------------+

