Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat May 19 05:02:27 2018
| Host         : DESKTOP-O713GGV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file xillydemo_timing_summary_routed.rpt -pb xillydemo_timing_summary_routed.pb -rpx xillydemo_timing_summary_routed.rpx -warn_on_violation
| Design       : xillydemo
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.030        0.000                      0                22528        0.024        0.000                      0                22528        2.000        0.000                       0                  8720  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
ap_clk                 {0.000 5.000}        10.000          100.000         
clk_fpga_1             {0.000 5.000}        10.000          100.000         
gclk                   {0.000 4.000}        8.000           125.000         
  vga_clk_ins/clk_fb   {0.000 20.000}       40.000          25.000          
  vga_clk_ins/clkout2  {0.000 7.692}        15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk                       0.159        0.000                      0                 6246        0.027        0.000                      0                 6246        3.750        0.000                       0                  2306  
clk_fpga_1                   0.030        0.000                      0                15900        0.024        0.000                      0                15900        3.750        0.000                       0                  6303  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  vga_clk_ins/clk_fb                                                                                                                                                    38.751        0.000                       0                     2  
  vga_clk_ins/clkout2        8.479        0.000                      0                  170        0.121        0.000                      0                  170        7.192        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    ap_clk              2.003        0.000                      0                  206        0.545        0.000                      0                  206  
ap_clk        clk_fpga_1          4.792        0.000                      0                   83        0.271        0.000                      0                   83  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_fpga_1           clk_fpga_1                 7.253        0.000                      0                   44        0.471        0.000                      0                   44  
**async_default**    vga_clk_ins/clkout2  vga_clk_ins/clkout2       12.066        0.000                      0                   23        0.518        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/p_Val2_4_reg_2020_reg__0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 7.395ns (80.124%)  route 1.834ns (19.876%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 11.582 - 10.000 ) 
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.763     1.763    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.969 r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.971    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1_n_112
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.489 r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__2/P[0]
                         net (fo=2, routed)           0.891     8.379    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__2_n_111
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.503 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_24/O
                         net (fo=1, routed)           0.000     8.503    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_24_n_6
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.053 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.053    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_5_n_6
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.167 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.167    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_4_n_6
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.281    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_3_n_6
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.395    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_2_n_6
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_1_n_6
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.632    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_3_n_6
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.746 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.746    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_2_n_6
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.059 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.933    10.992    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__3[47]
    DSP48_X0Y9           DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_4_reg_2020_reg__0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.582    11.582    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X0Y9           DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_4_reg_2020_reg__0/CLK
                         clock pessimism              0.149    11.731    
                         clock uncertainty           -0.035    11.695    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.544    11.151    HLS_wrapper_2/svm_detect_U0/p_Val2_4_reg_2020_reg__0
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/p_Val2_4_reg_2020_reg__0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.198ns  (logic 7.395ns (80.398%)  route 1.803ns (19.602%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 11.582 - 10.000 ) 
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.763     1.763    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.969 r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.971    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1_n_112
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.489 r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__2/P[0]
                         net (fo=2, routed)           0.891     8.379    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__2_n_111
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.503 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_24/O
                         net (fo=1, routed)           0.000     8.503    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_24_n_6
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.053 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.053    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_5_n_6
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.167 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.167    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_4_n_6
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.281    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_3_n_6
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.395    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_2_n_6
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_1_n_6
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.632    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_3_n_6
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.746 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.746    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_2_n_6
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.059 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.901    10.961    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__3[47]
    DSP48_X0Y9           DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_4_reg_2020_reg__0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.582    11.582    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X0Y9           DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_4_reg_2020_reg__0/CLK
                         clock pessimism              0.149    11.731    
                         clock uncertainty           -0.035    11.695    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.544    11.151    HLS_wrapper_2/svm_detect_U0/p_Val2_4_reg_2020_reg__0
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/p_Val2_4_reg_2020_reg__0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.198ns  (logic 7.395ns (80.398%)  route 1.803ns (19.602%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 11.582 - 10.000 ) 
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.763     1.763    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.969 r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.971    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1_n_112
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.489 r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__2/P[0]
                         net (fo=2, routed)           0.891     8.379    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__2_n_111
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.503 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_24/O
                         net (fo=1, routed)           0.000     8.503    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_24_n_6
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.053 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.053    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_5_n_6
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.167 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.167    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_4_n_6
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.281    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_3_n_6
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.395    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_2_n_6
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_1_n_6
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.632    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_3_n_6
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.746 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.746    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_2_n_6
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.059 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.901    10.961    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__3[47]
    DSP48_X0Y9           DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_4_reg_2020_reg__0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.582    11.582    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X0Y9           DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_4_reg_2020_reg__0/CLK
                         clock pessimism              0.149    11.731    
                         clock uncertainty           -0.035    11.695    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.544    11.151    HLS_wrapper_2/svm_detect_U0/p_Val2_4_reg_2020_reg__0
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/p_Val2_4_reg_2020_reg__0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.198ns  (logic 7.395ns (80.398%)  route 1.803ns (19.602%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 11.582 - 10.000 ) 
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.763     1.763    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.969 r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.971    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1_n_112
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.489 r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__2/P[0]
                         net (fo=2, routed)           0.891     8.379    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__2_n_111
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.503 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_24/O
                         net (fo=1, routed)           0.000     8.503    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_24_n_6
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.053 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.053    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_5_n_6
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.167 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.167    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_4_n_6
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.281    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_3_n_6
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.395    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_2_n_6
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_1_n_6
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.632    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_3_n_6
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.746 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.746    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_2_n_6
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.059 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.901    10.961    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__3[47]
    DSP48_X0Y9           DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_4_reg_2020_reg__0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.582    11.582    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X0Y9           DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_4_reg_2020_reg__0/CLK
                         clock pessimism              0.149    11.731    
                         clock uncertainty           -0.035    11.695    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.544    11.151    HLS_wrapper_2/svm_detect_U0/p_Val2_4_reg_2020_reg__0
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 7.395ns (80.835%)  route 1.753ns (19.165%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 11.585 - 10.000 ) 
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.763     1.763    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.969 r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.971    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1_n_112
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.489 r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__2/P[0]
                         net (fo=2, routed)           0.891     8.379    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__2_n_111
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.503 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_24/O
                         net (fo=1, routed)           0.000     8.503    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_24_n_6
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.053 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.053    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_5_n_6
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.167 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.167    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_4_n_6
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.281    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_3_n_6
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.395    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_2_n_6
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_1_n_6
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.632    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_3_n_6
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.746 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.746    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_2_n_6
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.059 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.852    10.911    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__3[47]
    DSP48_X0Y11          DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.585    11.585    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X0Y11          DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0/CLK
                         clock pessimism              0.115    11.700    
                         clock uncertainty           -0.035    11.664    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.544    11.120    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 7.395ns (80.835%)  route 1.753ns (19.165%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 11.585 - 10.000 ) 
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.763     1.763    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.969 r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.971    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1_n_112
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.489 r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__2/P[0]
                         net (fo=2, routed)           0.891     8.379    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__2_n_111
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.503 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_24/O
                         net (fo=1, routed)           0.000     8.503    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_24_n_6
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.053 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.053    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_5_n_6
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.167 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.167    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_4_n_6
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.281    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_3_n_6
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.395    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_2_n_6
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_1_n_6
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.632    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_3_n_6
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.746 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.746    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_2_n_6
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.059 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.852    10.911    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__3[47]
    DSP48_X0Y11          DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.585    11.585    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X0Y11          DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0/CLK
                         clock pessimism              0.115    11.700    
                         clock uncertainty           -0.035    11.664    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.544    11.120    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 7.395ns (80.835%)  route 1.753ns (19.165%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 11.585 - 10.000 ) 
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.763     1.763    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.969 r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.971    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1_n_112
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.489 r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__2/P[0]
                         net (fo=2, routed)           0.891     8.379    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__2_n_111
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.503 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_24/O
                         net (fo=1, routed)           0.000     8.503    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_24_n_6
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.053 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.053    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_5_n_6
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.167 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.167    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_4_n_6
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.281    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_3_n_6
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.395    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_2_n_6
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_1_n_6
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.632    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_3_n_6
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.746 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.746    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_2_n_6
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.059 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.852    10.911    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__3[47]
    DSP48_X0Y11          DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.585    11.585    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X0Y11          DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0/CLK
                         clock pessimism              0.115    11.700    
                         clock uncertainty           -0.035    11.664    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.544    11.120    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 7.395ns (80.937%)  route 1.742ns (19.063%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 11.585 - 10.000 ) 
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.763     1.763    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.969 r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.971    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1_n_112
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.489 r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__2/P[0]
                         net (fo=2, routed)           0.891     8.379    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__2_n_111
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.503 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_24/O
                         net (fo=1, routed)           0.000     8.503    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_24_n_6
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.053 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.053    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_5_n_6
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.167 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.167    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_4_n_6
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.281    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_3_n_6
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.395    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_2_n_6
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_1_n_6
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.632    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_3_n_6
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.746 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.746    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_2_n_6
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.059 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.840    10.899    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__3[47]
    DSP48_X0Y11          DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.585    11.585    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X0Y11          DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0/CLK
                         clock pessimism              0.115    11.700    
                         clock uncertainty           -0.035    11.664    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.544    11.120    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 7.395ns (80.937%)  route 1.742ns (19.063%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 11.585 - 10.000 ) 
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.763     1.763    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.969 r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.971    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__1_n_112
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.489 r  HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__2/P[0]
                         net (fo=2, routed)           0.891     8.379    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__2_n_111
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.503 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_24/O
                         net (fo=1, routed)           0.000     8.503    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_24_n_6
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.053 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.053    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_5_n_6
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.167 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.167    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_4_n_6
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.281    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_3_n_6
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.395    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_2_n_6
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    HLS_wrapper_2/svm_detect_U0/p_Val2_9_fu_1323_p2_i_1_n_6
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.632    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_3_n_6
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.746 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.746    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_2_n_6
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.059 r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.840    10.899    HLS_wrapper_2/svm_detect_U0/p_Val2_2_fu_1230_p2__3[47]
    DSP48_X0Y11          DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.585    11.585    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X0Y11          DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0/CLK
                         clock pessimism              0.115    11.700    
                         clock uncertainty           -0.035    11.664    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.544    11.120    HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/svm_detect_U0/p_Val2_1_fu_1211_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/p_Val2_8_reg_2010_reg__0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 6.793ns (74.354%)  route 2.343ns (25.646%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 11.585 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.750     1.750    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X1Y11          DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_1_fu_1211_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.956 r  HLS_wrapper_2/svm_detect_U0/p_Val2_1_fu_1211_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     5.958    HLS_wrapper_2/svm_detect_U0/p_Val2_1_fu_1211_p2_n_112
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     7.476 r  HLS_wrapper_2/svm_detect_U0/p_Val2_1_fu_1211_p2__0/P[2]
                         net (fo=1, routed)           1.428     8.904    HLS_wrapper_2/svm_detect_U0/p_Val2_1_fu_1211_p2__0_n_109
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.124     9.028 r  HLS_wrapper_2/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_15/O
                         net (fo=1, routed)           0.000     9.028    HLS_wrapper_2/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_15_n_6
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.541 r  HLS_wrapper_2/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.541    HLS_wrapper_2/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3_n_6
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.658 r  HLS_wrapper_2/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.658    HLS_wrapper_2/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2_n_6
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.973 r  HLS_wrapper_2/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.913    10.886    HLS_wrapper_2/svm_detect_U0/p_Val2_1_fu_1211_p2__3[47]
    DSP48_X1Y5           DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_8_reg_2010_reg__0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.585    11.585    HLS_wrapper_2/svm_detect_U0/ap_clk
    DSP48_X1Y5           DSP48E1                                      r  HLS_wrapper_2/svm_detect_U0/p_Val2_8_reg_2010_reg__0/CLK
                         clock pessimism              0.115    11.700    
                         clock uncertainty           -0.035    11.664    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.545    11.119    HLS_wrapper_2/svm_detect_U0/p_Val2_8_reg_2010_reg__0
  -------------------------------------------------------------------
                         required time                         11.119    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                  0.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/svm_detect_U0/result_V_reg_2025_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.382%)  route 0.217ns (60.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.550     0.550    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X21Y28         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/result_V_reg_2025_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  HLS_wrapper_2/svm_detect_U0/result_V_reg_2025_reg[29]/Q
                         net (fo=1, routed)           0.217     0.908    HLS_wrapper_2/svm_detect_U0/result_V_reg_2025[29]
    SLICE_X25Y27         FDSE                                         r  HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.815     0.815    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X25Y27         FDSE                                         r  HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[29]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X25Y27         FDSE (Hold_fdse_C_D)         0.071     0.881    HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/svm_detect_U0/result_V_reg_2025_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.169%)  route 0.193ns (57.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.550     0.550    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X21Y27         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/result_V_reg_2025_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  HLS_wrapper_2/svm_detect_U0/result_V_reg_2025_reg[26]/Q
                         net (fo=1, routed)           0.193     0.884    HLS_wrapper_2/svm_detect_U0/result_V_reg_2025[26]
    SLICE_X25Y27         FDSE                                         r  HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.815     0.815    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X25Y27         FDSE                                         r  HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[26]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X25Y27         FDSE (Hold_fdse_C_D)         0.047     0.857    HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/svm_detect_U0/tmp_39_reg_1702_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.040%)  route 0.240ns (62.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.555     0.555    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X22Y16         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/tmp_39_reg_1702_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  HLS_wrapper_2/svm_detect_U0/tmp_39_reg_1702_reg[1]/Q
                         net (fo=1, routed)           0.240     0.935    HLS_wrapper_2/svm_detect_U0/tmp_39_reg_1702[1]
    SLICE_X20Y17         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.822     0.822    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X20Y17         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[1]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X20Y17         FDRE (Hold_fdre_C_D)         0.083     0.900    HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/svm_detect_U0/tmp_39_reg_1702_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.256ns (62.486%)  route 0.154ns (37.514%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.555     0.555    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X22Y16         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/tmp_39_reg_1702_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  HLS_wrapper_2/svm_detect_U0/tmp_39_reg_1702_reg[2]/Q
                         net (fo=1, routed)           0.154     0.849    HLS_wrapper_2/svm_detect_U0/tmp_39_reg_1702[2]
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.964 r  HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.964    HLS_wrapper_2/svm_detect_U0/tmp_45_fu_1032_p2[2]
    SLICE_X21Y17         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.822     0.822    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X21Y17         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[2]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X21Y17         FDRE (Hold_fdre_C_D)         0.105     0.922    HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/svm_detect_U0/result_V_reg_2025_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.120%)  route 0.210ns (59.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.550     0.550    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X21Y27         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/result_V_reg_2025_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  HLS_wrapper_2/svm_detect_U0/result_V_reg_2025_reg[25]/Q
                         net (fo=1, routed)           0.210     0.901    HLS_wrapper_2/svm_detect_U0/result_V_reg_2025[25]
    SLICE_X25Y27         FDSE                                         r  HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.815     0.815    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X25Y27         FDSE                                         r  HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[25]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X25Y27         FDSE (Hold_fdse_C_D)         0.047     0.857    HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/svm_detect_U0/result_V_reg_2025_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.696%)  route 0.214ns (60.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.550     0.550    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X21Y28         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/result_V_reg_2025_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  HLS_wrapper_2/svm_detect_U0/result_V_reg_2025_reg[27]/Q
                         net (fo=1, routed)           0.214     0.905    HLS_wrapper_2/svm_detect_U0/result_V_reg_2025[27]
    SLICE_X25Y27         FDSE                                         r  HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.815     0.815    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X25Y27         FDSE                                         r  HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[27]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X25Y27         FDSE (Hold_fdse_C_D)         0.047     0.857    HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/svm_detect_U0/result_V_reg_2025_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.421%)  route 0.257ns (64.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.550     0.550    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X21Y28         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/result_V_reg_2025_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  HLS_wrapper_2/svm_detect_U0/result_V_reg_2025_reg[28]/Q
                         net (fo=1, routed)           0.257     0.948    HLS_wrapper_2/svm_detect_U0/result_V_reg_2025[28]
    SLICE_X25Y27         FDSE                                         r  HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.815     0.815    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X25Y27         FDSE                                         r  HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[28]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X25Y27         FDSE (Hold_fdse_C_D)         0.075     0.885    HLS_wrapper_2/svm_detect_U0/p_Val2_s_fu_160_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/svm_detect_U0/i_1_reg_1624_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.252ns (57.213%)  route 0.188ns (42.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.553     0.553    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X25Y18         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/i_1_reg_1624_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  HLS_wrapper_2/svm_detect_U0/i_1_reg_1624_reg[2]/Q
                         net (fo=10, routed)          0.188     0.882    HLS_wrapper_2/svm_detect_U0/tmp_40_fu_481_p1[5]
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.993 r  HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.993    HLS_wrapper_2/svm_detect_U0/tmp_45_fu_1032_p2[8]
    SLICE_X21Y18         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.821     0.821    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X21Y18         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[8]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X21Y18         FDRE (Hold_fdre_C_D)         0.105     0.921    HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/svm_detect_U0/j_1_reg_1658_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.251ns (56.332%)  route 0.195ns (43.668%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.554     0.554    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X22Y17         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/j_1_reg_1658_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  HLS_wrapper_2/svm_detect_U0/j_1_reg_1658_reg[0]/Q
                         net (fo=10, routed)          0.195     0.889    HLS_wrapper_2/svm_detect_U0/svm_detect_U0_cells_mag_sq_V_address1[0]
    SLICE_X21Y17         LUT2 (Prop_lut2_I0_O)        0.045     0.934 r  HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888[5]_i_4/O
                         net (fo=1, routed)           0.000     0.934    HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888[5]_i_4_n_6
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.999 r  HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.999    HLS_wrapper_2/svm_detect_U0/tmp_45_fu_1032_p2[3]
    SLICE_X21Y17         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.822     0.822    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X21Y17         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[3]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X21Y17         FDRE (Hold_fdre_C_D)         0.105     0.922    HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/svm_detect_U0/i_1_reg_1624_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.256ns (56.960%)  route 0.193ns (43.040%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.553     0.553    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X25Y18         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/i_1_reg_1624_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  HLS_wrapper_2/svm_detect_U0/i_1_reg_1624_reg[0]/Q
                         net (fo=10, routed)          0.193     0.887    HLS_wrapper_2/svm_detect_U0/tmp_40_fu_481_p1[3]
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.002 r  HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.002    HLS_wrapper_2/svm_detect_U0/tmp_45_fu_1032_p2[6]
    SLICE_X21Y18         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.821     0.821    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X21Y18         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[6]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X21Y18         FDRE (Hold_fdre_C_D)         0.105     0.921    HLS_wrapper_2/svm_detect_U0/tmp_45_reg_1888_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HLS_wrapper_2/ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y7   HLS_wrapper_2/svm_detect_U0/p_Val2_6_reg_2000_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y11  HLS_wrapper_2/svm_detect_U0/p_Val2_9_reg_2005_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y5   HLS_wrapper_2/svm_detect_U0/p_Val2_8_reg_2010_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y9   HLS_wrapper_2/svm_detect_U0/p_Val2_4_reg_2020_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y5   HLS_wrapper_2/compute_cells_U0/p_Val2_1_reg_709_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y3   HLS_wrapper_2/compute_cells_U0/p_Val2_1_reg_709_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2  HLS_wrapper_2/grad_vote_bin_V_U/xillybus_wrapper_lbW_memcore_U/xillybus_wrapper_lbW_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2  HLS_wrapper_2/grad_vote_bin_V_U/xillybus_wrapper_lbW_memcore_U/xillybus_wrapper_lbW_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1  HLS_wrapper_2/grad_vote_magnitude_s_U/xillybus_wrapper_kbM_memcore_U/xillybus_wrapper_kbM_memcore_ram_U/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1  HLS_wrapper_2/grad_vote_magnitude_s_U/xillybus_wrapper_kbM_memcore_U/xillybus_wrapper_kbM_memcore_ram_U/ram_reg_3/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y5  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y5  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y5  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_11_11/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y5  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y5  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_12_12/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y5  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y5  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_13_13/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y5  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y3  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_14_14/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y3  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_14_14/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y5  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y5  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y5  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y5  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y5  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_12_12/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y5  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y5  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_13_13/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y5  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y3  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_14_14/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y3  HLS_wrapper_2/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_14_14/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 7.395ns (80.027%)  route 1.846ns (19.973%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 12.771 - 10.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.759     3.067    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.273 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.275    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1_n_112
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.793 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2/P[0]
                         net (fo=2, routed)           0.979     9.772    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2_n_111
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25/O
                         net (fo=1, routed)           0.000     9.896    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25_n_6
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.446 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.446    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6_n_6
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.560 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.560    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5_n_6
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.674 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.674    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4_n_6
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.788 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.788    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3_n_6
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.902    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2_n_6
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.016 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.016    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3_n_6
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.130 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.130    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2_n_6
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.443 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.864    12.307    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__3[47]
    DSP48_X0Y33          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.579    12.771    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y33          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/CLK
                         clock pessimism              0.264    13.036    
                         clock uncertainty           -0.154    12.881    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.544    12.337    HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 7.395ns (80.060%)  route 1.842ns (19.940%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 12.771 - 10.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.759     3.067    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.273 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.275    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1_n_112
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.793 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2/P[0]
                         net (fo=2, routed)           0.979     9.772    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2_n_111
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25/O
                         net (fo=1, routed)           0.000     9.896    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25_n_6
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.446 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.446    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6_n_6
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.560 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.560    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5_n_6
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.674 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.674    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4_n_6
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.788 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.788    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3_n_6
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.902    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2_n_6
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.016 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.016    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3_n_6
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.130 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.130    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2_n_6
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.443 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.860    12.303    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__3[47]
    DSP48_X0Y33          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.579    12.771    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y33          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/CLK
                         clock pessimism              0.264    13.036    
                         clock uncertainty           -0.154    12.881    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.544    12.337    HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                         -12.303    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 7.395ns (80.060%)  route 1.842ns (19.940%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 12.771 - 10.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.759     3.067    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.273 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.275    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1_n_112
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.793 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2/P[0]
                         net (fo=2, routed)           0.979     9.772    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2_n_111
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25/O
                         net (fo=1, routed)           0.000     9.896    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25_n_6
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.446 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.446    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6_n_6
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.560 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.560    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5_n_6
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.674 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.674    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4_n_6
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.788 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.788    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3_n_6
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.902    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2_n_6
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.016 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.016    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3_n_6
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.130 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.130    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2_n_6
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.443 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.860    12.303    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__3[47]
    DSP48_X0Y33          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.579    12.771    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y33          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/CLK
                         clock pessimism              0.264    13.036    
                         clock uncertainty           -0.154    12.881    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.544    12.337    HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                         -12.303    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 7.395ns (80.139%)  route 1.833ns (19.861%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 12.771 - 10.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.759     3.067    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.273 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.275    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1_n_112
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.793 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2/P[0]
                         net (fo=2, routed)           0.979     9.772    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2_n_111
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25/O
                         net (fo=1, routed)           0.000     9.896    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25_n_6
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.446 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.446    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6_n_6
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.560 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.560    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5_n_6
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.674 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.674    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4_n_6
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.788 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.788    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3_n_6
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.902    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2_n_6
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.016 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.016    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3_n_6
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.130 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.130    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2_n_6
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.443 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.851    12.294    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__3[47]
    DSP48_X0Y33          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.579    12.771    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y33          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/CLK
                         clock pessimism              0.264    13.036    
                         clock uncertainty           -0.154    12.881    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.544    12.337    HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                         -12.294    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 7.395ns (80.303%)  route 1.814ns (19.697%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 12.771 - 10.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.759     3.067    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.273 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.275    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1_n_112
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.793 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2/P[0]
                         net (fo=2, routed)           0.979     9.772    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2_n_111
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25/O
                         net (fo=1, routed)           0.000     9.896    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25_n_6
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.446 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.446    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6_n_6
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.560 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.560    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5_n_6
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.674 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.674    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4_n_6
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.788 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.788    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3_n_6
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.902    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2_n_6
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.016 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.016    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3_n_6
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.130 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.130    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2_n_6
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.443 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.833    12.275    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__3[47]
    DSP48_X0Y33          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.579    12.771    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y33          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/CLK
                         clock pessimism              0.264    13.036    
                         clock uncertainty           -0.154    12.881    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.544    12.337    HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                         -12.275    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 7.395ns (80.303%)  route 1.814ns (19.697%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 12.771 - 10.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.759     3.067    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.273 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.275    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1_n_112
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.793 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2/P[0]
                         net (fo=2, routed)           0.979     9.772    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2_n_111
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25/O
                         net (fo=1, routed)           0.000     9.896    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25_n_6
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.446 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.446    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6_n_6
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.560 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.560    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5_n_6
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.674 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.674    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4_n_6
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.788 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.788    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3_n_6
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.902    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2_n_6
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.016 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.016    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3_n_6
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.130 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.130    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2_n_6
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.443 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.833    12.275    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__3[47]
    DSP48_X0Y33          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.579    12.771    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y33          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/CLK
                         clock pessimism              0.264    13.036    
                         clock uncertainty           -0.154    12.881    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.544    12.337    HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                         -12.275    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 7.395ns (80.303%)  route 1.814ns (19.697%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 12.771 - 10.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.759     3.067    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.273 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.275    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1_n_112
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.793 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2/P[0]
                         net (fo=2, routed)           0.979     9.772    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2_n_111
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25/O
                         net (fo=1, routed)           0.000     9.896    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25_n_6
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.446 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.446    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6_n_6
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.560 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.560    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5_n_6
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.674 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.674    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4_n_6
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.788 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.788    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3_n_6
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.902    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2_n_6
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.016 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.016    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3_n_6
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.130 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.130    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2_n_6
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.443 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.833    12.275    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__3[47]
    DSP48_X0Y33          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.579    12.771    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y33          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/CLK
                         clock pessimism              0.264    13.036    
                         clock uncertainty           -0.154    12.881    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.544    12.337    HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                         -12.275    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 7.395ns (80.597%)  route 1.780ns (19.403%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 12.775 - 10.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.759     3.067    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.273 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.275    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1_n_112
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.793 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2/P[0]
                         net (fo=2, routed)           0.979     9.772    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2_n_111
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25/O
                         net (fo=1, routed)           0.000     9.896    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25_n_6
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.446 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.446    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6_n_6
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.560 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.560    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5_n_6
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.674 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.674    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4_n_6
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.788 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.788    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3_n_6
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.902    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2_n_6
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.016 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.016    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3_n_6
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.130 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.130    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2_n_6
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.443 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.799    12.242    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__3[47]
    DSP48_X0Y35          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.583    12.775    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y35          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0/CLK
                         clock pessimism              0.264    13.040    
                         clock uncertainty           -0.154    12.885    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.544    12.341    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 7.395ns (80.597%)  route 1.780ns (19.403%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 12.775 - 10.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.759     3.067    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.273 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.275    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1_n_112
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.793 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2/P[0]
                         net (fo=2, routed)           0.979     9.772    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2_n_111
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25/O
                         net (fo=1, routed)           0.000     9.896    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25_n_6
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.446 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.446    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6_n_6
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.560 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.560    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5_n_6
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.674 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.674    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4_n_6
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.788 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.788    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3_n_6
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.902    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2_n_6
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.016 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.016    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3_n_6
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.130 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.130    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2_n_6
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.443 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.799    12.242    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__3[47]
    DSP48_X0Y35          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.583    12.775    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y35          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0/CLK
                         clock pessimism              0.264    13.040    
                         clock uncertainty           -0.154    12.885    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.544    12.341    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 7.395ns (80.597%)  route 1.780ns (19.403%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 12.775 - 10.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.759     3.067    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.273 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.275    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__1_n_112
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.793 r  HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2/P[0]
                         net (fo=2, routed)           0.979     9.772    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__2_n_111
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25/O
                         net (fo=1, routed)           0.000     9.896    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_25_n_6
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.446 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.446    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_6_n_6
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.560 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.560    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_5_n_6
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.674 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.674    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_4_n_6
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.788 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.788    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_3_n_6
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.902 r  HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.902    HLS_wrapper/svm_detect_U0/p_Val2_6_fu_1310_p2_i_2_n_6
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.016 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.016    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_3_n_6
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.130 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.130    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_2_n_6
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.443 r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0_i_1/O[3]
                         net (fo=32, routed)          0.799    12.242    HLS_wrapper/svm_detect_U0/p_Val2_1_fu_1211_p2__3[47]
    DSP48_X0Y35          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.583    12.775    HLS_wrapper/svm_detect_U0/ap_clk
    DSP48_X0Y35          DSP48E1                                      r  HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0/CLK
                         clock pessimism              0.264    13.040    
                         clock uncertainty           -0.154    12.885    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.544    12.341    HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  0.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.584     0.925    xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[13]/Q
                         net (fo=1, routed)           0.200     1.265    xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[13]
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.310 r  xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.310    xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[13]
    SLICE_X3Y49          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.854     1.224    xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.561     0.901    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X31Y39         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/Q
                         net (fo=128, routed)         0.206     1.249    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/ADDRD0
    SLICE_X30Y39         RAMD64E                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.829     1.199    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/WCLK
    SLICE_X30Y39         RAMD64E                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/RAMA/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X30Y39         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.225    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.561     0.901    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X31Y39         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/Q
                         net (fo=128, routed)         0.206     1.249    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/ADDRD0
    SLICE_X30Y39         RAMD64E                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.829     1.199    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/WCLK
    SLICE_X30Y39         RAMD64E                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/RAMB/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X30Y39         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.225    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.561     0.901    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X31Y39         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/Q
                         net (fo=128, routed)         0.206     1.249    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/ADDRD0
    SLICE_X30Y39         RAMD64E                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.829     1.199    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/WCLK
    SLICE_X30Y39         RAMD64E                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/RAMC/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X30Y39         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.225    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.561     0.901    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X31Y39         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/Q
                         net (fo=128, routed)         0.206     1.249    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/ADDRD0
    SLICE_X30Y39         RAMD64E                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.829     1.199    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/WCLK
    SLICE_X30Y39         RAMD64E                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/RAMD/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X30Y39         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.225    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.649%)  route 0.204ns (52.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.584     0.925    xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]/Q
                         net (fo=1, routed)           0.204     1.270    xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[16]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.315 r  xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[16]_i_1/O
                         net (fo=1, routed)           0.000     1.315    xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[16]
    SLICE_X1Y50          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.851     1.221    xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.284    xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_word_24/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.563     0.904    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X35Y46         FDRE                                         r  xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_word_24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_word_24/Q
                         net (fo=1, routed)           0.106     1.151    xillybus_ins/xillybus_core_ins/msg_buf_ins/wr_data[24]
    RAMB18_X2Y18         RAMB18E1                                     r  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.874     1.244    xillybus_ins/xillybus_core_ins/msg_buf_ins/clk
    RAMB18_X2Y18         RAMB18E1                                     r  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem/CLKBWRCLK
                         clock pessimism             -0.282     0.962    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.117    xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_word_25/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.563     0.904    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X35Y46         FDRE                                         r  xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_word_25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_word_25/Q
                         net (fo=1, routed)           0.106     1.151    xillybus_ins/xillybus_core_ins/msg_buf_ins/wr_data[25]
    RAMB18_X2Y18         RAMB18E1                                     r  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.874     1.244    xillybus_ins/xillybus_core_ins/msg_buf_ins/clk
    RAMB18_X2Y18         RAMB18E1                                     r  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem/CLKBWRCLK
                         clock pessimism             -0.282     0.962    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     1.117    xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_21/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.562     0.903    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X7Y36          FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_21/Q
                         net (fo=1, routed)           0.107     1.150    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[21]
    RAMB18_X0Y14         RAMB18E1                                     r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.871     1.241    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.960    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.115    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_22/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.562     0.903    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X7Y36          FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_22/Q
                         net (fo=1, routed)           0.107     1.150    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[22]
    RAMB18_X0Y14         RAMB18E1                                     r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.871     1.241    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.960    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.115    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y27   HLS_wrapper/compute_cells_U0/p_Val2_1_reg_709_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y35   HLS_wrapper/svm_detect_U0/p_Val2_6_reg_2000_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y35   HLS_wrapper/svm_detect_U0/p_Val2_9_reg_2005_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y33   HLS_wrapper/svm_detect_U0/p_Val2_8_reg_2010_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y33   HLS_wrapper/svm_detect_U0/p_Val2_4_reg_2020_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y29   HLS_wrapper/compute_cells_U0/p_Val2_1_reg_709_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y22  fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y22  fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y16  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y16  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y71  HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y71  HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y71  HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_11_11/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y71  HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y71  HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_12_12/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y71  HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y71  HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_13_13/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y71  HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y74   HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_21_21/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y74   HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_21_21/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y74   HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_21_21/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y74   HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_21_21/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y74   HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_22_22/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y74   HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_22_22/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y74   HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_23_23/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y74   HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_23_23/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y74   HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_24_24/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y74   HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_24_24/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y75   HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_25_25/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y75   HLS_wrapper/compute_cells_U0/bin_vote_V_U/compute_cells_binbkb_ram_U/ram_reg_0_15_25_25/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clk_fb
  To Clock:  vga_clk_ins/clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clk_fb
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clkout2
  To Clock:  vga_clk_ins/clkout2

Setup :            0  Failing Endpoints,  Worst Slack        8.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.479ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 2.826ns (44.567%)  route 3.515ns (55.433%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 21.277 - 15.385 ) 
    Source Clock Delay      (SCD):    6.434ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.708     6.434    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y8          RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[13])
                                                      2.454     8.888 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[13]
                         net (fo=1, routed)           0.526     9.414    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/fifo_rd_data_w[32]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.124     9.538 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_en1/O
                         net (fo=3, routed)           0.871    10.410    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X5Y14          LUT3 (Prop_lut3_I1_O)        0.124    10.534 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           1.317    11.851    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124    11.975 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.800    12.775    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_2
    RAMB18_X0Y8          RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.537    21.277    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y8          RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.541    21.818    
                         clock uncertainty           -0.121    21.697    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.254    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         21.254    
                         arrival time                         -12.775    
  -------------------------------------------------------------------
                         slack                                  8.479    

Slack (MET) :             9.382ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 2.702ns (47.992%)  route 2.928ns (52.008%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 21.288 - 15.385 ) 
    Source Clock Delay      (SCD):    6.434ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.708     6.434    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y8          RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[13])
                                                      2.454     8.888 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[13]
                         net (fo=1, routed)           0.526     9.414    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/fifo_rd_data_w[32]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.124     9.538 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_en1/O
                         net (fo=3, routed)           1.272    10.811    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X5Y14          LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          1.129    12.064    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X1Y11          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.547    21.288    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X1Y11          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.484    21.772    
                         clock uncertainty           -0.121    21.651    
    SLICE_X1Y11          FDPE (Setup_fdpe_C_CE)      -0.205    21.446    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.446    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  9.382    

Slack (MET) :             9.538ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 2.702ns (49.324%)  route 2.776ns (50.676%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 21.292 - 15.385 ) 
    Source Clock Delay      (SCD):    6.434ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.708     6.434    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y8          RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[13])
                                                      2.454     8.888 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[13]
                         net (fo=1, routed)           0.526     9.414    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/fifo_rd_data_w[32]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.124     9.538 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_en1/O
                         net (fo=3, routed)           1.272    10.811    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X5Y14          LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.977    11.912    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.551    21.292    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.484    21.776    
                         clock uncertainty           -0.121    21.655    
    SLICE_X5Y11          FDCE (Setup_fdce_C_CE)      -0.205    21.450    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         21.450    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                  9.538    

Slack (MET) :             9.538ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 2.702ns (49.324%)  route 2.776ns (50.676%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 21.292 - 15.385 ) 
    Source Clock Delay      (SCD):    6.434ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.708     6.434    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y8          RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[13])
                                                      2.454     8.888 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[13]
                         net (fo=1, routed)           0.526     9.414    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/fifo_rd_data_w[32]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.124     9.538 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_en1/O
                         net (fo=3, routed)           1.272    10.811    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X5Y14          LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.977    11.912    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.551    21.292    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.484    21.776    
                         clock uncertainty           -0.121    21.655    
    SLICE_X5Y11          FDCE (Setup_fdce_C_CE)      -0.205    21.450    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         21.450    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                  9.538    

Slack (MET) :             9.538ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 2.702ns (49.324%)  route 2.776ns (50.676%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 21.292 - 15.385 ) 
    Source Clock Delay      (SCD):    6.434ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.708     6.434    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y8          RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[13])
                                                      2.454     8.888 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[13]
                         net (fo=1, routed)           0.526     9.414    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/fifo_rd_data_w[32]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.124     9.538 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_en1/O
                         net (fo=3, routed)           1.272    10.811    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X5Y14          LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.977    11.912    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.551    21.292    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.484    21.776    
                         clock uncertainty           -0.121    21.655    
    SLICE_X5Y11          FDCE (Setup_fdce_C_CE)      -0.205    21.450    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.450    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                  9.538    

Slack (MET) :             9.538ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 2.702ns (49.324%)  route 2.776ns (50.676%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 21.292 - 15.385 ) 
    Source Clock Delay      (SCD):    6.434ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.708     6.434    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y8          RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[13])
                                                      2.454     8.888 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[13]
                         net (fo=1, routed)           0.526     9.414    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/fifo_rd_data_w[32]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.124     9.538 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_en1/O
                         net (fo=3, routed)           1.272    10.811    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X5Y14          LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.977    11.912    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.551    21.292    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.484    21.776    
                         clock uncertainty           -0.121    21.655    
    SLICE_X5Y11          FDCE (Setup_fdce_C_CE)      -0.205    21.450    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         21.450    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                  9.538    

Slack (MET) :             9.538ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 2.702ns (49.324%)  route 2.776ns (50.676%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 21.292 - 15.385 ) 
    Source Clock Delay      (SCD):    6.434ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.708     6.434    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y8          RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[13])
                                                      2.454     8.888 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[13]
                         net (fo=1, routed)           0.526     9.414    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/fifo_rd_data_w[32]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.124     9.538 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_en1/O
                         net (fo=3, routed)           1.272    10.811    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X5Y14          LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.977    11.912    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.551    21.292    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.484    21.776    
                         clock uncertainty           -0.121    21.655    
    SLICE_X5Y11          FDCE (Setup_fdce_C_CE)      -0.205    21.450    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         21.450    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                  9.538    

Slack (MET) :             9.538ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 2.702ns (49.324%)  route 2.776ns (50.676%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 21.292 - 15.385 ) 
    Source Clock Delay      (SCD):    6.434ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.708     6.434    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y8          RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[13])
                                                      2.454     8.888 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[13]
                         net (fo=1, routed)           0.526     9.414    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/fifo_rd_data_w[32]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.124     9.538 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_en1/O
                         net (fo=3, routed)           1.272    10.811    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X5Y14          LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.977    11.912    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.551    21.292    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.484    21.776    
                         clock uncertainty           -0.121    21.655    
    SLICE_X5Y11          FDCE (Setup_fdce_C_CE)      -0.205    21.450    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         21.450    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                  9.538    

Slack (MET) :             9.538ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 2.702ns (49.324%)  route 2.776ns (50.676%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 21.292 - 15.385 ) 
    Source Clock Delay      (SCD):    6.434ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.708     6.434    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y8          RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[13])
                                                      2.454     8.888 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[13]
                         net (fo=1, routed)           0.526     9.414    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/fifo_rd_data_w[32]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.124     9.538 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_en1/O
                         net (fo=3, routed)           1.272    10.811    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X5Y14          LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.977    11.912    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.551    21.292    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.484    21.776    
                         clock uncertainty           -0.121    21.655    
    SLICE_X5Y11          FDCE (Setup_fdce_C_CE)      -0.205    21.450    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         21.450    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                  9.538    

Slack (MET) :             9.829ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 2.702ns (52.104%)  route 2.484ns (47.896%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 21.291 - 15.385 ) 
    Source Clock Delay      (SCD):    6.434ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.708     6.434    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y8          RAMB18E1                                     r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[13])
                                                      2.454     8.888 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[13]
                         net (fo=1, routed)           0.526     9.414    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/fifo_rd_data_w[32]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.124     9.538 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_en1/O
                         net (fo=3, routed)           1.272    10.811    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X5Y14          LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.685    11.620    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X5Y12          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.550    21.291    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y12          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.484    21.775    
                         clock uncertainty           -0.121    21.654    
    SLICE_X5Y12          FDCE (Setup_fdce_C_CE)      -0.205    21.449    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         21.449    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                  9.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.584     1.841    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y12          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     2.038    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X3Y12          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.851     2.388    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y12          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.547     1.841    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.076     1.917    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.584     1.841    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y12          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     2.038    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X3Y12          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.851     2.388    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y12          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.547     1.841    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.075     1.916    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.585     1.842    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y10          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     2.039    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X5Y10          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.853     2.390    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y10          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.548     1.842    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.075     1.917    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.584     1.841    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y12          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.038    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X3Y12          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.851     2.388    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y12          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.547     1.841    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.071     1.912    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.585     1.842    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y11          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.065     2.048    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X2Y11          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.853     2.390    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y11          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.548     1.842    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.075     1.917    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.585     1.842    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.141     1.983 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=5, routed)           0.079     2.062    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.853     2.390    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.548     1.842    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.076     1.918    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.585     1.842    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y10          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.164     2.006 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     2.062    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X4Y10          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.853     2.390    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y10          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.548     1.842    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.064     1.906    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.585     1.842    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y10          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.164     2.006 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     2.062    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X4Y10          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.853     2.390    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y10          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.548     1.842    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.064     1.906    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.585     1.842    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y10          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.164     2.006 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     2.062    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X4Y10          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.853     2.390    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y10          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.548     1.842    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.060     1.902    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.573     1.830    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y26          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDPE (Prop_fdpe_C_Q)         0.164     1.994 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     2.050    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[0]
    SLICE_X0Y26          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.838     2.375    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y26          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.545     1.830    
    SLICE_X0Y26          FDPE (Hold_fdpe_C_D)         0.060     1.890    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clkout2
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y8      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X19Y30     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_unheld/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X19Y30     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X16Y30     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel_d_0/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X16Y30     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel_d_1/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X20Y30     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hdata_en/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X17Y28     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos_0/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X17Y28     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos_1/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X20Y30     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hdata_en/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X17Y28     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X17Y28     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X17Y28     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X17Y28     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X17Y29     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X17Y29     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X17Y29     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X17Y29     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y29     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vpos_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X19Y30     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_unheld/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X19Y30     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_unheld/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X19Y30     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X19Y30     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X16Y30     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel_d_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X16Y30     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel_d_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X16Y30     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel_d_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X16Y30     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel_d_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X20Y30     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hdata_en/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X20Y30     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hdata_en/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.545ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/ap_done_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 1.098ns (17.842%)  route 5.056ns (82.158%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.752     3.060    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y45         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.419     3.479 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/Q
                         net (fo=10, routed)          2.480     5.959    xillybus_ins/user_r_read_32_2_open
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.327     6.286 f  xillybus_ins/HLS_wrapper_2_i_1/O
                         net (fo=114, routed)         2.101     8.386    HLS_wrapper_2/svm_detect_U0/ap_rst
    SLICE_X28Y18         LUT4 (Prop_lut4_I1_O)        0.352     8.738 r  HLS_wrapper_2/svm_detect_U0/ap_done_reg_i_1/O
                         net (fo=1, routed)           0.476     9.214    HLS_wrapper_2/svm_detect_U0/ap_done_reg_i_1_n_6
    SLICE_X28Y19         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/ap_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.488    11.488    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X28Y19         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/ap_done_reg_reg/C
                         clock pessimism              0.115    11.603    
                         clock uncertainty           -0.154    11.449    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)       -0.232    11.217    HLS_wrapper_2/svm_detect_U0/ap_done_reg_reg
  -------------------------------------------------------------------
                         required time                         11.217    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 0.746ns (13.643%)  route 4.722ns (86.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.752     3.060    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y45         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.419     3.479 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/Q
                         net (fo=10, routed)          2.480     5.959    xillybus_ins/user_r_read_32_2_open
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.327     6.286 r  xillybus_ins/HLS_wrapper_2_i_1/O
                         net (fo=114, routed)         2.242     8.528    HLS_wrapper_2/svm_detect_U0/ap_rst
    SLICE_X38Y17         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.567    11.567    HLS_wrapper_2/svm_detect_U0/ap_clk
    SLICE_X38Y17         FDRE                                         r  HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_reg[34]/C
                         clock pessimism              0.115    11.682    
                         clock uncertainty           -0.154    11.528    
    SLICE_X38Y17         FDRE (Setup_fdre_C_R)       -0.726    10.802    HLS_wrapper_2/svm_detect_U0/ap_CS_fsm_reg[34]
  -------------------------------------------------------------------
                         required time                         10.802    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/grad_vote_magnitude_s_U/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 0.746ns (13.946%)  route 4.603ns (86.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.752     3.060    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y45         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.419     3.479 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/Q
                         net (fo=10, routed)          2.480     5.959    xillybus_ins/user_r_read_32_2_open
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.327     6.286 r  xillybus_ins/HLS_wrapper_2_i_1/O
                         net (fo=114, routed)         2.123     8.409    HLS_wrapper_2/grad_vote_magnitude_s_U/ap_rst
    SLICE_X4Y1           FDRE                                         r  HLS_wrapper_2/grad_vote_magnitude_s_U/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.552    11.552    HLS_wrapper_2/grad_vote_magnitude_s_U/ap_clk
    SLICE_X4Y1           FDRE                                         r  HLS_wrapper_2/grad_vote_magnitude_s_U/count_reg[0]/C
                         clock pessimism              0.014    11.566    
                         clock uncertainty           -0.154    11.412    
    SLICE_X4Y1           FDRE (Setup_fdre_C_R)       -0.726    10.686    HLS_wrapper_2/grad_vote_magnitude_s_U/count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.686    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/grad_vote_magnitude_s_U/empty_n_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 0.746ns (13.946%)  route 4.603ns (86.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.752     3.060    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y45         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.419     3.479 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/Q
                         net (fo=10, routed)          2.480     5.959    xillybus_ins/user_r_read_32_2_open
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.327     6.286 r  xillybus_ins/HLS_wrapper_2_i_1/O
                         net (fo=114, routed)         2.123     8.409    HLS_wrapper_2/grad_vote_magnitude_s_U/ap_rst
    SLICE_X4Y1           FDRE                                         r  HLS_wrapper_2/grad_vote_magnitude_s_U/empty_n_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.552    11.552    HLS_wrapper_2/grad_vote_magnitude_s_U/ap_clk
    SLICE_X4Y1           FDRE                                         r  HLS_wrapper_2/grad_vote_magnitude_s_U/empty_n_reg/C
                         clock pessimism              0.014    11.566    
                         clock uncertainty           -0.154    11.412    
    SLICE_X4Y1           FDRE (Setup_fdre_C_R)       -0.726    10.686    HLS_wrapper_2/grad_vote_magnitude_s_U/empty_n_reg
  -------------------------------------------------------------------
                         required time                         10.686    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/grad_vote_bin_V_U/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 0.746ns (14.123%)  route 4.536ns (85.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.752     3.060    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y45         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.419     3.479 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/Q
                         net (fo=10, routed)          2.480     5.959    xillybus_ins/user_r_read_32_2_open
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.327     6.286 r  xillybus_ins/HLS_wrapper_2_i_1/O
                         net (fo=114, routed)         2.056     8.342    HLS_wrapper_2/grad_vote_bin_V_U/ap_rst
    SLICE_X6Y3           FDRE                                         r  HLS_wrapper_2/grad_vote_bin_V_U/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.506    11.506    HLS_wrapper_2/grad_vote_bin_V_U/ap_clk
    SLICE_X6Y3           FDRE                                         r  HLS_wrapper_2/grad_vote_bin_V_U/count_reg[0]/C
                         clock pessimism              0.014    11.520    
                         clock uncertainty           -0.154    11.366    
    SLICE_X6Y3           FDRE (Setup_fdre_C_R)       -0.726    10.640    HLS_wrapper_2/grad_vote_bin_V_U/count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/grad_vote_bin_V_U/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 0.746ns (14.123%)  route 4.536ns (85.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.752     3.060    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y45         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.419     3.479 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/Q
                         net (fo=10, routed)          2.480     5.959    xillybus_ins/user_r_read_32_2_open
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.327     6.286 r  xillybus_ins/HLS_wrapper_2_i_1/O
                         net (fo=114, routed)         2.056     8.342    HLS_wrapper_2/grad_vote_bin_V_U/ap_rst
    SLICE_X6Y3           FDRE                                         r  HLS_wrapper_2/grad_vote_bin_V_U/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.506    11.506    HLS_wrapper_2/grad_vote_bin_V_U/ap_clk
    SLICE_X6Y3           FDRE                                         r  HLS_wrapper_2/grad_vote_bin_V_U/count_reg[1]/C
                         clock pessimism              0.014    11.520    
                         clock uncertainty           -0.154    11.366    
    SLICE_X6Y3           FDRE (Setup_fdre_C_R)       -0.726    10.640    HLS_wrapper_2/grad_vote_bin_V_U/count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/grad_vote_bin_V_U/empty_n_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 0.746ns (14.123%)  route 4.536ns (85.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.752     3.060    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y45         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.419     3.479 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/Q
                         net (fo=10, routed)          2.480     5.959    xillybus_ins/user_r_read_32_2_open
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.327     6.286 r  xillybus_ins/HLS_wrapper_2_i_1/O
                         net (fo=114, routed)         2.056     8.342    HLS_wrapper_2/grad_vote_bin_V_U/ap_rst
    SLICE_X6Y3           FDRE                                         r  HLS_wrapper_2/grad_vote_bin_V_U/empty_n_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.506    11.506    HLS_wrapper_2/grad_vote_bin_V_U/ap_clk
    SLICE_X6Y3           FDRE                                         r  HLS_wrapper_2/grad_vote_bin_V_U/empty_n_reg/C
                         clock pessimism              0.014    11.520    
                         clock uncertainty           -0.154    11.366    
    SLICE_X6Y3           FDRE (Setup_fdre_C_R)       -0.726    10.640    HLS_wrapper_2/grad_vote_bin_V_U/empty_n_reg
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/grad_vote_bin_V_U/full_n_reg/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 0.746ns (14.123%)  route 4.536ns (85.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.752     3.060    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y45         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.419     3.479 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/Q
                         net (fo=10, routed)          2.480     5.959    xillybus_ins/user_r_read_32_2_open
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.327     6.286 r  xillybus_ins/HLS_wrapper_2_i_1/O
                         net (fo=114, routed)         2.056     8.342    HLS_wrapper_2/grad_vote_bin_V_U/ap_rst
    SLICE_X6Y3           FDSE                                         r  HLS_wrapper_2/grad_vote_bin_V_U/full_n_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.506    11.506    HLS_wrapper_2/grad_vote_bin_V_U/ap_clk
    SLICE_X6Y3           FDSE                                         r  HLS_wrapper_2/grad_vote_bin_V_U/full_n_reg/C
                         clock pessimism              0.014    11.520    
                         clock uncertainty           -0.154    11.366    
    SLICE_X6Y3           FDSE (Setup_fdse_C_S)       -0.726    10.640    HLS_wrapper_2/grad_vote_bin_V_U/full_n_reg
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/grad_vote_bin_V_U/tptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 0.746ns (14.123%)  route 4.536ns (85.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.752     3.060    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y45         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.419     3.479 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/Q
                         net (fo=10, routed)          2.480     5.959    xillybus_ins/user_r_read_32_2_open
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.327     6.286 r  xillybus_ins/HLS_wrapper_2_i_1/O
                         net (fo=114, routed)         2.056     8.342    HLS_wrapper_2/grad_vote_bin_V_U/ap_rst
    SLICE_X6Y3           FDRE                                         r  HLS_wrapper_2/grad_vote_bin_V_U/tptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.506    11.506    HLS_wrapper_2/grad_vote_bin_V_U/ap_clk
    SLICE_X6Y3           FDRE                                         r  HLS_wrapper_2/grad_vote_bin_V_U/tptr_reg[0]/C
                         clock pessimism              0.014    11.520    
                         clock uncertainty           -0.154    11.366    
    SLICE_X6Y3           FDRE (Setup_fdre_C_R)       -0.726    10.640    HLS_wrapper_2/grad_vote_bin_V_U/tptr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/cells_mag_sq_V_U/tptr_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 0.746ns (13.684%)  route 4.706ns (86.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.752     3.060    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X37Y45         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.419     3.479 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_32_2_open/Q
                         net (fo=10, routed)          2.480     5.959    xillybus_ins/user_r_read_32_2_open
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.327     6.286 r  xillybus_ins/HLS_wrapper_2_i_1/O
                         net (fo=114, routed)         2.226     8.512    HLS_wrapper_2/cells_mag_sq_V_U/ap_rst
    SLICE_X23Y9          FDRE                                         r  HLS_wrapper_2/cells_mag_sq_V_U/tptr_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.493    11.493    HLS_wrapper_2/cells_mag_sq_V_U/ap_clk
    SLICE_X23Y9          FDRE                                         r  HLS_wrapper_2/cells_mag_sq_V_U/tptr_reg[0]_rep/C
                         clock pessimism              0.115    11.608    
                         clock uncertainty           -0.154    11.454    
    SLICE_X23Y9          FDRE (Setup_fdre_C_R)       -0.631    10.823    HLS_wrapper_2/cells_mag_sq_V_U/tptr_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         10.823    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  2.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/tmp_channel_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.201%)  route 0.277ns (59.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.589     0.930    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X37Y41         FDRE                                         r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=4, routed)           0.277     1.347    HLS_wrapper_2/tmp_channel_U/out_r_full_n
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.392 r  HLS_wrapper_2/tmp_channel_U/internal_empty_n_i_1/O
                         net (fo=1, routed)           0.000     1.392    HLS_wrapper_2/tmp_channel_U/internal_empty_n_i_1_n_6
    SLICE_X36Y37         FDRE                                         r  HLS_wrapper_2/tmp_channel_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.855     0.855    HLS_wrapper_2/tmp_channel_U/ap_clk
    SLICE_X36Y37         FDRE                                         r  HLS_wrapper_2/tmp_channel_U/internal_empty_n_reg/C
                         clock pessimism             -0.253     0.602    
                         clock uncertainty            0.154     0.756    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.091     0.847    HLS_wrapper_2/tmp_channel_U/internal_empty_n_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/tmp_channel_U/mOutPtr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.445%)  route 0.339ns (64.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.589     0.930    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X37Y41         FDRE                                         r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=4, routed)           0.339     1.409    HLS_wrapper_2/tmp_channel_U/out_r_full_n
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.045     1.454 r  HLS_wrapper_2/tmp_channel_U/mOutPtr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.454    HLS_wrapper_2/tmp_channel_U/mOutPtr[0]_i_1_n_6
    SLICE_X36Y36         FDSE                                         r  HLS_wrapper_2/tmp_channel_U/mOutPtr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.854     0.854    HLS_wrapper_2/tmp_channel_U/ap_clk
    SLICE_X36Y36         FDSE                                         r  HLS_wrapper_2/tmp_channel_U/mOutPtr_reg[0]/C
                         clock pessimism             -0.253     0.601    
                         clock uncertainty            0.154     0.755    
    SLICE_X36Y36         FDSE (Hold_fdse_C_D)         0.091     0.846    HLS_wrapper_2/tmp_channel_U/mOutPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 in_r_empty_n_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/Loop_1_proc_U0/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.762%)  route 0.484ns (72.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.559     0.900    bus_clk
    SLICE_X7Y31          FDRE                                         r  in_r_empty_n_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.041 f  in_r_empty_n_2_reg/Q
                         net (fo=4, routed)           0.484     1.524    HLS_wrapper_2/Loop_1_proc_U0/in_r_empty_n
    SLICE_X4Y28          LUT5 (Prop_lut5_I1_O)        0.045     1.569 r  HLS_wrapper_2/Loop_1_proc_U0/ap_CS_fsm[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.569    HLS_wrapper_2/Loop_1_proc_U0/ap_NS_fsm[2]
    SLICE_X4Y28          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.841     0.841    HLS_wrapper_2/Loop_1_proc_U0/ap_clk
    SLICE_X4Y28          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/ap_CS_fsm_reg[2]/C
                         clock pessimism             -0.233     0.608    
                         clock uncertainty            0.154     0.762    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.120     0.882    HLS_wrapper_2/Loop_1_proc_U0/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/tmp_channel_U/mOutPtr_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.182%)  route 0.451ns (70.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.589     0.930    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X37Y41         FDRE                                         r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=4, routed)           0.330     1.400    HLS_wrapper_2/tmp_channel_U/out_r_full_n
    SLICE_X36Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.445 r  HLS_wrapper_2/tmp_channel_U/mOutPtr[1]_i_1/O
                         net (fo=1, routed)           0.122     1.567    HLS_wrapper_2/tmp_channel_U/mOutPtr[1]_i_1_n_6
    SLICE_X36Y36         FDSE                                         r  HLS_wrapper_2/tmp_channel_U/mOutPtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.854     0.854    HLS_wrapper_2/tmp_channel_U/ap_clk
    SLICE_X36Y36         FDSE                                         r  HLS_wrapper_2/tmp_channel_U/mOutPtr_reg[1]/C
                         clock pessimism             -0.253     0.601    
                         clock uncertainty            0.154     0.755    
    SLICE_X36Y36         FDSE (Hold_fdse_C_D)         0.075     0.830    HLS_wrapper_2/tmp_channel_U/mOutPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/image_V_U/gen_buffer[1].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.630ns (64.086%)  route 0.353ns (35.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.606     0.947    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     1.532 r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=2, routed)           0.246     1.778    HLS_wrapper_2/Loop_1_proc_U0/in_r_dout[3]
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.045     1.823 r  HLS_wrapper_2/Loop_1_proc_U0/ram_reg_i_30__2/O
                         net (fo=1, routed)           0.107     1.930    HLS_wrapper_2/image_V_U/gen_buffer[1].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ap_CS_fsm_reg[3][3]
    RAMB36_X0Y6          RAMB36E1                                     r  HLS_wrapper_2/image_V_U/gen_buffer[1].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.869     0.869    HLS_wrapper_2/image_V_U/gen_buffer[1].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  HLS_wrapper_2/image_V_U/gen_buffer[1].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.252     0.617    
                         clock uncertainty            0.154     0.771    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.067    HLS_wrapper_2/image_V_U/gen_buffer[1].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 in_r_empty_n_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.298%)  route 0.549ns (74.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.559     0.900    bus_clk
    SLICE_X7Y31          FDRE                                         r  in_r_empty_n_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  in_r_empty_n_2_reg/Q
                         net (fo=4, routed)           0.344     1.384    HLS_wrapper_2/Loop_1_proc_U0/in_r_empty_n
    SLICE_X4Y28          LUT3 (Prop_lut3_I1_O)        0.045     1.429 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_1/O
                         net (fo=8, routed)           0.205     1.635    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_3060
    SLICE_X4Y26          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.838     0.838    HLS_wrapper_2/Loop_1_proc_U0/ap_clk
    SLICE_X4Y26          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[2]/C
                         clock pessimism             -0.233     0.605    
                         clock uncertainty            0.154     0.759    
    SLICE_X4Y26          FDRE (Hold_fdre_C_CE)       -0.016     0.743    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 in_r_empty_n_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.298%)  route 0.549ns (74.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.559     0.900    bus_clk
    SLICE_X7Y31          FDRE                                         r  in_r_empty_n_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  in_r_empty_n_2_reg/Q
                         net (fo=4, routed)           0.344     1.384    HLS_wrapper_2/Loop_1_proc_U0/in_r_empty_n
    SLICE_X4Y28          LUT3 (Prop_lut3_I1_O)        0.045     1.429 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_1/O
                         net (fo=8, routed)           0.205     1.635    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_3060
    SLICE_X4Y26          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.838     0.838    HLS_wrapper_2/Loop_1_proc_U0/ap_clk
    SLICE_X4Y26          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[3]/C
                         clock pessimism             -0.233     0.605    
                         clock uncertainty            0.154     0.759    
    SLICE_X4Y26          FDRE (Hold_fdre_C_CE)       -0.016     0.743    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 in_r_empty_n_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.298%)  route 0.549ns (74.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.559     0.900    bus_clk
    SLICE_X7Y31          FDRE                                         r  in_r_empty_n_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  in_r_empty_n_2_reg/Q
                         net (fo=4, routed)           0.344     1.384    HLS_wrapper_2/Loop_1_proc_U0/in_r_empty_n
    SLICE_X4Y28          LUT3 (Prop_lut3_I1_O)        0.045     1.429 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_1/O
                         net (fo=8, routed)           0.205     1.635    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_3060
    SLICE_X4Y26          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.838     0.838    HLS_wrapper_2/Loop_1_proc_U0/ap_clk
    SLICE_X4Y26          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[4]/C
                         clock pessimism             -0.233     0.605    
                         clock uncertainty            0.154     0.759    
    SLICE_X4Y26          FDRE (Hold_fdre_C_CE)       -0.016     0.743    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 in_r_empty_n_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.911%)  route 0.532ns (74.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.559     0.900    bus_clk
    SLICE_X7Y31          FDRE                                         r  in_r_empty_n_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  in_r_empty_n_2_reg/Q
                         net (fo=4, routed)           0.344     1.384    HLS_wrapper_2/Loop_1_proc_U0/in_r_empty_n
    SLICE_X4Y28          LUT3 (Prop_lut3_I1_O)        0.045     1.429 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_1/O
                         net (fo=8, routed)           0.188     1.617    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_3060
    SLICE_X3Y26          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.838     0.838    HLS_wrapper_2/Loop_1_proc_U0/ap_clk
    SLICE_X3Y26          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[0]/C
                         clock pessimism             -0.233     0.605    
                         clock uncertainty            0.154     0.759    
    SLICE_X3Y26          FDRE (Hold_fdre_C_CE)       -0.039     0.720    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 in_r_empty_n_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.911%)  route 0.532ns (74.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.559     0.900    bus_clk
    SLICE_X7Y31          FDRE                                         r  in_r_empty_n_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  in_r_empty_n_2_reg/Q
                         net (fo=4, routed)           0.344     1.384    HLS_wrapper_2/Loop_1_proc_U0/in_r_empty_n
    SLICE_X4Y28          LUT3 (Prop_lut3_I1_O)        0.045     1.429 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_1/O
                         net (fo=8, routed)           0.188     1.617    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_3060
    SLICE_X3Y26          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.838     0.838    HLS_wrapper_2/Loop_1_proc_U0/ap_clk
    SLICE_X3Y26          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[1]/C
                         clock pessimism             -0.233     0.605    
                         clock uncertainty            0.154     0.759    
    SLICE_X3Y26          FDRE (Hold_fdre_C_CE)       -0.039     0.720    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_306_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.898    





---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 1.275ns (22.151%)  route 4.481ns (77.849%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        1.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.708     1.708    HLS_wrapper_2/Loop_1_proc_U0/ap_clk
    SLICE_X4Y25          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.478     2.186 f  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/Q
                         net (fo=5, routed)           0.852     3.038    HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117[3]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.301     3.339 f  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2/O
                         net (fo=2, routed)           0.526     3.866    HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2_n_6
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.124     3.990 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_1/O
                         net (fo=8, routed)           0.637     4.627    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_3060
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.124     4.751 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0/O
                         net (fo=32, routed)          0.984     5.735    in_r_read_2
    SLICE_X7Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.859 r  fifo_to_function_2_i_2/O
                         net (fo=4, routed)           0.618     6.476    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X6Y32          LUT3 (Prop_lut3_I1_O)        0.124     6.600 r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.863     7.464    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB18_X0Y14         RAMB18E1                                     r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.546    12.738    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.115    12.853    
                         clock uncertainty           -0.154    12.698    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.255    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 1.275ns (22.109%)  route 4.492ns (77.891%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.708     1.708    HLS_wrapper_2/Loop_1_proc_U0/ap_clk
    SLICE_X4Y25          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.478     2.186 f  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/Q
                         net (fo=5, routed)           0.852     3.038    HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117[3]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.301     3.339 f  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2/O
                         net (fo=2, routed)           0.526     3.866    HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2_n_6
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.124     3.990 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_1/O
                         net (fo=8, routed)           0.637     4.627    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_3060
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.124     4.751 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0/O
                         net (fo=32, routed)          0.984     5.735    in_r_read_2
    SLICE_X7Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.859 r  fifo_to_function_2_i_2/O
                         net (fo=4, routed)           0.635     6.493    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.124     6.617 r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.858     7.475    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X2Y31          FDRE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.541    12.733    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y31          FDRE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.152    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X2Y31          FDRE (Setup_fdre_C_CE)      -0.205    12.526    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 1.275ns (22.109%)  route 4.492ns (77.891%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.708     1.708    HLS_wrapper_2/Loop_1_proc_U0/ap_clk
    SLICE_X4Y25          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.478     2.186 f  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/Q
                         net (fo=5, routed)           0.852     3.038    HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117[3]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.301     3.339 f  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2/O
                         net (fo=2, routed)           0.526     3.866    HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2_n_6
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.124     3.990 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_1/O
                         net (fo=8, routed)           0.637     4.627    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_3060
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.124     4.751 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0/O
                         net (fo=32, routed)          0.984     5.735    in_r_read_2
    SLICE_X7Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.859 r  fifo_to_function_2_i_2/O
                         net (fo=4, routed)           0.635     6.493    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.124     6.617 r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.858     7.475    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X3Y31          FDRE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.541    12.733    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y31          FDRE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.152    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X3Y31          FDRE (Setup_fdre_C_CE)      -0.205    12.526    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 1.275ns (22.109%)  route 4.492ns (77.891%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.708     1.708    HLS_wrapper_2/Loop_1_proc_U0/ap_clk
    SLICE_X4Y25          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.478     2.186 f  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/Q
                         net (fo=5, routed)           0.852     3.038    HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117[3]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.301     3.339 f  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2/O
                         net (fo=2, routed)           0.526     3.866    HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2_n_6
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.124     3.990 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_1/O
                         net (fo=8, routed)           0.637     4.627    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_3060
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.124     4.751 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0/O
                         net (fo=32, routed)          0.984     5.735    in_r_read_2
    SLICE_X7Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.859 r  fifo_to_function_2_i_2/O
                         net (fo=4, routed)           0.635     6.493    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.124     6.617 r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.858     7.475    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X3Y31          FDRE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.541    12.733    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y31          FDRE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.152    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X3Y31          FDRE (Setup_fdre_C_CE)      -0.205    12.526    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 1.275ns (22.109%)  route 4.492ns (77.891%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.708     1.708    HLS_wrapper_2/Loop_1_proc_U0/ap_clk
    SLICE_X4Y25          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.478     2.186 f  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/Q
                         net (fo=5, routed)           0.852     3.038    HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117[3]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.301     3.339 f  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2/O
                         net (fo=2, routed)           0.526     3.866    HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2_n_6
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.124     3.990 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_1/O
                         net (fo=8, routed)           0.637     4.627    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_3060
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.124     4.751 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0/O
                         net (fo=32, routed)          0.984     5.735    in_r_read_2
    SLICE_X7Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.859 r  fifo_to_function_2_i_2/O
                         net (fo=4, routed)           0.635     6.493    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.124     6.617 r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.858     7.475    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X3Y31          FDRE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.541    12.733    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y31          FDRE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.152    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X3Y31          FDRE (Setup_fdre_C_CE)      -0.205    12.526    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 1.275ns (22.109%)  route 4.492ns (77.891%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.708     1.708    HLS_wrapper_2/Loop_1_proc_U0/ap_clk
    SLICE_X4Y25          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.478     2.186 f  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/Q
                         net (fo=5, routed)           0.852     3.038    HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117[3]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.301     3.339 f  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2/O
                         net (fo=2, routed)           0.526     3.866    HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2_n_6
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.124     3.990 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_1/O
                         net (fo=8, routed)           0.637     4.627    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_3060
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.124     4.751 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0/O
                         net (fo=32, routed)          0.984     5.735    in_r_read_2
    SLICE_X7Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.859 r  fifo_to_function_2_i_2/O
                         net (fo=4, routed)           0.635     6.493    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.124     6.617 r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.858     7.475    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X3Y31          FDRE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.541    12.733    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y31          FDRE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.152    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X3Y31          FDRE (Setup_fdre_C_CE)      -0.205    12.526    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 1.275ns (22.109%)  route 4.492ns (77.891%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.708     1.708    HLS_wrapper_2/Loop_1_proc_U0/ap_clk
    SLICE_X4Y25          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.478     2.186 f  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/Q
                         net (fo=5, routed)           0.852     3.038    HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117[3]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.301     3.339 f  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2/O
                         net (fo=2, routed)           0.526     3.866    HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2_n_6
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.124     3.990 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_1/O
                         net (fo=8, routed)           0.637     4.627    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_3060
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.124     4.751 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0/O
                         net (fo=32, routed)          0.984     5.735    in_r_read_2
    SLICE_X7Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.859 r  fifo_to_function_2_i_2/O
                         net (fo=4, routed)           0.635     6.493    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.124     6.617 r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.858     7.475    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X3Y31          FDRE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.541    12.733    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y31          FDRE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.152    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X3Y31          FDRE (Setup_fdre_C_CE)      -0.205    12.526    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 1.275ns (23.248%)  route 4.209ns (76.752%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.708     1.708    HLS_wrapper_2/Loop_1_proc_U0/ap_clk
    SLICE_X4Y25          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.478     2.186 f  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/Q
                         net (fo=5, routed)           0.852     3.038    HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117[3]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.301     3.339 f  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2/O
                         net (fo=2, routed)           0.526     3.866    HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2_n_6
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.124     3.990 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_1/O
                         net (fo=8, routed)           0.637     4.627    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_3060
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.124     4.751 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0/O
                         net (fo=32, routed)          0.984     5.735    in_r_read_2
    SLICE_X7Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.859 r  fifo_to_function_2_i_2/O
                         net (fo=4, routed)           0.635     6.493    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.124     6.617 r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.575     7.192    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X5Y32          FDRE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.543    12.735    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y32          FDRE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.152    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X5Y32          FDRE (Setup_fdre_C_CE)      -0.205    12.528    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 1.275ns (23.248%)  route 4.209ns (76.752%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.708     1.708    HLS_wrapper_2/Loop_1_proc_U0/ap_clk
    SLICE_X4Y25          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.478     2.186 f  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/Q
                         net (fo=5, routed)           0.852     3.038    HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117[3]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.301     3.339 f  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2/O
                         net (fo=2, routed)           0.526     3.866    HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2_n_6
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.124     3.990 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_1/O
                         net (fo=8, routed)           0.637     4.627    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_3060
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.124     4.751 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0/O
                         net (fo=32, routed)          0.984     5.735    in_r_read_2
    SLICE_X7Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.859 r  fifo_to_function_2_i_2/O
                         net (fo=4, routed)           0.635     6.493    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.124     6.617 r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.575     7.192    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X5Y32          FDRE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.543    12.735    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y32          FDRE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.152    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X5Y32          FDRE (Setup_fdre_C_CE)      -0.205    12.528    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 1.275ns (23.248%)  route 4.209ns (76.752%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.708     1.708    HLS_wrapper_2/Loop_1_proc_U0/ap_clk
    SLICE_X4Y25          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.478     2.186 f  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[3]/Q
                         net (fo=5, routed)           0.852     3.038    HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117[3]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.301     3.339 f  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2/O
                         net (fo=2, routed)           0.526     3.866    HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_2_n_6
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.124     3.990 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0_i_1/O
                         net (fo=8, routed)           0.637     4.627    HLS_wrapper_2/Loop_1_proc_U0/p_rec_i_reg_3060
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.124     4.751 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0/O
                         net (fo=32, routed)          0.984     5.735    in_r_read_2
    SLICE_X7Y31          LUT3 (Prop_lut3_I1_O)        0.124     5.859 r  fifo_to_function_2_i_2/O
                         net (fo=4, routed)           0.635     6.493    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.124     6.617 r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.575     7.192    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X5Y32          FDRE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.543    12.735    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y32          FDRE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.152    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X5Y32          FDRE (Setup_fdre_C_CE)      -0.205    12.528    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                  5.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.667ns (32.011%)  route 1.417ns (67.989%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.536     1.536    HLS_wrapper_2/Loop_1_proc_U0/ap_clk
    SLICE_X2Y26          FDRE                                         r  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.367     1.903 r  HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117_reg[0]/Q
                         net (fo=8, routed)           0.287     2.190    HLS_wrapper_2/Loop_1_proc_U0/p_1_rec_i_reg_117[0]
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.100     2.290 r  HLS_wrapper_2/Loop_1_proc_U0/in_r_read_INST_0/O
                         net (fo=32, routed)          0.846     3.137    in_r_read_2
    SLICE_X7Y31          LUT3 (Prop_lut3_I1_O)        0.100     3.237 r  fifo_to_function_2_i_2/O
                         net (fo=4, routed)           0.284     3.520    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/rd_en
    SLICE_X6Y32          LUT6 (Prop_lut6_I0_O)        0.100     3.620 r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.000     3.620    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2_n_0
    SLICE_X6Y32          FDSE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.672     2.980    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X6Y32          FDSE                                         r  fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.115     2.865    
                         clock uncertainty            0.154     3.020    
    SLICE_X6Y32          FDSE (Hold_fdse_C_D)         0.330     3.350    fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           3.620    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.227ns (22.401%)  route 0.786ns (77.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.588     0.588    HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X39Y39         FDRE                                         r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.128     0.716 r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]/Q
                         net (fo=1, routed)           0.307     1.022    HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1]_1[4]
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.099     1.121 r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/out_r_din[4]_INST_0/O
                         net (fo=1, routed)           0.480     1.601    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X2Y16         RAMB18E1                                     r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.873     1.243    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y16         RAMB18E1                                     r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.233     1.010    
                         clock uncertainty            0.154     1.164    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.155     1.319    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.467ns (21.298%)  route 1.726ns (78.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.573     1.573    HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X41Y38         FDRE                                         r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.367     1.940 r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][22]/Q
                         net (fo=1, routed)           0.655     2.595    HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1]_1[22]
    SLICE_X41Y38         LUT4 (Prop_lut4_I3_O)        0.100     2.695 r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/out_r_din[22]_INST_0/O
                         net (fo=1, routed)           1.071     3.766    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[22]
    RAMB18_X2Y16         RAMB18E1                                     r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.715     3.023    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y16         RAMB18E1                                     r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.115     2.909    
                         clock uncertainty            0.154     3.063    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.405     3.468    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.468    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/tmp_channel_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.186ns (17.720%)  route 0.864ns (82.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.586     0.586    HLS_wrapper_2/tmp_channel_U/ap_clk
    SLICE_X36Y36         FDSE                                         r  HLS_wrapper_2/tmp_channel_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDSE (Prop_fdse_C_Q)         0.141     0.727 r  HLS_wrapper_2/tmp_channel_U/mOutPtr_reg[0]/Q
                         net (fo=36, routed)          0.348     1.074    HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/mOutPtr_reg[0]
    SLICE_X36Y37         LUT4 (Prop_lut4_I2_O)        0.045     1.119 r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/out_r_din[31]_INST_0/O
                         net (fo=1, routed)           0.516     1.635    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[31]
    RAMB18_X2Y16         RAMB18E1                                     r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.873     1.243    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y16         RAMB18E1                                     r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.233     1.010    
                         clock uncertainty            0.154     1.164    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                      0.155     1.319    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.209ns (19.909%)  route 0.841ns (80.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.588     0.588    HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X38Y38         FDRE                                         r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     0.752 r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][26]/Q
                         net (fo=1, routed)           0.278     1.030    HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1]_1[26]
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.045     1.075 r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/out_r_din[26]_INST_0/O
                         net (fo=1, routed)           0.563     1.637    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[26]
    RAMB18_X2Y16         RAMB18E1                                     r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.873     1.243    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y16         RAMB18E1                                     r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.233     1.010    
                         clock uncertainty            0.154     1.164    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     1.319    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.186ns (17.708%)  route 0.864ns (82.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.588     0.588    HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X39Y39         FDRE                                         r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][10]/Q
                         net (fo=1, routed)           0.388     1.116    HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1]_1[10]
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.045     1.161 r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/out_r_din[10]_INST_0/O
                         net (fo=1, routed)           0.477     1.638    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB18_X2Y16         RAMB18E1                                     r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.873     1.243    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y16         RAMB18E1                                     r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.233     1.010    
                         clock uncertainty            0.154     1.164    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     1.319    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.186ns (17.564%)  route 0.873ns (82.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.589     0.589    HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X39Y40         FDRE                                         r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][13]/Q
                         net (fo=1, routed)           0.328     1.058    HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1]_1[13]
    SLICE_X39Y40         LUT4 (Prop_lut4_I3_O)        0.045     1.103 r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/out_r_din[13]_INST_0/O
                         net (fo=1, routed)           0.545     1.648    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[13]
    RAMB18_X2Y16         RAMB18E1                                     r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.873     1.243    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y16         RAMB18E1                                     r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.233     1.010    
                         clock uncertainty            0.154     1.164    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155     1.319    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.246ns (23.188%)  route 0.815ns (76.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.588     0.588    HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X38Y39         FDRE                                         r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.148     0.736 r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][29]/Q
                         net (fo=2, routed)           0.329     1.065    HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0]_0[29]
    SLICE_X40Y42         LUT4 (Prop_lut4_I0_O)        0.098     1.163 r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/out_r_din[29]_INST_0/O
                         net (fo=1, routed)           0.486     1.648    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[29]
    RAMB18_X2Y16         RAMB18E1                                     r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.873     1.243    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y16         RAMB18E1                                     r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.233     1.010    
                         clock uncertainty            0.154     1.164    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.155     1.319    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/tmp_channel_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.227ns (20.880%)  route 0.860ns (79.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.586     0.586    HLS_wrapper_2/tmp_channel_U/ap_clk
    SLICE_X36Y36         FDSE                                         r  HLS_wrapper_2/tmp_channel_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDSE (Prop_fdse_C_Q)         0.128     0.714 r  HLS_wrapper_2/tmp_channel_U/mOutPtr_reg[1]/Q
                         net (fo=35, routed)          0.375     1.089    HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/mOutPtr_reg[1]
    SLICE_X38Y38         LUT4 (Prop_lut4_I1_O)        0.099     1.188 r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/out_r_din[14]_INST_0/O
                         net (fo=1, routed)           0.485     1.673    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X2Y16         RAMB18E1                                     r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.873     1.243    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y16         RAMB18E1                                     r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.233     1.010    
                         clock uncertainty            0.154     1.164    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.155     1.319    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.209ns (19.223%)  route 0.878ns (80.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.588     0.588    HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X38Y39         FDRE                                         r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     0.752 r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][1]/Q
                         net (fo=2, routed)           0.238     0.990    HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0]_0[1]
    SLICE_X39Y40         LUT4 (Prop_lut4_I0_O)        0.045     1.035 r  HLS_wrapper_2/tmp_channel_U/U_fifo_w32_d2_A_ram/out_r_din[1]_INST_0/O
                         net (fo=1, routed)           0.640     1.675    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X2Y16         RAMB18E1                                     r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.873     1.243    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y16         RAMB18E1                                     r  fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.233     1.010    
                         clock uncertainty            0.154     1.164    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.319    fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.356    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.518ns (24.157%)  route 1.626ns (75.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.705     3.013    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y23          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDPE (Prop_fdpe_C_Q)         0.518     3.531 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          1.626     5.157    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X2Y13          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.546    12.738    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X2Y13          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/C
                         clock pessimism              0.230    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X2Y13          FDCE (Recov_fdce_C_CLR)     -0.405    12.410    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  7.253    

Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.518ns (24.157%)  route 1.626ns (75.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.705     3.013    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y23          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDPE (Prop_fdpe_C_Q)         0.518     3.531 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          1.626     5.157    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X2Y13          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.546    12.738    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X2Y13          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/C
                         clock pessimism              0.230    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X2Y13          FDCE (Recov_fdce_C_CLR)     -0.405    12.410    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  7.253    

Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.518ns (24.157%)  route 1.626ns (75.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.705     3.013    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y23          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDPE (Prop_fdpe_C_Q)         0.518     3.531 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          1.626     5.157    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X2Y13          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.546    12.738    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X2Y13          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/C
                         clock pessimism              0.230    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X2Y13          FDCE (Recov_fdce_C_CLR)     -0.405    12.410    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  7.253    

Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.518ns (24.157%)  route 1.626ns (75.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.705     3.013    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y23          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDPE (Prop_fdpe_C_Q)         0.518     3.531 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          1.626     5.157    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X2Y13          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.546    12.738    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X2Y13          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/C
                         clock pessimism              0.230    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X2Y13          FDCE (Recov_fdce_C_CLR)     -0.405    12.410    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  7.253    

Slack (MET) :             7.257ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.518ns (24.206%)  route 1.622ns (75.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.705     3.013    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y23          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDPE (Prop_fdpe_C_Q)         0.518     3.531 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          1.622     5.153    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y13          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.546    12.738    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y13          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.230    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X3Y13          FDCE (Recov_fdce_C_CLR)     -0.405    12.410    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                  7.257    

Slack (MET) :             7.257ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.518ns (24.206%)  route 1.622ns (75.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.705     3.013    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y23          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDPE (Prop_fdpe_C_Q)         0.518     3.531 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          1.622     5.153    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y13          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.546    12.738    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y13          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.230    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X3Y13          FDCE (Recov_fdce_C_CLR)     -0.405    12.410    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                  7.257    

Slack (MET) :             7.257ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.518ns (24.206%)  route 1.622ns (75.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.705     3.013    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y23          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDPE (Prop_fdpe_C_Q)         0.518     3.531 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          1.622     5.153    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y13          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.546    12.738    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y13          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.230    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X3Y13          FDCE (Recov_fdce_C_CLR)     -0.405    12.410    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                  7.257    

Slack (MET) :             7.257ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.518ns (24.206%)  route 1.622ns (75.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.705     3.013    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y23          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDPE (Prop_fdpe_C_Q)         0.518     3.531 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          1.622     5.153    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y13          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.546    12.738    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y13          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.230    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X3Y13          FDCE (Recov_fdce_C_CLR)     -0.405    12.410    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                  7.257    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.518ns (24.211%)  route 1.622ns (75.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.705     3.013    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y23          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDPE (Prop_fdpe_C_Q)         0.518     3.531 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          1.622     5.153    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y14          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.546    12.738    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y14          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.230    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X4Y14          FDCE (Recov_fdce_C_CLR)     -0.319    12.496    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.518ns (24.211%)  route 1.622ns (75.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.705     3.013    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y23          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDPE (Prop_fdpe_C_Q)         0.518     3.531 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          1.622     5.153    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y14          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        1.546    12.738    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y14          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.230    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X4Y14          FDCE (Recov_fdce_C_CLR)     -0.319    12.496    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                  7.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.555%)  route 0.236ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.570     0.911    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.148     1.059 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.236     1.294    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y23          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.836     1.206    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y23          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.262     0.944    
    SLICE_X0Y23          FDCE (Remov_fdce_C_CLR)     -0.120     0.824    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.555%)  route 0.236ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.570     0.911    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.148     1.059 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.236     1.294    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y23          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.836     1.206    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y23          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.262     0.944    
    SLICE_X0Y23          FDCE (Remov_fdce_C_CLR)     -0.120     0.824    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.555%)  route 0.236ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.570     0.911    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.148     1.059 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.236     1.294    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y23          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.836     1.206    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y23          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.262     0.944    
    SLICE_X0Y23          FDCE (Remov_fdce_C_CLR)     -0.120     0.824    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.555%)  route 0.236ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.570     0.911    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.148     1.059 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.236     1.294    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y23          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.836     1.206    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y23          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.262     0.944    
    SLICE_X0Y23          FDCE (Remov_fdce_C_CLR)     -0.120     0.824    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.555%)  route 0.236ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.570     0.911    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.148     1.059 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.236     1.294    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y23          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.836     1.206    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y23          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.262     0.944    
    SLICE_X0Y23          FDPE (Remov_fdpe_C_PRE)     -0.124     0.820    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.555%)  route 0.236ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.570     0.911    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.148     1.059 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.236     1.294    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y23          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.836     1.206    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y23          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.262     0.944    
    SLICE_X0Y23          FDPE (Remov_fdpe_C_PRE)     -0.124     0.820    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.148ns (33.795%)  route 0.290ns (66.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.570     0.911    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.148     1.059 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.290     1.348    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y22          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.838     1.208    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y22          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.262     0.946    
    SLICE_X1Y22          FDPE (Remov_fdpe_C_PRE)     -0.148     0.798    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.148ns (33.795%)  route 0.290ns (66.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.570     0.911    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.148     1.059 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.290     1.348    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y22          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.838     1.208    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y22          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.262     0.946    
    SLICE_X1Y22          FDPE (Remov_fdpe_C_PRE)     -0.148     0.798    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.148ns (31.943%)  route 0.315ns (68.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.570     0.911    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDPE (Prop_fdpe_C_Q)         0.148     1.059 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.315     1.374    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y18          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.842     1.212    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y18          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.262     0.950    
    SLICE_X1Y18          FDPE (Remov_fdpe_C_PRE)     -0.148     0.802    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.906%)  route 0.315ns (71.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.573     0.914    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y22          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDPE (Prop_fdpe_C_Q)         0.128     1.041 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.315     1.356    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X1Y17          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8645, routed)        0.843     1.213    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X1Y17          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.281     0.932    
    SLICE_X1Y17          FDPE (Remov_fdpe_C_PRE)     -0.149     0.783    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.574    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vga_clk_ins/clkout2
  To Clock:  vga_clk_ins/clkout2

Setup :            0  Failing Endpoints,  Worst Slack       12.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.066ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.456ns (16.596%)  route 2.292ns (83.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 21.292 - 15.385 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.711     6.436    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.456     6.892 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          2.292     9.184    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X5Y11          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.551    21.292    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.484    21.776    
                         clock uncertainty           -0.121    21.655    
    SLICE_X5Y11          FDCE (Recov_fdce_C_CLR)     -0.405    21.250    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         21.250    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                 12.066    

Slack (MET) :             12.066ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.456ns (16.596%)  route 2.292ns (83.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 21.292 - 15.385 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.711     6.436    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.456     6.892 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          2.292     9.184    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X5Y11          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.551    21.292    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.484    21.776    
                         clock uncertainty           -0.121    21.655    
    SLICE_X5Y11          FDCE (Recov_fdce_C_CLR)     -0.405    21.250    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         21.250    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                 12.066    

Slack (MET) :             12.066ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.456ns (16.596%)  route 2.292ns (83.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 21.292 - 15.385 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.711     6.436    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.456     6.892 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          2.292     9.184    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X5Y11          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.551    21.292    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.484    21.776    
                         clock uncertainty           -0.121    21.655    
    SLICE_X5Y11          FDCE (Recov_fdce_C_CLR)     -0.405    21.250    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.250    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                 12.066    

Slack (MET) :             12.066ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.456ns (16.596%)  route 2.292ns (83.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 21.292 - 15.385 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.711     6.436    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.456     6.892 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          2.292     9.184    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X5Y11          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.551    21.292    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.484    21.776    
                         clock uncertainty           -0.121    21.655    
    SLICE_X5Y11          FDCE (Recov_fdce_C_CLR)     -0.405    21.250    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         21.250    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                 12.066    

Slack (MET) :             12.066ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.456ns (16.596%)  route 2.292ns (83.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 21.292 - 15.385 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.711     6.436    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.456     6.892 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          2.292     9.184    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X5Y11          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.551    21.292    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.484    21.776    
                         clock uncertainty           -0.121    21.655    
    SLICE_X5Y11          FDCE (Recov_fdce_C_CLR)     -0.405    21.250    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         21.250    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                 12.066    

Slack (MET) :             12.066ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.456ns (16.596%)  route 2.292ns (83.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 21.292 - 15.385 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.711     6.436    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.456     6.892 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          2.292     9.184    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X5Y11          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.551    21.292    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.484    21.776    
                         clock uncertainty           -0.121    21.655    
    SLICE_X5Y11          FDCE (Recov_fdce_C_CLR)     -0.405    21.250    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         21.250    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                 12.066    

Slack (MET) :             12.066ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.456ns (16.596%)  route 2.292ns (83.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 21.292 - 15.385 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.711     6.436    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.456     6.892 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          2.292     9.184    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X5Y11          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.551    21.292    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y11          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.484    21.776    
                         clock uncertainty           -0.121    21.655    
    SLICE_X5Y11          FDCE (Recov_fdce_C_CLR)     -0.405    21.250    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         21.250    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                 12.066    

Slack (MET) :             12.212ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.456ns (17.537%)  route 2.144ns (82.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 21.291 - 15.385 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.711     6.436    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.456     6.892 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          2.144     9.037    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X5Y12          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.550    21.291    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y12          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.484    21.775    
                         clock uncertainty           -0.121    21.654    
    SLICE_X5Y12          FDCE (Recov_fdce_C_CLR)     -0.405    21.249    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         21.249    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                 12.212    

Slack (MET) :             12.212ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.456ns (17.537%)  route 2.144ns (82.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 21.291 - 15.385 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.711     6.436    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.456     6.892 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          2.144     9.037    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X5Y12          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.550    21.291    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y12          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.484    21.775    
                         clock uncertainty           -0.121    21.654    
    SLICE_X5Y12          FDCE (Recov_fdce_C_CLR)     -0.405    21.249    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         21.249    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                 12.212    

Slack (MET) :             12.212ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.456ns (17.537%)  route 2.144ns (82.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 21.291 - 15.385 ) 
    Source Clock Delay      (SCD):    6.436ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.760     4.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.711     6.436    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.456     6.892 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          2.144     9.037    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X5Y12          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.599    19.649    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.740 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         1.550    21.291    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y12          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.484    21.775    
                         clock uncertainty           -0.121    21.654    
    SLICE_X5Y12          FDCE (Recov_fdce_C_CLR)     -0.405    21.249    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         21.249    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                 12.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.148ns (36.495%)  route 0.258ns (63.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.573     1.830    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y26          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDPE (Prop_fdpe_C_Q)         0.148     1.978 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.258     2.235    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X5Y25          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.839     2.376    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.513     1.863    
    SLICE_X5Y25          FDCE (Remov_fdce_C_CLR)     -0.145     1.718    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.148ns (36.495%)  route 0.258ns (63.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.573     1.830    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y26          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDPE (Prop_fdpe_C_Q)         0.148     1.978 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.258     2.235    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X5Y25          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.839     2.376    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.513     1.863    
    SLICE_X5Y25          FDCE (Remov_fdce_C_CLR)     -0.145     1.718    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.148ns (36.495%)  route 0.258ns (63.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.573     1.830    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y26          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDPE (Prop_fdpe_C_Q)         0.148     1.978 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.258     2.235    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X5Y25          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.839     2.376    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.513     1.863    
    SLICE_X5Y25          FDPE (Remov_fdpe_C_PRE)     -0.148     1.715    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.525%)  route 0.620ns (81.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.574     1.831    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.972 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.620     2.592    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X1Y11          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.851     2.388    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X1Y11          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.513     1.875    
    SLICE_X1Y11          FDPE (Remov_fdpe_C_PRE)     -0.095     1.780    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.141ns (13.313%)  route 0.918ns (86.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.574     1.831    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.972 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.918     2.890    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X5Y14          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.850     2.387    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X5Y14          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.513     1.874    
    SLICE_X5Y14          FDPE (Remov_fdpe_C_PRE)     -0.095     1.779    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.141ns (13.313%)  route 0.918ns (86.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.574     1.831    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.972 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.918     2.890    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X5Y14          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.850     2.387    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X5Y14          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.513     1.874    
    SLICE_X5Y14          FDPE (Remov_fdpe_C_PRE)     -0.095     1.779    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.141ns (12.365%)  route 0.999ns (87.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.574     1.831    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.972 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.999     2.971    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X4Y12          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.851     2.388    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y12          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.513     1.875    
    SLICE_X4Y12          FDCE (Remov_fdce_C_CLR)     -0.067     1.808    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.141ns (12.365%)  route 0.999ns (87.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.574     1.831    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.972 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.999     2.971    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X4Y12          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.851     2.388    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y12          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.513     1.875    
    SLICE_X4Y12          FDCE (Remov_fdce_C_CLR)     -0.067     1.808    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.141ns (12.365%)  route 0.999ns (87.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.574     1.831    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.972 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.999     2.971    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X4Y12          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.851     2.388    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y12          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.513     1.875    
    SLICE_X4Y12          FDCE (Remov_fdce_C_CLR)     -0.067     1.808    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.141ns (12.365%)  route 0.999ns (87.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.482     1.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.574     1.831    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y25          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.972 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          0.999     2.971    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X4Y12          FDCE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.528     1.508    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=106, routed)         0.851     2.388    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X4Y12          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism             -0.513     1.875    
    SLICE_X4Y12          FDCE (Remov_fdce_C_CLR)     -0.067     1.808    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  1.163    





