// Seed: 356904101
module module_0 (
    output id_0,
    output logic id_1
);
  reg   id_2;
  logic id_3;
  logic id_4;
  always @(id_4 or posedge 1 - id_2) begin
    id_2 <= id_2 == id_3;
  end
  type_12 id_5 (
      .id_0(id_6 & id_1),
      .id_1(1),
      .id_2(id_3)
  );
  assign id_0[1'd0] = id_4;
  logic id_7;
  assign id_6 = id_2;
endmodule
