// Seed: 1854832618
module module_0 (
    output wand id_0,
    input tri1 id_1
    , id_4,
    input supply0 id_2
);
  always @(negedge 1 or posedge -1);
  parameter id_5 = 1;
endmodule
program module_1 #(
    parameter id_0  = 32'd74,
    parameter id_11 = 32'd58,
    parameter id_14 = 32'd14,
    parameter id_17 = 32'd14,
    parameter id_2  = 32'd62,
    parameter id_8  = 32'd39
) (
    input tri0 _id_0,
    output supply1 id_1,
    input wire _id_2,
    input tri0 id_3,
    output supply0 id_4,
    output uwire id_5,
    input wire id_6,
    output tri0 id_7,
    output tri _id_8,
    output tri id_9,
    output uwire id_10,
    input uwire _id_11,
    input supply1 id_12,
    input uwire id_13,
    output tri1 _id_14
);
  wire [id_0  ^  -1 : 1] id_16;
  wire [id_2 : id_11] _id_17;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6
  );
  parameter id_18 = 1;
  wire [id_2 : id_2  +  ~  id_17] id_19;
  logic id_20;
  logic id_21;
  logic [1 : id_8  -  {  -1  {  id_14  }  }] id_22;
  ;
  assign id_5 = -1;
  wire id_23;
endprogram
