|projeto
VGA_HS <= processor:inst.VGA_HS
clock_50 => processor:inst.CLK_50
VGA_VS <= processor:inst.VGA_VS
VGA_BLANK <= processor:inst.VGA_BLANK
VGA_CLK <= processor:inst.VGA_CLK
LCD_RW <= processor:inst.LCD_RW
LCD_RS <= processor:inst.LCD_RS
LCD_EN <= processor:inst.LCD_EN
LCD_ON <= processor:inst.LCD_ON
LCD_BLON <= processor:inst.LCD_BLON
HEX0[0] <= processor:inst.HEX0[0]
HEX0[1] <= processor:inst.HEX0[1]
HEX0[2] <= processor:inst.HEX0[2]
HEX0[3] <= processor:inst.HEX0[3]
HEX0[4] <= processor:inst.HEX0[4]
HEX0[5] <= processor:inst.HEX0[5]
HEX0[6] <= processor:inst.HEX0[6]
HEX1[0] <= processor:inst.HEX1[0]
HEX1[1] <= processor:inst.HEX1[1]
HEX1[2] <= processor:inst.HEX1[2]
HEX1[3] <= processor:inst.HEX1[3]
HEX1[4] <= processor:inst.HEX1[4]
HEX1[5] <= processor:inst.HEX1[5]
HEX1[6] <= processor:inst.HEX1[6]
HEX2[0] <= processor:inst.HEX2[0]
HEX2[1] <= processor:inst.HEX2[1]
HEX2[2] <= processor:inst.HEX2[2]
HEX2[3] <= processor:inst.HEX2[3]
HEX2[4] <= processor:inst.HEX2[4]
HEX2[5] <= processor:inst.HEX2[5]
HEX2[6] <= processor:inst.HEX2[6]
HEX3[0] <= processor:inst.HEX3[0]
HEX3[1] <= processor:inst.HEX3[1]
HEX3[2] <= processor:inst.HEX3[2]
HEX3[3] <= processor:inst.HEX3[3]
HEX3[4] <= processor:inst.HEX3[4]
HEX3[5] <= processor:inst.HEX3[5]
HEX3[6] <= processor:inst.HEX3[6]
HEX4[0] <= processor:inst.HEX4[0]
HEX4[1] <= processor:inst.HEX4[1]
HEX4[2] <= processor:inst.HEX4[2]
HEX4[3] <= processor:inst.HEX4[3]
HEX4[4] <= processor:inst.HEX4[4]
HEX4[5] <= processor:inst.HEX4[5]
HEX4[6] <= processor:inst.HEX4[6]
HEX5[0] <= processor:inst.HEX5[0]
HEX5[1] <= processor:inst.HEX5[1]
HEX5[2] <= processor:inst.HEX5[2]
HEX5[3] <= processor:inst.HEX5[3]
HEX5[4] <= processor:inst.HEX5[4]
HEX5[5] <= processor:inst.HEX5[5]
HEX5[6] <= processor:inst.HEX5[6]
HEX6[0] <= processor:inst.HEX6[0]
HEX6[1] <= processor:inst.HEX6[1]
HEX6[2] <= processor:inst.HEX6[2]
HEX6[3] <= processor:inst.HEX6[3]
HEX6[4] <= processor:inst.HEX6[4]
HEX6[5] <= processor:inst.HEX6[5]
HEX6[6] <= processor:inst.HEX6[6]
HEX7[0] <= processor:inst.HEX7[0]
HEX7[1] <= processor:inst.HEX7[1]
HEX7[2] <= processor:inst.HEX7[2]
HEX7[3] <= processor:inst.HEX7[3]
HEX7[4] <= processor:inst.HEX7[4]
HEX7[5] <= processor:inst.HEX7[5]
HEX7[6] <= processor:inst.HEX7[6]
LCD_DATA[0] <= processor:inst.LCD_DATA[0]
LCD_DATA[1] <= processor:inst.LCD_DATA[1]
LCD_DATA[2] <= processor:inst.LCD_DATA[2]
LCD_DATA[3] <= processor:inst.LCD_DATA[3]
LCD_DATA[4] <= processor:inst.LCD_DATA[4]
LCD_DATA[5] <= processor:inst.LCD_DATA[5]
LCD_DATA[6] <= processor:inst.LCD_DATA[6]
LCD_DATA[7] <= processor:inst.LCD_DATA[7]
LEDG[0] <= processor:inst.LEDG[0]
LEDG[1] <= processor:inst.LEDG[1]
LEDG[2] <= processor:inst.LEDG[2]
LEDG[3] <= processor:inst.LEDG[3]
LEDG[4] <= processor:inst.LEDG[4]
LEDG[5] <= processor:inst.LEDG[5]
LEDG[6] <= processor:inst.LEDG[6]
LEDG[7] <= processor:inst.LEDG[7]
LEDR[0] <= processor:inst.LEDR[0]
LEDR[1] <= processor:inst.LEDR[1]
LEDR[2] <= processor:inst.LEDR[2]
LEDR[3] <= processor:inst.LEDR[3]
LEDR[4] <= processor:inst.LEDR[4]
LEDR[5] <= processor:inst.LEDR[5]
LEDR[6] <= processor:inst.LEDR[6]
LEDR[7] <= processor:inst.LEDR[7]
VGA_B[0] <= processor:inst.VGA_B[0]
VGA_B[1] <= processor:inst.VGA_B[1]
VGA_B[2] <= processor:inst.VGA_B[2]
VGA_B[3] <= processor:inst.VGA_B[3]
VGA_B[4] <= processor:inst.VGA_B[4]
VGA_B[5] <= processor:inst.VGA_B[5]
VGA_B[6] <= processor:inst.VGA_B[6]
VGA_B[7] <= processor:inst.VGA_B[7]
VGA_B[8] <= processor:inst.VGA_B[8]
VGA_B[9] <= processor:inst.VGA_B[9]
VGA_G[0] <= processor:inst.VGA_G[0]
VGA_G[1] <= processor:inst.VGA_G[1]
VGA_G[2] <= processor:inst.VGA_G[2]
VGA_G[3] <= processor:inst.VGA_G[3]
VGA_G[4] <= processor:inst.VGA_G[4]
VGA_G[5] <= processor:inst.VGA_G[5]
VGA_G[6] <= processor:inst.VGA_G[6]
VGA_G[7] <= processor:inst.VGA_G[7]
VGA_G[8] <= processor:inst.VGA_G[8]
VGA_G[9] <= processor:inst.VGA_G[9]
VGA_R[0] <= processor:inst.VGA_R[0]
VGA_R[1] <= processor:inst.VGA_R[1]
VGA_R[2] <= processor:inst.VGA_R[2]
VGA_R[3] <= processor:inst.VGA_R[3]
VGA_R[4] <= processor:inst.VGA_R[4]
VGA_R[5] <= processor:inst.VGA_R[5]
VGA_R[6] <= processor:inst.VGA_R[6]
VGA_R[7] <= processor:inst.VGA_R[7]
VGA_R[8] <= processor:inst.VGA_R[8]
VGA_R[9] <= processor:inst.VGA_R[9]


|projeto|processor:inst
VGA_HS <= datapath:inst1.VGA_HS
Jump => controlador:inst.Jump
Start => controlador:inst.Start
BackMainmenu => controlador:inst.BackMainmenu
Ton => controlador:inst.Ton
Credits => controlador:inst.Credits
CLK_50 => clk_div:inst2.clock_50Mhz
CLK_50 => datapath:inst1.vga_clock
CLK_50 => LCDNOMES:inst3.clk
CLK_50 => 7seg_low_bright:inst15.clk50
VGA_VS <= datapath:inst1.VGA_VS
VGA_BLANK <= datapath:inst1.VGA_BLANK
VGA_CLK <= datapath:inst1.VGA_CLK
LCD_RS <= LCDNOMES:inst3.rs
LCD_RW <= LCDNOMES:inst3.rw
LCD_EN <= LCDNOMES:inst3.e
LCD_ON <= CreditsG.DB_MAX_OUTPUT_PORT_TYPE
LCD_BLON <= CreditsG.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= 7seg_low_bright:inst15.HEX0[0]
HEX0[1] <= 7seg_low_bright:inst15.HEX0[1]
HEX0[2] <= 7seg_low_bright:inst15.HEX0[2]
HEX0[3] <= 7seg_low_bright:inst15.HEX0[3]
HEX0[4] <= 7seg_low_bright:inst15.HEX0[4]
HEX0[5] <= 7seg_low_bright:inst15.HEX0[5]
HEX0[6] <= 7seg_low_bright:inst15.HEX0[6]
HEX1[0] <= 7seg_low_bright:inst15.HEX1[0]
HEX1[1] <= 7seg_low_bright:inst15.HEX1[1]
HEX1[2] <= 7seg_low_bright:inst15.HEX1[2]
HEX1[3] <= 7seg_low_bright:inst15.HEX1[3]
HEX1[4] <= 7seg_low_bright:inst15.HEX1[4]
HEX1[5] <= 7seg_low_bright:inst15.HEX1[5]
HEX1[6] <= 7seg_low_bright:inst15.HEX1[6]
HEX2[0] <= 7seg_low_bright:inst15.HEX2[0]
HEX2[1] <= 7seg_low_bright:inst15.HEX2[1]
HEX2[2] <= 7seg_low_bright:inst15.HEX2[2]
HEX2[3] <= 7seg_low_bright:inst15.HEX2[3]
HEX2[4] <= 7seg_low_bright:inst15.HEX2[4]
HEX2[5] <= 7seg_low_bright:inst15.HEX2[5]
HEX2[6] <= 7seg_low_bright:inst15.HEX2[6]
HEX3[0] <= 7seg_low_bright:inst15.HEX3[0]
HEX3[1] <= 7seg_low_bright:inst15.HEX3[1]
HEX3[2] <= 7seg_low_bright:inst15.HEX3[2]
HEX3[3] <= 7seg_low_bright:inst15.HEX3[3]
HEX3[4] <= 7seg_low_bright:inst15.HEX3[4]
HEX3[5] <= 7seg_low_bright:inst15.HEX3[5]
HEX3[6] <= 7seg_low_bright:inst15.HEX3[6]
HEX4[0] <= 7seg_low_bright:inst15.HEX4[0]
HEX4[1] <= 7seg_low_bright:inst15.HEX4[1]
HEX4[2] <= 7seg_low_bright:inst15.HEX4[2]
HEX4[3] <= 7seg_low_bright:inst15.HEX4[3]
HEX4[4] <= 7seg_low_bright:inst15.HEX4[4]
HEX4[5] <= 7seg_low_bright:inst15.HEX4[5]
HEX4[6] <= 7seg_low_bright:inst15.HEX4[6]
HEX5[0] <= 7seg_low_bright:inst15.HEX5[0]
HEX5[1] <= 7seg_low_bright:inst15.HEX5[1]
HEX5[2] <= 7seg_low_bright:inst15.HEX5[2]
HEX5[3] <= 7seg_low_bright:inst15.HEX5[3]
HEX5[4] <= 7seg_low_bright:inst15.HEX5[4]
HEX5[5] <= 7seg_low_bright:inst15.HEX5[5]
HEX5[6] <= 7seg_low_bright:inst15.HEX5[6]
HEX6[0] <= 7seg_low_bright:inst15.HEX6[0]
HEX6[1] <= 7seg_low_bright:inst15.HEX6[1]
HEX6[2] <= 7seg_low_bright:inst15.HEX6[2]
HEX6[3] <= 7seg_low_bright:inst15.HEX6[3]
HEX6[4] <= 7seg_low_bright:inst15.HEX6[4]
HEX6[5] <= 7seg_low_bright:inst15.HEX6[5]
HEX6[6] <= 7seg_low_bright:inst15.HEX6[6]
HEX7[0] <= 7seg_low_bright:inst15.HEX7[0]
HEX7[1] <= 7seg_low_bright:inst15.HEX7[1]
HEX7[2] <= 7seg_low_bright:inst15.HEX7[2]
HEX7[3] <= 7seg_low_bright:inst15.HEX7[3]
HEX7[4] <= 7seg_low_bright:inst15.HEX7[4]
HEX7[5] <= 7seg_low_bright:inst15.HEX7[5]
HEX7[6] <= 7seg_low_bright:inst15.HEX7[6]
LCD_DATA[0] <= LCDNOMES:inst3.lcd_data[0]
LCD_DATA[1] <= LCDNOMES:inst3.lcd_data[1]
LCD_DATA[2] <= LCDNOMES:inst3.lcd_data[2]
LCD_DATA[3] <= LCDNOMES:inst3.lcd_data[3]
LCD_DATA[4] <= LCDNOMES:inst3.lcd_data[4]
LCD_DATA[5] <= LCDNOMES:inst3.lcd_data[5]
LCD_DATA[6] <= LCDNOMES:inst3.lcd_data[6]
LCD_DATA[7] <= LCDNOMES:inst3.lcd_data[7]
LEDG[0] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= datapath:inst1.VGA_B[0]
VGA_B[1] <= datapath:inst1.VGA_B[1]
VGA_B[2] <= datapath:inst1.VGA_B[2]
VGA_B[3] <= datapath:inst1.VGA_B[3]
VGA_B[4] <= datapath:inst1.VGA_B[4]
VGA_B[5] <= datapath:inst1.VGA_B[5]
VGA_B[6] <= datapath:inst1.VGA_B[6]
VGA_B[7] <= datapath:inst1.VGA_B[7]
VGA_B[8] <= datapath:inst1.VGA_B[8]
VGA_B[9] <= datapath:inst1.VGA_B[9]
VGA_G[0] <= datapath:inst1.VGA_G[0]
VGA_G[1] <= datapath:inst1.VGA_G[1]
VGA_G[2] <= datapath:inst1.VGA_G[2]
VGA_G[3] <= datapath:inst1.VGA_G[3]
VGA_G[4] <= datapath:inst1.VGA_G[4]
VGA_G[5] <= datapath:inst1.VGA_G[5]
VGA_G[6] <= datapath:inst1.VGA_G[6]
VGA_G[7] <= datapath:inst1.VGA_G[7]
VGA_G[8] <= datapath:inst1.VGA_G[8]
VGA_G[9] <= datapath:inst1.VGA_G[9]
VGA_R[0] <= datapath:inst1.VGA_R[0]
VGA_R[1] <= datapath:inst1.VGA_R[1]
VGA_R[2] <= datapath:inst1.VGA_R[2]
VGA_R[3] <= datapath:inst1.VGA_R[3]
VGA_R[4] <= datapath:inst1.VGA_R[4]
VGA_R[5] <= datapath:inst1.VGA_R[5]
VGA_R[6] <= datapath:inst1.VGA_R[6]
VGA_R[7] <= datapath:inst1.VGA_R[7]
VGA_R[8] <= datapath:inst1.VGA_R[8]
VGA_R[9] <= datapath:inst1.VGA_R[9]


|projeto|processor:inst|datapath:inst1
VGA_CLK <= pixel_clk.DB_MAX_OUTPUT_PORT_TYPE
vga_clock => DEEC_VGA_SYNC:inst1.CLOCK_50
show_menu => lpm_mux1:inst12.sel
show_menu => mainmenu:inst8.showmenu
show_over => lpm_mux1:inst11.sel
show_over => gameoverscreen:inst10.over
Jump_signal => jump_controller:inst3.jump
Jump_signal => inst4.IN0
Game_clock => jump_controller:inst3.difficulty
colisions_on => jump_controller:inst3.turn_on
restart => jump_controller:inst3.restart
VGA_BLANK <= DEEC_VGA_SYNC:inst1.VGA_BLANK
VGA_HS <= DEEC_VGA_SYNC:inst1.VGA_HS
VGA_VS <= DEEC_VGA_SYNC:inst1.VGA_VS
ovr <= jump_controller:inst3.gameover
colisions_check <= jump_controller:inst3.c
score[0] <= contador_jumps:inst.score[0]
score[1] <= contador_jumps:inst.score[1]
score[2] <= contador_jumps:inst.score[2]
score[3] <= contador_jumps:inst.score[3]
score[4] <= contador_jumps:inst.score[4]
estado[0] => contador_jumps:inst.estado[0]
estado[1] => contador_jumps:inst.estado[1]
VGA_B[0] <= DEEC_VGA_SYNC:inst1.VGA_B[0]
VGA_B[1] <= DEEC_VGA_SYNC:inst1.VGA_B[1]
VGA_B[2] <= DEEC_VGA_SYNC:inst1.VGA_B[2]
VGA_B[3] <= DEEC_VGA_SYNC:inst1.VGA_B[3]
VGA_B[4] <= DEEC_VGA_SYNC:inst1.VGA_B[4]
VGA_B[5] <= DEEC_VGA_SYNC:inst1.VGA_B[5]
VGA_B[6] <= DEEC_VGA_SYNC:inst1.VGA_B[6]
VGA_B[7] <= DEEC_VGA_SYNC:inst1.VGA_B[7]
VGA_B[8] <= DEEC_VGA_SYNC:inst1.VGA_B[8]
VGA_B[9] <= DEEC_VGA_SYNC:inst1.VGA_B[9]
VGA_G[0] <= DEEC_VGA_SYNC:inst1.VGA_G[0]
VGA_G[1] <= DEEC_VGA_SYNC:inst1.VGA_G[1]
VGA_G[2] <= DEEC_VGA_SYNC:inst1.VGA_G[2]
VGA_G[3] <= DEEC_VGA_SYNC:inst1.VGA_G[3]
VGA_G[4] <= DEEC_VGA_SYNC:inst1.VGA_G[4]
VGA_G[5] <= DEEC_VGA_SYNC:inst1.VGA_G[5]
VGA_G[6] <= DEEC_VGA_SYNC:inst1.VGA_G[6]
VGA_G[7] <= DEEC_VGA_SYNC:inst1.VGA_G[7]
VGA_G[8] <= DEEC_VGA_SYNC:inst1.VGA_G[8]
VGA_G[9] <= DEEC_VGA_SYNC:inst1.VGA_G[9]
VGA_R[0] <= DEEC_VGA_SYNC:inst1.VGA_R[0]
VGA_R[1] <= DEEC_VGA_SYNC:inst1.VGA_R[1]
VGA_R[2] <= DEEC_VGA_SYNC:inst1.VGA_R[2]
VGA_R[3] <= DEEC_VGA_SYNC:inst1.VGA_R[3]
VGA_R[4] <= DEEC_VGA_SYNC:inst1.VGA_R[4]
VGA_R[5] <= DEEC_VGA_SYNC:inst1.VGA_R[5]
VGA_R[6] <= DEEC_VGA_SYNC:inst1.VGA_R[6]
VGA_R[7] <= DEEC_VGA_SYNC:inst1.VGA_R[7]
VGA_R[8] <= DEEC_VGA_SYNC:inst1.VGA_R[8]
VGA_R[9] <= DEEC_VGA_SYNC:inst1.VGA_R[9]


|projeto|processor:inst|datapath:inst1|DEEC_VGA_SYNC:inst1
CLOCK_50 => t.CLK
red[0] => VGA_R.IN1
red[1] => VGA_R.IN1
red[2] => VGA_R.IN1
red[3] => VGA_R.IN1
red[4] => VGA_R.IN1
red[5] => VGA_R.IN1
red[6] => VGA_R.IN1
red[7] => VGA_R.IN1
red[8] => VGA_R.IN1
red[9] => VGA_R.IN1
green[0] => VGA_G.IN1
green[1] => VGA_G.IN1
green[2] => VGA_G.IN1
green[3] => VGA_G.IN1
green[4] => VGA_G.IN1
green[5] => VGA_G.IN1
green[6] => VGA_G.IN1
green[7] => VGA_G.IN1
green[8] => VGA_G.IN1
green[9] => VGA_G.IN1
blue[0] => VGA_B.IN1
blue[1] => VGA_B.IN1
blue[2] => VGA_B.IN1
blue[3] => VGA_B.IN1
blue[4] => VGA_B.IN1
blue[5] => VGA_B.IN1
blue[6] => VGA_B.IN1
blue[7] => VGA_B.IN1
blue[8] => VGA_B.IN1
blue[9] => VGA_B.IN1
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= VGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= VGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= VGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= VGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= VGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= VGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= pixel_clock.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK <= t.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto|processor:inst|datapath:inst1|lpm_mux1:inst12
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data0x[20] => LPM_MUX:lpm_mux_component.DATA[0][20]
data0x[21] => LPM_MUX:lpm_mux_component.DATA[0][21]
data0x[22] => LPM_MUX:lpm_mux_component.DATA[0][22]
data0x[23] => LPM_MUX:lpm_mux_component.DATA[0][23]
data0x[24] => LPM_MUX:lpm_mux_component.DATA[0][24]
data0x[25] => LPM_MUX:lpm_mux_component.DATA[0][25]
data0x[26] => LPM_MUX:lpm_mux_component.DATA[0][26]
data0x[27] => LPM_MUX:lpm_mux_component.DATA[0][27]
data0x[28] => LPM_MUX:lpm_mux_component.DATA[0][28]
data0x[29] => LPM_MUX:lpm_mux_component.DATA[0][29]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
data1x[20] => LPM_MUX:lpm_mux_component.DATA[1][20]
data1x[21] => LPM_MUX:lpm_mux_component.DATA[1][21]
data1x[22] => LPM_MUX:lpm_mux_component.DATA[1][22]
data1x[23] => LPM_MUX:lpm_mux_component.DATA[1][23]
data1x[24] => LPM_MUX:lpm_mux_component.DATA[1][24]
data1x[25] => LPM_MUX:lpm_mux_component.DATA[1][25]
data1x[26] => LPM_MUX:lpm_mux_component.DATA[1][26]
data1x[27] => LPM_MUX:lpm_mux_component.DATA[1][27]
data1x[28] => LPM_MUX:lpm_mux_component.DATA[1][28]
data1x[29] => LPM_MUX:lpm_mux_component.DATA[1][29]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]
result[20] <= LPM_MUX:lpm_mux_component.RESULT[20]
result[21] <= LPM_MUX:lpm_mux_component.RESULT[21]
result[22] <= LPM_MUX:lpm_mux_component.RESULT[22]
result[23] <= LPM_MUX:lpm_mux_component.RESULT[23]
result[24] <= LPM_MUX:lpm_mux_component.RESULT[24]
result[25] <= LPM_MUX:lpm_mux_component.RESULT[25]
result[26] <= LPM_MUX:lpm_mux_component.RESULT[26]
result[27] <= LPM_MUX:lpm_mux_component.RESULT[27]
result[28] <= LPM_MUX:lpm_mux_component.RESULT[28]
result[29] <= LPM_MUX:lpm_mux_component.RESULT[29]


|projeto|processor:inst|datapath:inst1|lpm_mux1:inst12|LPM_MUX:lpm_mux_component
data[0][0] => mux_j4e:auto_generated.data[0]
data[0][1] => mux_j4e:auto_generated.data[1]
data[0][2] => mux_j4e:auto_generated.data[2]
data[0][3] => mux_j4e:auto_generated.data[3]
data[0][4] => mux_j4e:auto_generated.data[4]
data[0][5] => mux_j4e:auto_generated.data[5]
data[0][6] => mux_j4e:auto_generated.data[6]
data[0][7] => mux_j4e:auto_generated.data[7]
data[0][8] => mux_j4e:auto_generated.data[8]
data[0][9] => mux_j4e:auto_generated.data[9]
data[0][10] => mux_j4e:auto_generated.data[10]
data[0][11] => mux_j4e:auto_generated.data[11]
data[0][12] => mux_j4e:auto_generated.data[12]
data[0][13] => mux_j4e:auto_generated.data[13]
data[0][14] => mux_j4e:auto_generated.data[14]
data[0][15] => mux_j4e:auto_generated.data[15]
data[0][16] => mux_j4e:auto_generated.data[16]
data[0][17] => mux_j4e:auto_generated.data[17]
data[0][18] => mux_j4e:auto_generated.data[18]
data[0][19] => mux_j4e:auto_generated.data[19]
data[0][20] => mux_j4e:auto_generated.data[20]
data[0][21] => mux_j4e:auto_generated.data[21]
data[0][22] => mux_j4e:auto_generated.data[22]
data[0][23] => mux_j4e:auto_generated.data[23]
data[0][24] => mux_j4e:auto_generated.data[24]
data[0][25] => mux_j4e:auto_generated.data[25]
data[0][26] => mux_j4e:auto_generated.data[26]
data[0][27] => mux_j4e:auto_generated.data[27]
data[0][28] => mux_j4e:auto_generated.data[28]
data[0][29] => mux_j4e:auto_generated.data[29]
data[1][0] => mux_j4e:auto_generated.data[30]
data[1][1] => mux_j4e:auto_generated.data[31]
data[1][2] => mux_j4e:auto_generated.data[32]
data[1][3] => mux_j4e:auto_generated.data[33]
data[1][4] => mux_j4e:auto_generated.data[34]
data[1][5] => mux_j4e:auto_generated.data[35]
data[1][6] => mux_j4e:auto_generated.data[36]
data[1][7] => mux_j4e:auto_generated.data[37]
data[1][8] => mux_j4e:auto_generated.data[38]
data[1][9] => mux_j4e:auto_generated.data[39]
data[1][10] => mux_j4e:auto_generated.data[40]
data[1][11] => mux_j4e:auto_generated.data[41]
data[1][12] => mux_j4e:auto_generated.data[42]
data[1][13] => mux_j4e:auto_generated.data[43]
data[1][14] => mux_j4e:auto_generated.data[44]
data[1][15] => mux_j4e:auto_generated.data[45]
data[1][16] => mux_j4e:auto_generated.data[46]
data[1][17] => mux_j4e:auto_generated.data[47]
data[1][18] => mux_j4e:auto_generated.data[48]
data[1][19] => mux_j4e:auto_generated.data[49]
data[1][20] => mux_j4e:auto_generated.data[50]
data[1][21] => mux_j4e:auto_generated.data[51]
data[1][22] => mux_j4e:auto_generated.data[52]
data[1][23] => mux_j4e:auto_generated.data[53]
data[1][24] => mux_j4e:auto_generated.data[54]
data[1][25] => mux_j4e:auto_generated.data[55]
data[1][26] => mux_j4e:auto_generated.data[56]
data[1][27] => mux_j4e:auto_generated.data[57]
data[1][28] => mux_j4e:auto_generated.data[58]
data[1][29] => mux_j4e:auto_generated.data[59]
sel[0] => mux_j4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j4e:auto_generated.result[0]
result[1] <= mux_j4e:auto_generated.result[1]
result[2] <= mux_j4e:auto_generated.result[2]
result[3] <= mux_j4e:auto_generated.result[3]
result[4] <= mux_j4e:auto_generated.result[4]
result[5] <= mux_j4e:auto_generated.result[5]
result[6] <= mux_j4e:auto_generated.result[6]
result[7] <= mux_j4e:auto_generated.result[7]
result[8] <= mux_j4e:auto_generated.result[8]
result[9] <= mux_j4e:auto_generated.result[9]
result[10] <= mux_j4e:auto_generated.result[10]
result[11] <= mux_j4e:auto_generated.result[11]
result[12] <= mux_j4e:auto_generated.result[12]
result[13] <= mux_j4e:auto_generated.result[13]
result[14] <= mux_j4e:auto_generated.result[14]
result[15] <= mux_j4e:auto_generated.result[15]
result[16] <= mux_j4e:auto_generated.result[16]
result[17] <= mux_j4e:auto_generated.result[17]
result[18] <= mux_j4e:auto_generated.result[18]
result[19] <= mux_j4e:auto_generated.result[19]
result[20] <= mux_j4e:auto_generated.result[20]
result[21] <= mux_j4e:auto_generated.result[21]
result[22] <= mux_j4e:auto_generated.result[22]
result[23] <= mux_j4e:auto_generated.result[23]
result[24] <= mux_j4e:auto_generated.result[24]
result[25] <= mux_j4e:auto_generated.result[25]
result[26] <= mux_j4e:auto_generated.result[26]
result[27] <= mux_j4e:auto_generated.result[27]
result[28] <= mux_j4e:auto_generated.result[28]
result[29] <= mux_j4e:auto_generated.result[29]


|projeto|processor:inst|datapath:inst1|lpm_mux1:inst12|LPM_MUX:lpm_mux_component|mux_j4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[0].IN1
data[31] => result_node[1].IN1
data[32] => result_node[2].IN1
data[33] => result_node[3].IN1
data[34] => result_node[4].IN1
data[35] => result_node[5].IN1
data[36] => result_node[6].IN1
data[37] => result_node[7].IN1
data[38] => result_node[8].IN1
data[39] => result_node[9].IN1
data[40] => result_node[10].IN1
data[41] => result_node[11].IN1
data[42] => result_node[12].IN1
data[43] => result_node[13].IN1
data[44] => result_node[14].IN1
data[45] => result_node[15].IN1
data[46] => result_node[16].IN1
data[47] => result_node[17].IN1
data[48] => result_node[18].IN1
data[49] => result_node[19].IN1
data[50] => result_node[20].IN1
data[51] => result_node[21].IN1
data[52] => result_node[22].IN1
data[53] => result_node[23].IN1
data[54] => result_node[24].IN1
data[55] => result_node[25].IN1
data[56] => result_node[26].IN1
data[57] => result_node[27].IN1
data[58] => result_node[28].IN1
data[59] => result_node[29].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|projeto|processor:inst|datapath:inst1|lpm_mux1:inst11
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data0x[20] => LPM_MUX:lpm_mux_component.DATA[0][20]
data0x[21] => LPM_MUX:lpm_mux_component.DATA[0][21]
data0x[22] => LPM_MUX:lpm_mux_component.DATA[0][22]
data0x[23] => LPM_MUX:lpm_mux_component.DATA[0][23]
data0x[24] => LPM_MUX:lpm_mux_component.DATA[0][24]
data0x[25] => LPM_MUX:lpm_mux_component.DATA[0][25]
data0x[26] => LPM_MUX:lpm_mux_component.DATA[0][26]
data0x[27] => LPM_MUX:lpm_mux_component.DATA[0][27]
data0x[28] => LPM_MUX:lpm_mux_component.DATA[0][28]
data0x[29] => LPM_MUX:lpm_mux_component.DATA[0][29]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
data1x[20] => LPM_MUX:lpm_mux_component.DATA[1][20]
data1x[21] => LPM_MUX:lpm_mux_component.DATA[1][21]
data1x[22] => LPM_MUX:lpm_mux_component.DATA[1][22]
data1x[23] => LPM_MUX:lpm_mux_component.DATA[1][23]
data1x[24] => LPM_MUX:lpm_mux_component.DATA[1][24]
data1x[25] => LPM_MUX:lpm_mux_component.DATA[1][25]
data1x[26] => LPM_MUX:lpm_mux_component.DATA[1][26]
data1x[27] => LPM_MUX:lpm_mux_component.DATA[1][27]
data1x[28] => LPM_MUX:lpm_mux_component.DATA[1][28]
data1x[29] => LPM_MUX:lpm_mux_component.DATA[1][29]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]
result[20] <= LPM_MUX:lpm_mux_component.RESULT[20]
result[21] <= LPM_MUX:lpm_mux_component.RESULT[21]
result[22] <= LPM_MUX:lpm_mux_component.RESULT[22]
result[23] <= LPM_MUX:lpm_mux_component.RESULT[23]
result[24] <= LPM_MUX:lpm_mux_component.RESULT[24]
result[25] <= LPM_MUX:lpm_mux_component.RESULT[25]
result[26] <= LPM_MUX:lpm_mux_component.RESULT[26]
result[27] <= LPM_MUX:lpm_mux_component.RESULT[27]
result[28] <= LPM_MUX:lpm_mux_component.RESULT[28]
result[29] <= LPM_MUX:lpm_mux_component.RESULT[29]


|projeto|processor:inst|datapath:inst1|lpm_mux1:inst11|LPM_MUX:lpm_mux_component
data[0][0] => mux_j4e:auto_generated.data[0]
data[0][1] => mux_j4e:auto_generated.data[1]
data[0][2] => mux_j4e:auto_generated.data[2]
data[0][3] => mux_j4e:auto_generated.data[3]
data[0][4] => mux_j4e:auto_generated.data[4]
data[0][5] => mux_j4e:auto_generated.data[5]
data[0][6] => mux_j4e:auto_generated.data[6]
data[0][7] => mux_j4e:auto_generated.data[7]
data[0][8] => mux_j4e:auto_generated.data[8]
data[0][9] => mux_j4e:auto_generated.data[9]
data[0][10] => mux_j4e:auto_generated.data[10]
data[0][11] => mux_j4e:auto_generated.data[11]
data[0][12] => mux_j4e:auto_generated.data[12]
data[0][13] => mux_j4e:auto_generated.data[13]
data[0][14] => mux_j4e:auto_generated.data[14]
data[0][15] => mux_j4e:auto_generated.data[15]
data[0][16] => mux_j4e:auto_generated.data[16]
data[0][17] => mux_j4e:auto_generated.data[17]
data[0][18] => mux_j4e:auto_generated.data[18]
data[0][19] => mux_j4e:auto_generated.data[19]
data[0][20] => mux_j4e:auto_generated.data[20]
data[0][21] => mux_j4e:auto_generated.data[21]
data[0][22] => mux_j4e:auto_generated.data[22]
data[0][23] => mux_j4e:auto_generated.data[23]
data[0][24] => mux_j4e:auto_generated.data[24]
data[0][25] => mux_j4e:auto_generated.data[25]
data[0][26] => mux_j4e:auto_generated.data[26]
data[0][27] => mux_j4e:auto_generated.data[27]
data[0][28] => mux_j4e:auto_generated.data[28]
data[0][29] => mux_j4e:auto_generated.data[29]
data[1][0] => mux_j4e:auto_generated.data[30]
data[1][1] => mux_j4e:auto_generated.data[31]
data[1][2] => mux_j4e:auto_generated.data[32]
data[1][3] => mux_j4e:auto_generated.data[33]
data[1][4] => mux_j4e:auto_generated.data[34]
data[1][5] => mux_j4e:auto_generated.data[35]
data[1][6] => mux_j4e:auto_generated.data[36]
data[1][7] => mux_j4e:auto_generated.data[37]
data[1][8] => mux_j4e:auto_generated.data[38]
data[1][9] => mux_j4e:auto_generated.data[39]
data[1][10] => mux_j4e:auto_generated.data[40]
data[1][11] => mux_j4e:auto_generated.data[41]
data[1][12] => mux_j4e:auto_generated.data[42]
data[1][13] => mux_j4e:auto_generated.data[43]
data[1][14] => mux_j4e:auto_generated.data[44]
data[1][15] => mux_j4e:auto_generated.data[45]
data[1][16] => mux_j4e:auto_generated.data[46]
data[1][17] => mux_j4e:auto_generated.data[47]
data[1][18] => mux_j4e:auto_generated.data[48]
data[1][19] => mux_j4e:auto_generated.data[49]
data[1][20] => mux_j4e:auto_generated.data[50]
data[1][21] => mux_j4e:auto_generated.data[51]
data[1][22] => mux_j4e:auto_generated.data[52]
data[1][23] => mux_j4e:auto_generated.data[53]
data[1][24] => mux_j4e:auto_generated.data[54]
data[1][25] => mux_j4e:auto_generated.data[55]
data[1][26] => mux_j4e:auto_generated.data[56]
data[1][27] => mux_j4e:auto_generated.data[57]
data[1][28] => mux_j4e:auto_generated.data[58]
data[1][29] => mux_j4e:auto_generated.data[59]
sel[0] => mux_j4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j4e:auto_generated.result[0]
result[1] <= mux_j4e:auto_generated.result[1]
result[2] <= mux_j4e:auto_generated.result[2]
result[3] <= mux_j4e:auto_generated.result[3]
result[4] <= mux_j4e:auto_generated.result[4]
result[5] <= mux_j4e:auto_generated.result[5]
result[6] <= mux_j4e:auto_generated.result[6]
result[7] <= mux_j4e:auto_generated.result[7]
result[8] <= mux_j4e:auto_generated.result[8]
result[9] <= mux_j4e:auto_generated.result[9]
result[10] <= mux_j4e:auto_generated.result[10]
result[11] <= mux_j4e:auto_generated.result[11]
result[12] <= mux_j4e:auto_generated.result[12]
result[13] <= mux_j4e:auto_generated.result[13]
result[14] <= mux_j4e:auto_generated.result[14]
result[15] <= mux_j4e:auto_generated.result[15]
result[16] <= mux_j4e:auto_generated.result[16]
result[17] <= mux_j4e:auto_generated.result[17]
result[18] <= mux_j4e:auto_generated.result[18]
result[19] <= mux_j4e:auto_generated.result[19]
result[20] <= mux_j4e:auto_generated.result[20]
result[21] <= mux_j4e:auto_generated.result[21]
result[22] <= mux_j4e:auto_generated.result[22]
result[23] <= mux_j4e:auto_generated.result[23]
result[24] <= mux_j4e:auto_generated.result[24]
result[25] <= mux_j4e:auto_generated.result[25]
result[26] <= mux_j4e:auto_generated.result[26]
result[27] <= mux_j4e:auto_generated.result[27]
result[28] <= mux_j4e:auto_generated.result[28]
result[29] <= mux_j4e:auto_generated.result[29]


|projeto|processor:inst|datapath:inst1|lpm_mux1:inst11|LPM_MUX:lpm_mux_component|mux_j4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[0].IN1
data[31] => result_node[1].IN1
data[32] => result_node[2].IN1
data[33] => result_node[3].IN1
data[34] => result_node[4].IN1
data[35] => result_node[5].IN1
data[36] => result_node[6].IN1
data[37] => result_node[7].IN1
data[38] => result_node[8].IN1
data[39] => result_node[9].IN1
data[40] => result_node[10].IN1
data[41] => result_node[11].IN1
data[42] => result_node[12].IN1
data[43] => result_node[13].IN1
data[44] => result_node[14].IN1
data[45] => result_node[15].IN1
data[46] => result_node[16].IN1
data[47] => result_node[17].IN1
data[48] => result_node[18].IN1
data[49] => result_node[19].IN1
data[50] => result_node[20].IN1
data[51] => result_node[21].IN1
data[52] => result_node[22].IN1
data[53] => result_node[23].IN1
data[54] => result_node[24].IN1
data[55] => result_node[25].IN1
data[56] => result_node[26].IN1
data[57] => result_node[27].IN1
data[58] => result_node[28].IN1
data[59] => result_node[29].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|projeto|processor:inst|datapath:inst1|jump_controller:inst3
jump => salto[0].CLK
jump => salto[1].CLK
jump => salto[2].CLK
jump => salto[3].CLK
jump => salto[4].CLK
jump => salto[5].CLK
jump => salto[6].CLK
jump => salto[7].CLK
jump => salto[8].CLK
jump => salto[9].CLK
jump => salto[10].CLK
jump => salto[11].CLK
jump => salto[12].CLK
jump => salto[13].CLK
jump => salto[14].CLK
jump => salto[15].CLK
jump => salto[16].CLK
jump => salto[17].CLK
jump => salto[18].CLK
jump => salto[19].CLK
jump => salto[20].CLK
jump => salto[21].CLK
jump => salto[22].CLK
jump => salto[23].CLK
jump => salto[24].CLK
jump => salto[25].CLK
jump => salto[26].CLK
jump => salto[27].CLK
jump => salto[28].CLK
jump => salto[29].CLK
jump => salto[30].CLK
jump => salto[31].CLK
jump => salto[0].IN1
difficulty => counter2[0].CLK
difficulty => counter2[1].CLK
difficulty => counter2[2].CLK
difficulty => counter2[3].CLK
difficulty => counter2[4].CLK
difficulty => counter2[5].CLK
difficulty => counter2[6].CLK
difficulty => counter2[7].CLK
difficulty => counter2[8].CLK
difficulty => counter2[9].CLK
difficulty => counter2[10].CLK
difficulty => counter2[11].CLK
difficulty => counter2[12].CLK
difficulty => counter2[13].CLK
difficulty => counter2[14].CLK
difficulty => counter2[15].CLK
difficulty => counter2[16].CLK
difficulty => counter2[17].CLK
difficulty => counter2[18].CLK
difficulty => counter2[19].CLK
difficulty => counter2[20].CLK
difficulty => counter2[21].CLK
difficulty => counter2[22].CLK
difficulty => counter2[23].CLK
difficulty => counter2[24].CLK
difficulty => counter2[25].CLK
difficulty => counter2[26].CLK
difficulty => counter2[27].CLK
difficulty => counter2[28].CLK
difficulty => counter2[29].CLK
difficulty => counter2[30].CLK
difficulty => counter2[31].CLK
difficulty => save2[0].CLK
difficulty => save2[1].CLK
difficulty => save2[2].CLK
difficulty => save2[3].CLK
difficulty => save2[4].CLK
difficulty => save2[5].CLK
difficulty => save2[6].CLK
difficulty => save2[7].CLK
difficulty => save2[8].CLK
difficulty => save2[9].CLK
difficulty => save2[10].CLK
difficulty => save2[11].CLK
difficulty => save2[12].CLK
difficulty => save2[13].CLK
difficulty => save2[14].CLK
difficulty => save2[15].CLK
difficulty => save2[16].CLK
difficulty => save2[17].CLK
difficulty => save2[18].CLK
difficulty => save2[19].CLK
difficulty => save2[20].CLK
difficulty => save2[21].CLK
difficulty => save2[22].CLK
difficulty => save2[23].CLK
difficulty => save2[24].CLK
difficulty => save2[25].CLK
difficulty => save2[26].CLK
difficulty => save2[27].CLK
difficulty => save2[28].CLK
difficulty => save2[29].CLK
difficulty => save2[30].CLK
difficulty => save2[31].CLK
difficulty => counter[0].CLK
difficulty => counter[1].CLK
difficulty => counter[2].CLK
difficulty => counter[3].CLK
difficulty => counter[4].CLK
difficulty => counter[5].CLK
difficulty => counter[6].CLK
difficulty => counter[7].CLK
difficulty => counter[8].CLK
difficulty => counter[9].CLK
difficulty => counter[10].CLK
difficulty => counter[11].CLK
difficulty => counter[12].CLK
difficulty => counter[13].CLK
difficulty => counter[14].CLK
difficulty => counter[15].CLK
difficulty => counter[16].CLK
difficulty => counter[17].CLK
difficulty => counter[18].CLK
difficulty => counter[19].CLK
difficulty => counter[20].CLK
difficulty => counter[21].CLK
difficulty => counter[22].CLK
difficulty => counter[23].CLK
difficulty => counter[24].CLK
difficulty => counter[25].CLK
difficulty => counter[26].CLK
difficulty => counter[27].CLK
difficulty => counter[28].CLK
difficulty => counter[29].CLK
difficulty => counter[30].CLK
difficulty => counter[31].CLK
difficulty => rising[0].CLK
difficulty => rising[1].CLK
difficulty => rising[2].CLK
difficulty => rising[3].CLK
difficulty => rising[4].CLK
difficulty => rising[5].CLK
difficulty => rising[6].CLK
difficulty => rising[7].CLK
difficulty => rising[8].CLK
difficulty => rising[9].CLK
difficulty => rising[10].CLK
difficulty => rising[11].CLK
difficulty => rising[12].CLK
difficulty => rising[13].CLK
difficulty => rising[14].CLK
difficulty => rising[15].CLK
difficulty => rising[16].CLK
difficulty => rising[17].CLK
difficulty => rising[18].CLK
difficulty => rising[19].CLK
difficulty => rising[20].CLK
difficulty => rising[21].CLK
difficulty => rising[22].CLK
difficulty => rising[23].CLK
difficulty => rising[24].CLK
difficulty => rising[25].CLK
difficulty => rising[26].CLK
difficulty => rising[27].CLK
difficulty => rising[28].CLK
difficulty => rising[29].CLK
difficulty => rising[30].CLK
difficulty => rising[31].CLK
difficulty => save[0].CLK
difficulty => save[1].CLK
difficulty => save[2].CLK
difficulty => save[3].CLK
difficulty => save[4].CLK
difficulty => save[5].CLK
difficulty => save[6].CLK
difficulty => save[7].CLK
difficulty => save[8].CLK
difficulty => save[9].CLK
difficulty => save[10].CLK
difficulty => save[11].CLK
difficulty => save[12].CLK
difficulty => save[13].CLK
difficulty => save[14].CLK
difficulty => save[15].CLK
difficulty => save[16].CLK
difficulty => save[17].CLK
difficulty => save[18].CLK
difficulty => save[19].CLK
difficulty => save[20].CLK
difficulty => save[21].CLK
difficulty => save[22].CLK
difficulty => save[23].CLK
difficulty => save[24].CLK
difficulty => save[25].CLK
difficulty => save[26].CLK
difficulty => save[27].CLK
difficulty => save[28].CLK
difficulty => save[29].CLK
difficulty => save[30].CLK
difficulty => save[31].CLK
red[0] => R.DATAA
red[0] => R.DATAA
red[1] => R.DATAA
red[1] => R.DATAA
red[2] => R.DATAA
red[2] => R.DATAA
red[3] => R.DATAA
red[3] => R.DATAA
green[0] => G.DATAA
green[0] => G.DATAA
green[1] => G.DATAA
green[1] => G.DATAA
green[2] => G.DATAA
green[2] => G.DATAA
green[3] => G.DATAA
green[3] => G.DATAA
blue[0] => B.DATAA
blue[0] => B.DATAA
blue[1] => B.DATAA
blue[1] => B.DATAA
blue[2] => B.DATAA
blue[2] => B.DATAA
blue[3] => B.DATAA
blue[3] => B.DATAA
R[0] <= R[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= R[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= R[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= R[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= R[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= R[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= R[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= G[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= <GND>
G[4] <= <GND>
G[5] <= <GND>
G[6] <= G[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
G[7] <= G[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
G[8] <= G[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
G[9] <= G[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= <GND>
B[1] <= <GND>
B[2] <= <GND>
B[3] <= <GND>
B[4] <= <GND>
B[5] <= <GND>
B[6] <= B[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
x[0] => LessThan3.IN64
x[0] => LessThan4.IN64
x[0] => LessThan9.IN20
x[0] => LessThan10.IN20
x[0] => LessThan15.IN20
x[1] => LessThan3.IN63
x[1] => LessThan4.IN63
x[1] => LessThan9.IN19
x[1] => LessThan10.IN19
x[1] => LessThan15.IN19
x[2] => LessThan3.IN62
x[2] => LessThan4.IN62
x[2] => LessThan9.IN18
x[2] => LessThan10.IN18
x[2] => LessThan15.IN18
x[3] => LessThan3.IN61
x[3] => LessThan4.IN61
x[3] => LessThan9.IN17
x[3] => LessThan10.IN17
x[3] => LessThan15.IN17
x[4] => LessThan3.IN60
x[4] => LessThan4.IN60
x[4] => LessThan9.IN16
x[4] => LessThan10.IN16
x[4] => LessThan15.IN16
x[5] => LessThan3.IN59
x[5] => LessThan4.IN59
x[5] => LessThan9.IN15
x[5] => LessThan10.IN15
x[5] => LessThan15.IN15
x[6] => LessThan3.IN58
x[6] => LessThan4.IN58
x[6] => LessThan9.IN14
x[6] => LessThan10.IN14
x[6] => LessThan15.IN14
x[7] => LessThan3.IN57
x[7] => LessThan4.IN57
x[7] => LessThan9.IN13
x[7] => LessThan10.IN13
x[7] => LessThan15.IN13
x[8] => LessThan3.IN56
x[8] => LessThan4.IN56
x[8] => LessThan9.IN12
x[8] => LessThan10.IN12
x[8] => LessThan15.IN12
x[9] => LessThan3.IN55
x[9] => LessThan4.IN55
x[9] => LessThan9.IN11
x[9] => LessThan10.IN11
x[9] => LessThan15.IN11
y[0] => LessThan5.IN20
y[0] => LessThan6.IN20
y[0] => LessThan7.IN20
y[0] => LessThan8.IN20
y[0] => LessThan13.IN64
y[0] => LessThan14.IN64
y[1] => LessThan5.IN19
y[1] => LessThan6.IN19
y[1] => LessThan7.IN19
y[1] => LessThan8.IN19
y[1] => LessThan13.IN63
y[1] => LessThan14.IN63
y[2] => LessThan5.IN18
y[2] => LessThan6.IN18
y[2] => LessThan7.IN18
y[2] => LessThan8.IN18
y[2] => LessThan13.IN62
y[2] => LessThan14.IN62
y[3] => LessThan5.IN17
y[3] => LessThan6.IN17
y[3] => LessThan7.IN17
y[3] => LessThan8.IN17
y[3] => LessThan13.IN61
y[3] => LessThan14.IN61
y[4] => LessThan5.IN16
y[4] => LessThan6.IN16
y[4] => LessThan7.IN16
y[4] => LessThan8.IN16
y[4] => LessThan13.IN60
y[4] => LessThan14.IN60
y[5] => LessThan5.IN15
y[5] => LessThan6.IN15
y[5] => LessThan7.IN15
y[5] => LessThan8.IN15
y[5] => LessThan13.IN59
y[5] => LessThan14.IN59
y[6] => LessThan5.IN14
y[6] => LessThan6.IN14
y[6] => LessThan7.IN14
y[6] => LessThan8.IN14
y[6] => LessThan13.IN58
y[6] => LessThan14.IN58
y[7] => LessThan5.IN13
y[7] => LessThan6.IN13
y[7] => LessThan7.IN13
y[7] => LessThan8.IN13
y[7] => LessThan13.IN57
y[7] => LessThan14.IN57
y[8] => LessThan5.IN12
y[8] => LessThan6.IN12
y[8] => LessThan7.IN12
y[8] => LessThan8.IN12
y[8] => LessThan13.IN56
y[8] => LessThan14.IN56
y[9] => LessThan5.IN11
y[9] => LessThan6.IN11
y[9] => LessThan7.IN11
y[9] => LessThan8.IN11
y[9] => LessThan13.IN55
y[9] => LessThan14.IN55
turn_on => aux[0].CLK
turn_on => aux[1].CLK
turn_on => aux[2].CLK
turn_on => aux[3].CLK
turn_on => aux[4].CLK
turn_on => aux[5].CLK
turn_on => aux[6].CLK
turn_on => aux[7].CLK
turn_on => aux[8].CLK
turn_on => aux[9].CLK
turn_on => aux[10].CLK
turn_on => aux[11].CLK
turn_on => aux[12].CLK
turn_on => aux[13].CLK
turn_on => aux[14].CLK
turn_on => aux[15].CLK
turn_on => aux[16].CLK
turn_on => aux[17].CLK
turn_on => aux[18].CLK
turn_on => aux[19].CLK
turn_on => aux[20].CLK
turn_on => aux[21].CLK
turn_on => aux[22].CLK
turn_on => aux[23].CLK
turn_on => aux[24].CLK
turn_on => aux[25].CLK
turn_on => aux[26].CLK
turn_on => aux[27].CLK
turn_on => aux[28].CLK
turn_on => aux[29].CLK
turn_on => aux[30].CLK
turn_on => aux[31].CLK
restart => hold[0].ACLR
restart => gameover$latch.ACLR
restart => process_0.IN1
c <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
gameover <= gameover$latch.DB_MAX_OUTPUT_PORT_TYPE


|projeto|processor:inst|datapath:inst1|lpm_rom3:inst7
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|projeto|processor:inst|datapath:inst1|lpm_rom3:inst7|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ft61:auto_generated.address_a[0]
address_a[1] => altsyncram_ft61:auto_generated.address_a[1]
address_a[2] => altsyncram_ft61:auto_generated.address_a[2]
address_a[3] => altsyncram_ft61:auto_generated.address_a[3]
address_a[4] => altsyncram_ft61:auto_generated.address_a[4]
address_a[5] => altsyncram_ft61:auto_generated.address_a[5]
address_a[6] => altsyncram_ft61:auto_generated.address_a[6]
address_a[7] => altsyncram_ft61:auto_generated.address_a[7]
address_a[8] => altsyncram_ft61:auto_generated.address_a[8]
address_a[9] => altsyncram_ft61:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ft61:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ft61:auto_generated.q_a[0]
q_a[1] <= altsyncram_ft61:auto_generated.q_a[1]
q_a[2] <= altsyncram_ft61:auto_generated.q_a[2]
q_a[3] <= altsyncram_ft61:auto_generated.q_a[3]
q_a[4] <= altsyncram_ft61:auto_generated.q_a[4]
q_a[5] <= altsyncram_ft61:auto_generated.q_a[5]
q_a[6] <= altsyncram_ft61:auto_generated.q_a[6]
q_a[7] <= altsyncram_ft61:auto_generated.q_a[7]
q_a[8] <= altsyncram_ft61:auto_generated.q_a[8]
q_a[9] <= altsyncram_ft61:auto_generated.q_a[9]
q_a[10] <= altsyncram_ft61:auto_generated.q_a[10]
q_a[11] <= altsyncram_ft61:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|projeto|processor:inst|datapath:inst1|lpm_rom3:inst7|altsyncram:altsyncram_component|altsyncram_ft61:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|projeto|processor:inst|datapath:inst1|gameoverscreen:inst10
red[0] => R.DATAB
red[1] => R.DATAB
red[2] => R.DATAB
red[3] => R.DATAB
green[0] => G.DATAB
green[1] => G.DATAB
green[2] => G.DATAB
green[3] => G.DATAB
blue[0] => B.DATAB
blue[1] => B.DATAB
blue[2] => B.DATAB
blue[3] => B.DATAB
over => R.OUTPUTSELECT
over => R.OUTPUTSELECT
over => R.OUTPUTSELECT
over => R.OUTPUTSELECT
over => G.OUTPUTSELECT
over => G.OUTPUTSELECT
over => G.OUTPUTSELECT
over => G.OUTPUTSELECT
over => B.OUTPUTSELECT
over => B.OUTPUTSELECT
over => B.OUTPUTSELECT
over => B.OUTPUTSELECT
R[0] <= <GND>
R[1] <= <GND>
R[2] <= <GND>
R[3] <= <GND>
R[4] <= <GND>
R[5] <= <GND>
R[6] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= R.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= <GND>
G[1] <= <GND>
G[2] <= <GND>
G[3] <= <GND>
G[4] <= <GND>
G[5] <= <GND>
G[6] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[7] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[8] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[9] <= G.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= <GND>
B[1] <= <GND>
B[2] <= <GND>
B[3] <= <GND>
B[4] <= <GND>
B[5] <= <GND>
B[6] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B.DB_MAX_OUTPUT_PORT_TYPE
x[0] => ~NO_FANOUT~
x[1] => ~NO_FANOUT~
x[2] => ~NO_FANOUT~
x[3] => ~NO_FANOUT~
x[4] => ~NO_FANOUT~
x[5] => ~NO_FANOUT~
x[6] => ~NO_FANOUT~
x[7] => ~NO_FANOUT~
x[8] => ~NO_FANOUT~
x[9] => ~NO_FANOUT~
y[0] => LessThan0.IN20
y[0] => LessThan1.IN20
y[1] => LessThan0.IN19
y[1] => LessThan1.IN19
y[2] => LessThan0.IN18
y[2] => LessThan1.IN18
y[3] => LessThan0.IN17
y[3] => LessThan1.IN17
y[4] => LessThan0.IN16
y[4] => LessThan1.IN16
y[5] => LessThan0.IN15
y[5] => LessThan1.IN15
y[6] => LessThan0.IN14
y[6] => LessThan1.IN14
y[7] => LessThan0.IN13
y[7] => LessThan1.IN13
y[8] => LessThan0.IN12
y[8] => LessThan1.IN12
y[9] => LessThan0.IN11
y[9] => LessThan1.IN11


|projeto|processor:inst|datapath:inst1|lpm_rom4:inst2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|projeto|processor:inst|datapath:inst1|lpm_rom4:inst2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ae71:auto_generated.address_a[0]
address_a[1] => altsyncram_ae71:auto_generated.address_a[1]
address_a[2] => altsyncram_ae71:auto_generated.address_a[2]
address_a[3] => altsyncram_ae71:auto_generated.address_a[3]
address_a[4] => altsyncram_ae71:auto_generated.address_a[4]
address_a[5] => altsyncram_ae71:auto_generated.address_a[5]
address_a[6] => altsyncram_ae71:auto_generated.address_a[6]
address_a[7] => altsyncram_ae71:auto_generated.address_a[7]
address_a[8] => altsyncram_ae71:auto_generated.address_a[8]
address_a[9] => altsyncram_ae71:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ae71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ae71:auto_generated.q_a[0]
q_a[1] <= altsyncram_ae71:auto_generated.q_a[1]
q_a[2] <= altsyncram_ae71:auto_generated.q_a[2]
q_a[3] <= altsyncram_ae71:auto_generated.q_a[3]
q_a[4] <= altsyncram_ae71:auto_generated.q_a[4]
q_a[5] <= altsyncram_ae71:auto_generated.q_a[5]
q_a[6] <= altsyncram_ae71:auto_generated.q_a[6]
q_a[7] <= altsyncram_ae71:auto_generated.q_a[7]
q_a[8] <= altsyncram_ae71:auto_generated.q_a[8]
q_a[9] <= altsyncram_ae71:auto_generated.q_a[9]
q_a[10] <= altsyncram_ae71:auto_generated.q_a[10]
q_a[11] <= altsyncram_ae71:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|projeto|processor:inst|datapath:inst1|lpm_rom4:inst2|altsyncram:altsyncram_component|altsyncram_ae71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|projeto|processor:inst|datapath:inst1|mainmenu:inst8
red[0] => R.DATAB
red[1] => R.DATAB
red[2] => R.DATAB
red[3] => R.DATAB
green[0] => G.DATAB
green[1] => G.DATAB
green[2] => G.DATAB
green[3] => G.DATAB
blue[0] => B.DATAB
blue[1] => B.DATAB
blue[2] => B.DATAB
blue[3] => B.DATAB
showmenu => R.OUTPUTSELECT
showmenu => R.OUTPUTSELECT
showmenu => R.OUTPUTSELECT
showmenu => R.OUTPUTSELECT
showmenu => G.OUTPUTSELECT
showmenu => G.OUTPUTSELECT
showmenu => G.OUTPUTSELECT
showmenu => G.OUTPUTSELECT
showmenu => B.OUTPUTSELECT
showmenu => B.OUTPUTSELECT
showmenu => B.OUTPUTSELECT
showmenu => B.OUTPUTSELECT
R[0] <= <GND>
R[1] <= <GND>
R[2] <= <GND>
R[3] <= <GND>
R[4] <= <GND>
R[5] <= <GND>
R[6] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= R.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= <GND>
G[1] <= <GND>
G[2] <= <GND>
G[3] <= <GND>
G[4] <= <GND>
G[5] <= <GND>
G[6] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[7] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[8] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[9] <= G.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= <GND>
B[1] <= <GND>
B[2] <= <GND>
B[3] <= <GND>
B[4] <= <GND>
B[5] <= <GND>
B[6] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B.DB_MAX_OUTPUT_PORT_TYPE
x[0] => ~NO_FANOUT~
x[1] => ~NO_FANOUT~
x[2] => ~NO_FANOUT~
x[3] => ~NO_FANOUT~
x[4] => ~NO_FANOUT~
x[5] => ~NO_FANOUT~
x[6] => ~NO_FANOUT~
x[7] => ~NO_FANOUT~
x[8] => ~NO_FANOUT~
x[9] => ~NO_FANOUT~
y[0] => LessThan0.IN20
y[0] => LessThan1.IN20
y[1] => LessThan0.IN19
y[1] => LessThan1.IN19
y[2] => LessThan0.IN18
y[2] => LessThan1.IN18
y[3] => LessThan0.IN17
y[3] => LessThan1.IN17
y[4] => LessThan0.IN16
y[4] => LessThan1.IN16
y[5] => LessThan0.IN15
y[5] => LessThan1.IN15
y[6] => LessThan0.IN14
y[6] => LessThan1.IN14
y[7] => LessThan0.IN13
y[7] => LessThan1.IN13
y[8] => LessThan0.IN12
y[8] => LessThan1.IN12
y[9] => LessThan0.IN11
y[9] => LessThan1.IN11


|projeto|processor:inst|datapath:inst1|lpm_rom5:inst5
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|projeto|processor:inst|datapath:inst1|lpm_rom5:inst5|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ao71:auto_generated.address_a[0]
address_a[1] => altsyncram_ao71:auto_generated.address_a[1]
address_a[2] => altsyncram_ao71:auto_generated.address_a[2]
address_a[3] => altsyncram_ao71:auto_generated.address_a[3]
address_a[4] => altsyncram_ao71:auto_generated.address_a[4]
address_a[5] => altsyncram_ao71:auto_generated.address_a[5]
address_a[6] => altsyncram_ao71:auto_generated.address_a[6]
address_a[7] => altsyncram_ao71:auto_generated.address_a[7]
address_a[8] => altsyncram_ao71:auto_generated.address_a[8]
address_a[9] => altsyncram_ao71:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ao71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ao71:auto_generated.q_a[0]
q_a[1] <= altsyncram_ao71:auto_generated.q_a[1]
q_a[2] <= altsyncram_ao71:auto_generated.q_a[2]
q_a[3] <= altsyncram_ao71:auto_generated.q_a[3]
q_a[4] <= altsyncram_ao71:auto_generated.q_a[4]
q_a[5] <= altsyncram_ao71:auto_generated.q_a[5]
q_a[6] <= altsyncram_ao71:auto_generated.q_a[6]
q_a[7] <= altsyncram_ao71:auto_generated.q_a[7]
q_a[8] <= altsyncram_ao71:auto_generated.q_a[8]
q_a[9] <= altsyncram_ao71:auto_generated.q_a[9]
q_a[10] <= altsyncram_ao71:auto_generated.q_a[10]
q_a[11] <= altsyncram_ao71:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|projeto|processor:inst|datapath:inst1|lpm_rom5:inst5|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|projeto|processor:inst|datapath:inst1|contador_jumps:inst
estado[0] => process_0.IN0
estado[1] => process_0.IN1
jump => counter[0].CLK
jump => counter[1].CLK
jump => counter[2].CLK
jump => counter[3].CLK
jump => counter[4].CLK
jump => counter[5].CLK
jump => counter[6].CLK
jump => counter[7].CLK
jump => counter[8].CLK
jump => counter[9].CLK
jump => counter[10].CLK
jump => counter[11].CLK
jump => counter[12].CLK
jump => counter[13].CLK
jump => counter[14].CLK
jump => counter[15].CLK
jump => counter[16].CLK
jump => counter[17].CLK
jump => counter[18].CLK
jump => counter[19].CLK
jump => counter[20].CLK
jump => counter[21].CLK
jump => counter[22].CLK
jump => counter[23].CLK
jump => counter[24].CLK
jump => counter[25].CLK
jump => counter[26].CLK
jump => counter[27].CLK
jump => counter[28].CLK
jump => counter[29].CLK
jump => counter[30].CLK
jump => counter[31].CLK
score[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
score[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
score[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
score[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
score[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE


|projeto|processor:inst|controlador:inst
Gameover <= gamecontroller:inst19.Gameover
Jump => gamecontroller:inst19.Jump
Start => gamecontroller:inst19.Start
Over => gamecontroller:inst19.Over
BackMainmenu => gamecontroller:inst19.BackMainmenu
Ton => gamecontroller:inst19.Ton
Credits => gamecontroller:inst19.Credits
clock => lpm_ff0:inst13.clock
Restart <= gamecontroller:inst19.Restart
Menu <= gamecontroller:inst19.Menu
TurnOn <= gamecontroller:inst19.TurnOn
JumpG <= gamecontroller:inst19.JumpG
CreditsG <= gamecontroller:inst19.CreditsG
estados[0] <= lpm_ff0:inst13.q[0]
estados[1] <= lpm_ff0:inst13.q[1]


|projeto|processor:inst|controlador:inst|gamecontroller:inst19
Jump => JumpG.IN1
Jump => n.IN1
Start => n.IN1
Start => n.IN1
Over => n.IN1
Over => n.IN1
Over => n.IN1
BackMainmenu => Menu.IN1
BackMainmenu => n.IN1
Ton => TurnOn.IN1
Credits => Menu.IN1
Credits => CreditsG.IN1
S[0] => Menu.IN0
S[0] => TurnOn.IN0
S[0] => Gameover.IN0
S[0] => Restart.IN0
S[1] => Gameover.IN1
S[1] => Menu.IN1
S[1] => Restart.IN1
S[1] => TurnOn.IN1
Gameover <= Gameover.DB_MAX_OUTPUT_PORT_TYPE
Restart <= Restart.DB_MAX_OUTPUT_PORT_TYPE
Menu <= Menu.DB_MAX_OUTPUT_PORT_TYPE
TurnOn <= TurnOn.DB_MAX_OUTPUT_PORT_TYPE
JumpG <= JumpG.DB_MAX_OUTPUT_PORT_TYPE
CreditsG <= CreditsG.DB_MAX_OUTPUT_PORT_TYPE
n[0] <= n.DB_MAX_OUTPUT_PORT_TYPE
n[1] <= n.DB_MAX_OUTPUT_PORT_TYPE


|projeto|processor:inst|controlador:inst|lpm_ff0:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|projeto|processor:inst|controlador:inst|lpm_ff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|projeto|processor:inst|clk_div:inst2
clock_50Mhz => clock_1Hz~reg0.CLK
clock_50Mhz => clock_10Hz~reg0.CLK
clock_50Mhz => clock_100Hz~reg0.CLK
clock_50Mhz => clock_1KHz~reg0.CLK
clock_50Mhz => clock_10KHz~reg0.CLK
clock_50Mhz => clock_100KHz~reg0.CLK
clock_50Mhz => clock_1MHz~reg0.CLK
clock_50Mhz => clock_1Mhz_int.CLK
clock_50Mhz => count_1Mhz[0].CLK
clock_50Mhz => count_1Mhz[1].CLK
clock_50Mhz => count_1Mhz[2].CLK
clock_50Mhz => count_1Mhz[3].CLK
clock_50Mhz => count_1Mhz[4].CLK
clock_50Mhz => count_1Mhz[5].CLK
clock_1MHz <= clock_1MHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_100KHz <= clock_100KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10KHz <= clock_10KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_1KHz <= clock_1KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_100Hz <= clock_100Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10Hz <= clock_10Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_1Hz <= clock_1Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto|processor:inst|LCDNOMES:inst3
clk => ze_controlador:dut.clk
clk => lcd_bus[0].CLK
clk => lcd_bus[1].CLK
clk => lcd_bus[2].CLK
clk => lcd_bus[3].CLK
clk => lcd_bus[4].CLK
clk => lcd_bus[5].CLK
clk => lcd_bus[6].CLK
clk => lcd_bus[7].CLK
clk => lcd_bus[8].CLK
clk => lcd_bus[9].CLK
clk => lcd_enable.CLK
clk => char[0].CLK
clk => char[1].CLK
clk => char[2].CLK
clk => char[3].CLK
clk => char[4].CLK
clk => char[5].CLK
reset => ze_controlador:dut.reset_n
reset => char[0].ACLR
reset => char[1].ACLR
reset => char[2].ACLR
reset => char[3].ACLR
reset => char[4].ACLR
reset => char[5].ACLR
reset => lcd_enable.ENA
reset => lcd_bus[9].ENA
reset => lcd_bus[8].ENA
reset => lcd_bus[7].ENA
reset => lcd_bus[6].ENA
reset => lcd_bus[5].ENA
reset => lcd_bus[4].ENA
reset => lcd_bus[3].ENA
reset => lcd_bus[2].ENA
reset => lcd_bus[1].ENA
reset => lcd_bus[0].ENA
rw <= ze_controlador:dut.rw
rs <= ze_controlador:dut.rs
e <= ze_controlador:dut.e
lcd_data[0] <= ze_controlador:dut.lcd_data[0]
lcd_data[1] <= ze_controlador:dut.lcd_data[1]
lcd_data[2] <= ze_controlador:dut.lcd_data[2]
lcd_data[3] <= ze_controlador:dut.lcd_data[3]
lcd_data[4] <= ze_controlador:dut.lcd_data[4]
lcd_data[5] <= ze_controlador:dut.lcd_data[5]
lcd_data[6] <= ze_controlador:dut.lcd_data[6]
lcd_data[7] <= ze_controlador:dut.lcd_data[7]


|projeto|processor:inst|LCDNOMES:inst3|ze_controlador:dut
clk => e~reg0.CLK
clk => lcd_data[0]~reg0.CLK
clk => lcd_data[1]~reg0.CLK
clk => lcd_data[2]~reg0.CLK
clk => lcd_data[3]~reg0.CLK
clk => lcd_data[4]~reg0.CLK
clk => lcd_data[5]~reg0.CLK
clk => lcd_data[6]~reg0.CLK
clk => lcd_data[7]~reg0.CLK
clk => rw~reg0.CLK
clk => rs~reg0.CLK
clk => busy~reg0.CLK
clk => clk_count[0].CLK
clk => clk_count[1].CLK
clk => clk_count[2].CLK
clk => clk_count[3].CLK
clk => clk_count[4].CLK
clk => clk_count[5].CLK
clk => clk_count[6].CLK
clk => clk_count[7].CLK
clk => clk_count[8].CLK
clk => clk_count[9].CLK
clk => clk_count[10].CLK
clk => clk_count[11].CLK
clk => clk_count[12].CLK
clk => clk_count[13].CLK
clk => clk_count[14].CLK
clk => clk_count[15].CLK
clk => clk_count[16].CLK
clk => clk_count[17].CLK
clk => clk_count[18].CLK
clk => clk_count[19].CLK
clk => clk_count[20].CLK
clk => clk_count[21].CLK
clk => clk_count[22].CLK
clk => clk_count[23].CLK
clk => clk_count[24].CLK
clk => clk_count[25].CLK
clk => clk_count[26].CLK
clk => clk_count[27].CLK
clk => clk_count[28].CLK
clk => clk_count[29].CLK
clk => clk_count[30].CLK
clk => clk_count[31].CLK
clk => state~1.DATAIN
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
lcd_enable => rs.OUTPUTSELECT
lcd_enable => rw.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => Selector0.IN3
lcd_enable => Selector35.IN3
lcd_enable => Selector34.IN2
lcd_bus[0] => lcd_data.DATAB
lcd_bus[1] => lcd_data.DATAB
lcd_bus[2] => lcd_data.DATAB
lcd_bus[3] => lcd_data.DATAB
lcd_bus[4] => lcd_data.DATAB
lcd_bus[5] => lcd_data.DATAB
lcd_bus[6] => lcd_data.DATAB
lcd_bus[7] => lcd_data.DATAB
lcd_bus[8] => rw.DATAB
lcd_bus[9] => rs.DATAB
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw <= rw~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs <= rs~reg0.DB_MAX_OUTPUT_PORT_TYPE
e <= e~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[0] <= lcd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[1] <= lcd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[2] <= lcd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[3] <= lcd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[4] <= lcd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[5] <= lcd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[6] <= lcd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[7] <= lcd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto|processor:inst|7seg_low_bright:inst15
HEX0[0] <= hex7seg_lb:inst.HEX0[0]
HEX0[1] <= hex7seg_lb:inst.HEX0[1]
HEX0[2] <= hex7seg_lb:inst.HEX0[2]
HEX0[3] <= hex7seg_lb:inst.HEX0[3]
HEX0[4] <= hex7seg_lb:inst.HEX0[4]
HEX0[5] <= hex7seg_lb:inst.HEX0[5]
HEX0[6] <= hex7seg_lb:inst.HEX0[6]
clk50 => hex7seg_lb:inst.CLOCK_50
clk50 => hex7seg_lb:inst1.CLOCK_50
clk50 => hex7seg_lb:inst2.CLOCK_50
clk50 => hex7seg_lb:inst3.CLOCK_50
clk50 => hex7seg_lb:inst4.CLOCK_50
clk50 => hex7seg_lb:inst5.CLOCK_50
clk50 => hex7seg_lb:inst6.CLOCK_50
clk50 => hex7seg_lb:inst7.CLOCK_50
hex_digit0[0] => hex7seg_lb:inst.hex_digit[0]
hex_digit0[1] => hex7seg_lb:inst.hex_digit[1]
hex_digit0[2] => hex7seg_lb:inst.hex_digit[2]
hex_digit0[3] => hex7seg_lb:inst.hex_digit[3]
HEX1[0] <= hex7seg_lb:inst1.HEX0[0]
HEX1[1] <= hex7seg_lb:inst1.HEX0[1]
HEX1[2] <= hex7seg_lb:inst1.HEX0[2]
HEX1[3] <= hex7seg_lb:inst1.HEX0[3]
HEX1[4] <= hex7seg_lb:inst1.HEX0[4]
HEX1[5] <= hex7seg_lb:inst1.HEX0[5]
HEX1[6] <= hex7seg_lb:inst1.HEX0[6]
hex_digit1[0] => hex7seg_lb:inst1.hex_digit[0]
hex_digit1[1] => hex7seg_lb:inst1.hex_digit[1]
hex_digit1[2] => hex7seg_lb:inst1.hex_digit[2]
hex_digit1[3] => hex7seg_lb:inst1.hex_digit[3]
HEX2[0] <= hex7seg_lb:inst2.HEX0[0]
HEX2[1] <= hex7seg_lb:inst2.HEX0[1]
HEX2[2] <= hex7seg_lb:inst2.HEX0[2]
HEX2[3] <= hex7seg_lb:inst2.HEX0[3]
HEX2[4] <= hex7seg_lb:inst2.HEX0[4]
HEX2[5] <= hex7seg_lb:inst2.HEX0[5]
HEX2[6] <= hex7seg_lb:inst2.HEX0[6]
hex_digit2[0] => hex7seg_lb:inst2.hex_digit[0]
hex_digit2[1] => hex7seg_lb:inst2.hex_digit[1]
hex_digit2[2] => hex7seg_lb:inst2.hex_digit[2]
hex_digit2[3] => hex7seg_lb:inst2.hex_digit[3]
HEX3[0] <= hex7seg_lb:inst3.HEX0[0]
HEX3[1] <= hex7seg_lb:inst3.HEX0[1]
HEX3[2] <= hex7seg_lb:inst3.HEX0[2]
HEX3[3] <= hex7seg_lb:inst3.HEX0[3]
HEX3[4] <= hex7seg_lb:inst3.HEX0[4]
HEX3[5] <= hex7seg_lb:inst3.HEX0[5]
HEX3[6] <= hex7seg_lb:inst3.HEX0[6]
hex_digit3[0] => hex7seg_lb:inst3.hex_digit[0]
hex_digit3[1] => hex7seg_lb:inst3.hex_digit[1]
hex_digit3[2] => hex7seg_lb:inst3.hex_digit[2]
hex_digit3[3] => hex7seg_lb:inst3.hex_digit[3]
HEX4[0] <= hex7seg_lb:inst4.HEX0[0]
HEX4[1] <= hex7seg_lb:inst4.HEX0[1]
HEX4[2] <= hex7seg_lb:inst4.HEX0[2]
HEX4[3] <= hex7seg_lb:inst4.HEX0[3]
HEX4[4] <= hex7seg_lb:inst4.HEX0[4]
HEX4[5] <= hex7seg_lb:inst4.HEX0[5]
HEX4[6] <= hex7seg_lb:inst4.HEX0[6]
hex_digit8[0] => hex7seg_lb:inst4.hex_digit[0]
hex_digit8[1] => hex7seg_lb:inst4.hex_digit[1]
hex_digit8[2] => hex7seg_lb:inst4.hex_digit[2]
hex_digit8[3] => hex7seg_lb:inst4.hex_digit[3]
HEX5[0] <= hex7seg_lb:inst5.HEX0[0]
HEX5[1] <= hex7seg_lb:inst5.HEX0[1]
HEX5[2] <= hex7seg_lb:inst5.HEX0[2]
HEX5[3] <= hex7seg_lb:inst5.HEX0[3]
HEX5[4] <= hex7seg_lb:inst5.HEX0[4]
HEX5[5] <= hex7seg_lb:inst5.HEX0[5]
HEX5[6] <= hex7seg_lb:inst5.HEX0[6]
hex_digit9[0] => hex7seg_lb:inst5.hex_digit[0]
hex_digit9[1] => hex7seg_lb:inst5.hex_digit[1]
hex_digit9[2] => hex7seg_lb:inst5.hex_digit[2]
hex_digit9[3] => hex7seg_lb:inst5.hex_digit[3]
HEX6[0] <= hex7seg_lb:inst6.HEX0[0]
HEX6[1] <= hex7seg_lb:inst6.HEX0[1]
HEX6[2] <= hex7seg_lb:inst6.HEX0[2]
HEX6[3] <= hex7seg_lb:inst6.HEX0[3]
HEX6[4] <= hex7seg_lb:inst6.HEX0[4]
HEX6[5] <= hex7seg_lb:inst6.HEX0[5]
HEX6[6] <= hex7seg_lb:inst6.HEX0[6]
hex_digit6[0] => hex7seg_lb:inst6.hex_digit[0]
hex_digit6[1] => hex7seg_lb:inst6.hex_digit[1]
hex_digit6[2] => hex7seg_lb:inst6.hex_digit[2]
hex_digit6[3] => hex7seg_lb:inst6.hex_digit[3]
HEX7[0] <= hex7seg_lb:inst7.HEX0[0]
HEX7[1] <= hex7seg_lb:inst7.HEX0[1]
HEX7[2] <= hex7seg_lb:inst7.HEX0[2]
HEX7[3] <= hex7seg_lb:inst7.HEX0[3]
HEX7[4] <= hex7seg_lb:inst7.HEX0[4]
HEX7[5] <= hex7seg_lb:inst7.HEX0[5]
HEX7[6] <= hex7seg_lb:inst7.HEX0[6]
hex_digit7[0] => hex7seg_lb:inst7.hex_digit[0]
hex_digit7[1] => hex7seg_lb:inst7.hex_digit[1]
hex_digit7[2] => hex7seg_lb:inst7.hex_digit[2]
hex_digit7[3] => hex7seg_lb:inst7.hex_digit[3]


|projeto|processor:inst|7seg_low_bright:inst15|hex7seg_lb:inst
hex_digit[0] => Mux0.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux6.IN19
hex_digit[1] => Mux0.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux6.IN18
hex_digit[2] => Mux0.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux6.IN17
hex_digit[3] => Mux0.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux6.IN16
CLOCK_50 => enable.CLK
CLOCK_50 => count_1Mhz[0].CLK
CLOCK_50 => count_1Mhz[1].CLK
CLOCK_50 => count_1Mhz[2].CLK
CLOCK_50 => count_1Mhz[3].CLK
CLOCK_50 => count_1Mhz[4].CLK
CLOCK_50 => count_1Mhz[5].CLK
HEX0[0] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE


|projeto|processor:inst|7seg_low_bright:inst15|hex7seg_lb:inst1
hex_digit[0] => Mux0.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux6.IN19
hex_digit[1] => Mux0.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux6.IN18
hex_digit[2] => Mux0.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux6.IN17
hex_digit[3] => Mux0.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux6.IN16
CLOCK_50 => enable.CLK
CLOCK_50 => count_1Mhz[0].CLK
CLOCK_50 => count_1Mhz[1].CLK
CLOCK_50 => count_1Mhz[2].CLK
CLOCK_50 => count_1Mhz[3].CLK
CLOCK_50 => count_1Mhz[4].CLK
CLOCK_50 => count_1Mhz[5].CLK
HEX0[0] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE


|projeto|processor:inst|7seg_low_bright:inst15|hex7seg_lb:inst2
hex_digit[0] => Mux0.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux6.IN19
hex_digit[1] => Mux0.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux6.IN18
hex_digit[2] => Mux0.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux6.IN17
hex_digit[3] => Mux0.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux6.IN16
CLOCK_50 => enable.CLK
CLOCK_50 => count_1Mhz[0].CLK
CLOCK_50 => count_1Mhz[1].CLK
CLOCK_50 => count_1Mhz[2].CLK
CLOCK_50 => count_1Mhz[3].CLK
CLOCK_50 => count_1Mhz[4].CLK
CLOCK_50 => count_1Mhz[5].CLK
HEX0[0] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE


|projeto|processor:inst|7seg_low_bright:inst15|hex7seg_lb:inst3
hex_digit[0] => Mux0.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux6.IN19
hex_digit[1] => Mux0.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux6.IN18
hex_digit[2] => Mux0.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux6.IN17
hex_digit[3] => Mux0.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux6.IN16
CLOCK_50 => enable.CLK
CLOCK_50 => count_1Mhz[0].CLK
CLOCK_50 => count_1Mhz[1].CLK
CLOCK_50 => count_1Mhz[2].CLK
CLOCK_50 => count_1Mhz[3].CLK
CLOCK_50 => count_1Mhz[4].CLK
CLOCK_50 => count_1Mhz[5].CLK
HEX0[0] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE


|projeto|processor:inst|7seg_low_bright:inst15|hex7seg_lb:inst4
hex_digit[0] => Mux0.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux6.IN19
hex_digit[1] => Mux0.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux6.IN18
hex_digit[2] => Mux0.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux6.IN17
hex_digit[3] => Mux0.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux6.IN16
CLOCK_50 => enable.CLK
CLOCK_50 => count_1Mhz[0].CLK
CLOCK_50 => count_1Mhz[1].CLK
CLOCK_50 => count_1Mhz[2].CLK
CLOCK_50 => count_1Mhz[3].CLK
CLOCK_50 => count_1Mhz[4].CLK
CLOCK_50 => count_1Mhz[5].CLK
HEX0[0] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE


|projeto|processor:inst|7seg_low_bright:inst15|hex7seg_lb:inst5
hex_digit[0] => Mux0.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux6.IN19
hex_digit[1] => Mux0.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux6.IN18
hex_digit[2] => Mux0.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux6.IN17
hex_digit[3] => Mux0.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux6.IN16
CLOCK_50 => enable.CLK
CLOCK_50 => count_1Mhz[0].CLK
CLOCK_50 => count_1Mhz[1].CLK
CLOCK_50 => count_1Mhz[2].CLK
CLOCK_50 => count_1Mhz[3].CLK
CLOCK_50 => count_1Mhz[4].CLK
CLOCK_50 => count_1Mhz[5].CLK
HEX0[0] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE


|projeto|processor:inst|7seg_low_bright:inst15|hex7seg_lb:inst6
hex_digit[0] => Mux0.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux6.IN19
hex_digit[1] => Mux0.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux6.IN18
hex_digit[2] => Mux0.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux6.IN17
hex_digit[3] => Mux0.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux6.IN16
CLOCK_50 => enable.CLK
CLOCK_50 => count_1Mhz[0].CLK
CLOCK_50 => count_1Mhz[1].CLK
CLOCK_50 => count_1Mhz[2].CLK
CLOCK_50 => count_1Mhz[3].CLK
CLOCK_50 => count_1Mhz[4].CLK
CLOCK_50 => count_1Mhz[5].CLK
HEX0[0] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE


|projeto|processor:inst|7seg_low_bright:inst15|hex7seg_lb:inst7
hex_digit[0] => Mux0.IN19
hex_digit[0] => Mux1.IN19
hex_digit[0] => Mux2.IN19
hex_digit[0] => Mux3.IN19
hex_digit[0] => Mux4.IN19
hex_digit[0] => Mux5.IN19
hex_digit[0] => Mux6.IN19
hex_digit[1] => Mux0.IN18
hex_digit[1] => Mux1.IN18
hex_digit[1] => Mux2.IN18
hex_digit[1] => Mux3.IN18
hex_digit[1] => Mux4.IN18
hex_digit[1] => Mux5.IN18
hex_digit[1] => Mux6.IN18
hex_digit[2] => Mux0.IN17
hex_digit[2] => Mux1.IN17
hex_digit[2] => Mux2.IN17
hex_digit[2] => Mux3.IN17
hex_digit[2] => Mux4.IN17
hex_digit[2] => Mux5.IN17
hex_digit[2] => Mux6.IN17
hex_digit[3] => Mux0.IN16
hex_digit[3] => Mux1.IN16
hex_digit[3] => Mux2.IN16
hex_digit[3] => Mux3.IN16
hex_digit[3] => Mux4.IN16
hex_digit[3] => Mux5.IN16
hex_digit[3] => Mux6.IN16
CLOCK_50 => enable.CLK
CLOCK_50 => count_1Mhz[0].CLK
CLOCK_50 => count_1Mhz[1].CLK
CLOCK_50 => count_1Mhz[2].CLK
CLOCK_50 => count_1Mhz[3].CLK
CLOCK_50 => count_1Mhz[4].CLK
CLOCK_50 => count_1Mhz[5].CLK
HEX0[0] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15
KEY[0] <= lpm_constant21:inst29.result[0]
KEY[1] <= lpm_constant20:inst28.result[0]
KEY[2] <= lpm_constant19:inst27.result[0]
KEY[3] <= lpm_constant18:inst26.result[0]
SW[0] <= lpm_constant4:inst3.result[0]
SW[1] <= lpm_constant3:inst2.result[0]
SW[2] <= lpm_constant2:inst.result[0]
SW[3] <= lpm_constant1:inst1.result[0]
SW[4] <= lpm_constant5:inst4.result[0]
SW[5] <= lpm_constant7:inst8.result[0]
SW[6] <= lpm_constant6:inst6.result[0]
SW[7] <= lpm_constant8:inst9.result[0]
SW[8] <= lpm_constant9:inst10.result[0]
SW[9] <= lpm_constant10:inst11.result[0]
SW[10] <= lpm_constant0:inst18.result[0]
SW[11] <= lpm_constant11:inst19.result[0]
SW[12] <= lpm_constant12:inst20.result[0]
SW[13] <= lpm_constant13:inst21.result[0]
SW[14] <= lpm_constant14:inst22.result[0]
SW[15] <= lpm_constant15:inst23.result[0]
SW[16] <= lpm_constant16:inst24.result[0]
SW[17] <= lpm_constant17:inst25.result[0]


|projeto|bloco_virtual:inst15|lpm_constant21:inst29
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant21:inst29|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_7d8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant21:inst29|lpm_constant:lpm_constant_component|lpm_constant_7d8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant21:inst29|lpm_constant:lpm_constant_component|lpm_constant_7d8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant21:inst29|lpm_constant:lpm_constant_component|lpm_constant_7d8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant20:inst28
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant20:inst28|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_8d8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant20:inst28|lpm_constant:lpm_constant_component|lpm_constant_8d8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant20:inst28|lpm_constant:lpm_constant_component|lpm_constant_8d8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant20:inst28|lpm_constant:lpm_constant_component|lpm_constant_8d8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant19:inst27
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant19:inst27|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_9d8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant19:inst27|lpm_constant:lpm_constant_component|lpm_constant_9d8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant19:inst27|lpm_constant:lpm_constant_component|lpm_constant_9d8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant19:inst27|lpm_constant:lpm_constant_component|lpm_constant_9d8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant18:inst26
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant18:inst26|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_ad8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant18:inst26|lpm_constant:lpm_constant_component|lpm_constant_ad8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant18:inst26|lpm_constant:lpm_constant_component|lpm_constant_ad8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant18:inst26|lpm_constant:lpm_constant_component|lpm_constant_ad8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant4:inst3
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant4:inst3|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_7a8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant4:inst3|lpm_constant:lpm_constant_component|lpm_constant_7a8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant4:inst3|lpm_constant:lpm_constant_component|lpm_constant_7a8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant4:inst3|lpm_constant:lpm_constant_component|lpm_constant_7a8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant3:inst2
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant3:inst2|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_8a8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant3:inst2|lpm_constant:lpm_constant_component|lpm_constant_8a8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant3:inst2|lpm_constant:lpm_constant_component|lpm_constant_8a8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant3:inst2|lpm_constant:lpm_constant_component|lpm_constant_8a8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant2:inst
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant2:inst|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_9a8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant2:inst|lpm_constant:lpm_constant_component|lpm_constant_9a8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant2:inst|lpm_constant:lpm_constant_component|lpm_constant_9a8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant2:inst|lpm_constant:lpm_constant_component|lpm_constant_9a8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant1:inst1
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant1:inst1|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_aa8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant1:inst1|lpm_constant:lpm_constant_component|lpm_constant_aa8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant1:inst1|lpm_constant:lpm_constant_component|lpm_constant_aa8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant1:inst1|lpm_constant:lpm_constant_component|lpm_constant_aa8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant5:inst4
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant5:inst4|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_ba8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant5:inst4|lpm_constant:lpm_constant_component|lpm_constant_ba8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant5:inst4|lpm_constant:lpm_constant_component|lpm_constant_ba8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant5:inst4|lpm_constant:lpm_constant_component|lpm_constant_ba8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant7:inst8
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant7:inst8|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_ca8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant7:inst8|lpm_constant:lpm_constant_component|lpm_constant_ca8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant7:inst8|lpm_constant:lpm_constant_component|lpm_constant_ca8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant7:inst8|lpm_constant:lpm_constant_component|lpm_constant_ca8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant6:inst6
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant6:inst6|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_da8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant6:inst6|lpm_constant:lpm_constant_component|lpm_constant_da8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant6:inst6|lpm_constant:lpm_constant_component|lpm_constant_da8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant6:inst6|lpm_constant:lpm_constant_component|lpm_constant_da8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant8:inst9
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant8:inst9|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_ea8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant8:inst9|lpm_constant:lpm_constant_component|lpm_constant_ea8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant8:inst9|lpm_constant:lpm_constant_component|lpm_constant_ea8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant8:inst9|lpm_constant:lpm_constant_component|lpm_constant_ea8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant9:inst10
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant9:inst10|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_fa8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant9:inst10|lpm_constant:lpm_constant_component|lpm_constant_fa8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant9:inst10|lpm_constant:lpm_constant_component|lpm_constant_fa8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant9:inst10|lpm_constant:lpm_constant_component|lpm_constant_fa8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant10:inst11
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant10:inst11|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_ga8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant10:inst11|lpm_constant:lpm_constant_component|lpm_constant_ga8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant10:inst11|lpm_constant:lpm_constant_component|lpm_constant_ga8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant10:inst11|lpm_constant:lpm_constant_component|lpm_constant_ga8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant0:inst18
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant0:inst18|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_ob8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant0:inst18|lpm_constant:lpm_constant_component|lpm_constant_ob8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant0:inst18|lpm_constant:lpm_constant_component|lpm_constant_ob8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant0:inst18|lpm_constant:lpm_constant_component|lpm_constant_ob8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant11:inst19
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant11:inst19|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_pb8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant11:inst19|lpm_constant:lpm_constant_component|lpm_constant_pb8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant11:inst19|lpm_constant:lpm_constant_component|lpm_constant_pb8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant11:inst19|lpm_constant:lpm_constant_component|lpm_constant_pb8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant12:inst20
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant12:inst20|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_qb8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant12:inst20|lpm_constant:lpm_constant_component|lpm_constant_qb8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant12:inst20|lpm_constant:lpm_constant_component|lpm_constant_qb8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant12:inst20|lpm_constant:lpm_constant_component|lpm_constant_qb8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant13:inst21
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant13:inst21|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_rb8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant13:inst21|lpm_constant:lpm_constant_component|lpm_constant_rb8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant13:inst21|lpm_constant:lpm_constant_component|lpm_constant_rb8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant13:inst21|lpm_constant:lpm_constant_component|lpm_constant_rb8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant14:inst22
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant14:inst22|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_sb8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant14:inst22|lpm_constant:lpm_constant_component|lpm_constant_sb8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant14:inst22|lpm_constant:lpm_constant_component|lpm_constant_sb8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant14:inst22|lpm_constant:lpm_constant_component|lpm_constant_sb8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant15:inst23
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant15:inst23|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_tb8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant15:inst23|lpm_constant:lpm_constant_component|lpm_constant_tb8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant15:inst23|lpm_constant:lpm_constant_component|lpm_constant_tb8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant15:inst23|lpm_constant:lpm_constant_component|lpm_constant_tb8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant16:inst24
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant16:inst24|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_ub8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant16:inst24|lpm_constant:lpm_constant_component|lpm_constant_ub8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant16:inst24|lpm_constant:lpm_constant_component|lpm_constant_ub8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant16:inst24|lpm_constant:lpm_constant_component|lpm_constant_ub8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant17:inst25
result[0] <= lpm_constant:lpm_constant_component.result[0]


|projeto|bloco_virtual:inst15|lpm_constant17:inst25|lpm_constant:lpm_constant_component
result[0] <= lpm_constant_vb8:ag.result[0]


|projeto|bloco_virtual:inst15|lpm_constant17:inst25|lpm_constant:lpm_constant_component|lpm_constant_vb8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]


|projeto|bloco_virtual:inst15|lpm_constant17:inst25|lpm_constant:lpm_constant_component|lpm_constant_vb8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => constant_update_reg[0].CLK
raw_tck => constant_shift_reg[0].CLK
raw_tck => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TCK
tdi => constant_shift_reg.DATAB
tdi => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => cdr.IN1
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => sld_rom_sr:constant_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_1.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[1] => process_0.IN1
ir_in[1] => process_1.IN0
ir_in[2] => process_0.IN1
ir_in[2] => process_1.IN1
ir_in[3] => ~NO_FANOUT~
ir_in[4] => process_1.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|projeto|bloco_virtual:inst15|lpm_constant17:inst25|lpm_constant:lpm_constant_component|lpm_constant_vb8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


