

================================================================
== Vitis HLS Report for 'conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5'
================================================================
* Date:           Fri Oct 31 14:36:50 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.360 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3213|     3213|  32.130 us|  32.130 us|  3213|  3213|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_4_VITIS_LOOP_28_5  |     3211|     3211|        32|         20|          1|   160|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 20, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.27>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%convolution = alloca i32 1"   --->   Operation 35 'alloca' 'convolution' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_x = alloca i32 1"   --->   Operation 36 'alloca' 'kernel_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%in_feat = alloca i32 1"   --->   Operation 37 'alloca' 'in_feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 38 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%select_ln13_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln13_1"   --->   Operation 39 'read' 'select_ln13_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln13_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bitcast_ln13"   --->   Operation 40 'read' 'bitcast_ln13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln13_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln13_1"   --->   Operation 41 'read' 'zext_ln13_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln26_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln26"   --->   Operation 42 'read' 'zext_ln26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln13_1_cast = zext i8 %zext_ln13_1_read"   --->   Operation 43 'zext' 'zext_ln13_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln26_cast = zext i8 %zext_ln26_read"   --->   Operation 44 'zext' 'zext_ln26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %in_feat"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %kernel_x"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %convolution"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_30_6"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [src/conv3.cpp:26]   --->   Operation 51 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.76ns)   --->   "%icmp_ln26 = icmp_eq  i8 %indvar_flatten_load, i8 160" [src/conv3.cpp:26]   --->   Operation 53 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.76ns)   --->   "%add_ln26_1 = add i8 %indvar_flatten_load, i8 1" [src/conv3.cpp:26]   --->   Operation 54 'add' 'add_ln26_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc45, void %for.inc55_ifconv.exitStub" [src/conv3.cpp:26]   --->   Operation 55 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_x_load = load i3 %kernel_x" [src/conv3.cpp:28]   --->   Operation 56 'load' 'kernel_x_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%in_feat_load = load i6 %in_feat" [src/conv3.cpp:26]   --->   Operation 57 'load' 'in_feat_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.78ns)   --->   "%add_ln26 = add i6 %in_feat_load, i6 1" [src/conv3.cpp:26]   --->   Operation 58 'add' 'add_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.67ns)   --->   "%icmp_ln28 = icmp_eq  i3 %kernel_x_load, i3 5" [src/conv3.cpp:28]   --->   Operation 59 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.20ns)   --->   "%select_ln26 = select i1 %icmp_ln28, i3 0, i3 %kernel_x_load" [src/conv3.cpp:26]   --->   Operation 60 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.38ns)   --->   "%select_ln26_1 = select i1 %icmp_ln28, i6 %add_ln26, i6 %in_feat_load" [src/conv3.cpp:26]   --->   Operation 61 'select' 'select_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i6 %select_ln26_1" [src/conv3.cpp:33]   --->   Operation 62 'zext' 'zext_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.23ns)   --->   "%mul_ln33 = mul i10 %zext_ln33, i10 25" [src/conv3.cpp:33]   --->   Operation 63 'mul' 'mul_ln33' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33 = add i10 %mul_ln33, i10 5" [src/conv3.cpp:33]   --->   Operation 64 'add' 'add_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i3 %select_ln26" [src/conv3.cpp:33]   --->   Operation 65 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.78ns)   --->   "%add_ln33_4 = add i10 %mul_ln33, i10 %zext_ln33_3" [src/conv3.cpp:33]   --->   Operation 66 'add' 'add_ln33_4' <Predicate = (!icmp_ln26)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i10 %add_ln33_4" [src/conv3.cpp:33]   --->   Operation 67 'zext' 'zext_ln33_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv3_weights_addr = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln33_4" [src/conv3.cpp:33]   --->   Operation 68 'getelementptr' 'conv3_weights_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln33_5 = add i10 %add_ln33, i10 %zext_ln33_3" [src/conv3.cpp:33]   --->   Operation 69 'add' 'add_ln33_5' <Predicate = (!icmp_ln26)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln33_5 = zext i10 %add_ln33_5" [src/conv3.cpp:33]   --->   Operation 70 'zext' 'zext_ln33_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv3_weights_addr_1 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln33_5" [src/conv3.cpp:33]   --->   Operation 71 'getelementptr' 'conv3_weights_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.76ns)   --->   "%add_ln1432_5 = add i9 %zext_ln26_cast, i9 510" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 72 'add' 'add_ln1432_5' <Predicate = (!icmp_ln26)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1432 = sext i9 %add_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 73 'sext' 'sext_ln1432' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.77ns)   --->   "%add_ln1432 = add i10 %sext_ln1432, i10 %zext_ln33_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 74 'add' 'add_ln1432' <Predicate = (!icmp_ln26)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1432_1 = sext i10 %add_ln1432" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 75 'sext' 'sext_ln1432_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : [1/1] (0.72ns)   --->   Input mux for Operation 76 '%x_assign = sitodp i32 %sext_ln1432_1'
ST_1 : Operation 76 [4/4] (4.90ns)   --->   "%x_assign = sitodp i32 %sext_ln1432_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 76 'sitodp' 'x_assign' <Predicate = (!icmp_ln26)> <Delay = 4.90> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 77 [2/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:33]   --->   Operation 77 'load' 'conv3_weights_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_1 : Operation 78 [2/2] (1.23ns)   --->   "%conv3_weights_load_1 = load i10 %conv3_weights_addr_1" [src/conv3.cpp:33]   --->   Operation 78 'load' 'conv3_weights_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node data_15)   --->   "%x_fp_sign_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln13_read, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 79 'bitselect' 'x_fp_sign_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%x_fp_exp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln13_read, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 80 'partselect' 'x_fp_exp_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%x_fp_sig_6 = trunc i64 %bitcast_ln13_read" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 81 'trunc' 'x_fp_sig_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.79ns)   --->   "%icmp_ln25_7 = icmp_eq  i11 %x_fp_exp_6, i11 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 82 'icmp' 'icmp_ln25_7' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.10ns)   --->   "%icmp_ln25_8 = icmp_eq  i52 %x_fp_sig_6, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 83 'icmp' 'icmp_ln25_8' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node data_15)   --->   "%and_ln25_3 = and i1 %icmp_ln25_7, i1 %icmp_ln25_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 84 'and' 'and_ln25_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.79ns)   --->   "%icmp_ln18_10 = icmp_eq  i11 %x_fp_exp_6, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 85 'icmp' 'icmp_ln18_10' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node data_15)   --->   "%xor_ln18_3 = xor i1 %icmp_ln25_8, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 86 'xor' 'xor_ln18_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node data_15)   --->   "%and_ln18_6 = and i1 %icmp_ln18_10, i1 %xor_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 87 'and' 'and_ln18_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node data_15)   --->   "%or_ln18_7 = or i1 %and_ln25_3, i1 %and_ln18_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 88 'or' 'or_ln18_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node data_15)   --->   "%or_ln18_8 = or i1 %or_ln18_7, i1 %x_fp_sign_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 89 'or' 'or_ln18_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.42ns) (out node of the LUT)   --->   "%data_15 = select i1 %or_ln18_8, i64 0, i64 %bitcast_ln13_read" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 90 'select' 'data_15' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%x_fp_exp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_15, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 91 'partselect' 'x_fp_exp_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%x_fp_sig_7 = trunc i64 %data_15" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 92 'trunc' 'x_fp_sig_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.79ns)   --->   "%icmp_ln18_11 = icmp_eq  i11 %x_fp_exp_7, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 93 'icmp' 'icmp_ln18_11' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (1.10ns)   --->   "%icmp_ln18_12 = icmp_ne  i52 %x_fp_sig_7, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 94 'icmp' 'icmp_ln18_12' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_7)   --->   "%and_ln18_7 = and i1 %icmp_ln18_11, i1 %icmp_ln18_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 95 'and' 'and_ln18_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (1.08ns)   --->   "%ymaggreater_7 = icmp_slt  i64 %data_15, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 96 'icmp' 'ymaggreater_7' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_7)   --->   "%select_ln488_6 = select i1 %ymaggreater_7, i64 %data_15, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 97 'select' 'select_ln488_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln488_7 = select i1 %and_ln18_7, i64 4643140847074803712, i64 %select_ln488_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 98 'select' 'select_ln488_7' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%xs_exp_1_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %select_ln488_7, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 99 'partselect' 'xs_exp_1_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln534_3 = trunc i64 %select_ln488_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 100 'trunc' 'trunc_ln534_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln515_5_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_3, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 101 'bitconcatenate' 'zext_ln515_5_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln515_5 = zext i54 %zext_ln515_5_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 102 'zext' 'zext_ln515_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln515_6 = zext i11 %xs_exp_1_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 103 'zext' 'zext_ln515_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.79ns)   --->   "%add_ln515_3 = add i12 %zext_ln515_6, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 104 'add' 'add_ln515_3' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_3, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 105 'bitselect' 'tmp_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.79ns)   --->   "%sub_ln18_3 = sub i11 1023, i11 %xs_exp_1_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 106 'sub' 'sub_ln18_3' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln18_6 = sext i11 %sub_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 107 'sext' 'sext_ln18_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.37ns)   --->   "%select_ln18_6 = select i1 %tmp_19, i12 %sext_ln18_6, i12 %add_ln515_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 108 'select' 'select_ln18_6' <Predicate = (!icmp_ln26)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln18_7 = sext i12 %select_ln18_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 109 'sext' 'sext_ln18_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i32 %sext_ln18_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 110 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.50ns)   --->   "%lshr_ln18_3 = lshr i137 %zext_ln515_5, i137 %zext_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 111 'lshr' 'lshr_ln18_3' <Predicate = (!icmp_ln26)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_3, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 112 'bitselect' 'tmp_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln28 = store i8 %add_ln26_1, i8 %indvar_flatten" [src/conv3.cpp:28]   --->   Operation 113 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln28 = store i6 %select_ln26_1, i6 %in_feat" [src/conv3.cpp:28]   --->   Operation 114 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i6 %select_ln26_1" [src/conv3.cpp:33]   --->   Operation 115 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %select_ln26_1, i8 0" [src/conv3.cpp:33]   --->   Operation 116 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i14 %tmp_2" [src/conv3.cpp:33]   --->   Operation 117 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.83ns)   --->   "%sub_ln33 = sub i15 %zext_ln33_2, i15 %zext_ln33_1" [src/conv3.cpp:33]   --->   Operation 118 'sub' 'sub_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i15 %sub_ln33" [src/conv3.cpp:33]   --->   Operation 119 'sext' 'sext_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_1 = add i10 %mul_ln33, i10 10" [src/conv3.cpp:33]   --->   Operation 120 'add' 'add_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_2 = add i10 %mul_ln33, i10 15" [src/conv3.cpp:33]   --->   Operation 121 'add' 'add_ln33_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_3 = add i10 %mul_ln33, i10 20" [src/conv3.cpp:33]   --->   Operation 122 'add' 'add_ln33_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 123 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln33_6 = add i10 %add_ln33_1, i10 %zext_ln33_3" [src/conv3.cpp:33]   --->   Operation 123 'add' 'add_ln33_6' <Predicate = (!icmp_ln26)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln33_6 = zext i10 %add_ln33_6" [src/conv3.cpp:33]   --->   Operation 124 'zext' 'zext_ln33_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%conv3_weights_addr_2 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln33_6" [src/conv3.cpp:33]   --->   Operation 125 'getelementptr' 'conv3_weights_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln33_7 = add i10 %add_ln33_2, i10 %zext_ln33_3" [src/conv3.cpp:33]   --->   Operation 126 'add' 'add_ln33_7' <Predicate = (!icmp_ln26)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln33_7 = zext i10 %add_ln33_7" [src/conv3.cpp:33]   --->   Operation 127 'zext' 'zext_ln33_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%conv3_weights_addr_3 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln33_7" [src/conv3.cpp:33]   --->   Operation 128 'getelementptr' 'conv3_weights_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln33_8 = add i10 %add_ln33_3, i10 %zext_ln33_3" [src/conv3.cpp:33]   --->   Operation 129 'add' 'add_ln33_8' <Predicate = (!icmp_ln26)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 130 [3/4] (5.62ns)   --->   "%x_assign = sitodp i32 %sext_ln1432_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 130 'sitodp' 'x_assign' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.76ns)   --->   "%add_ln1432_1 = add i9 %zext_ln13_1_cast, i9 510" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 131 'add' 'add_ln1432_1' <Predicate = (!icmp_ln26)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1432_2 = sext i9 %add_ln1432_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 132 'sext' 'sext_ln1432_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : [1/1] (0.72ns)   --->   Input mux for Operation 133 '%x_assign_3 = sitodp i32 %sext_ln1432_2'
ST_2 : Operation 133 [4/4] (4.90ns)   --->   "%x_assign_3 = sitodp i32 %sext_ln1432_2" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 133 'sitodp' 'x_assign_3' <Predicate = (!icmp_ln26)> <Delay = 4.90> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 134 [1/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:33]   --->   Operation 134 'load' 'conv3_weights_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_2 : Operation 135 [1/2] (1.23ns)   --->   "%conv3_weights_load_1 = load i10 %conv3_weights_addr_1" [src/conv3.cpp:33]   --->   Operation 135 'load' 'conv3_weights_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_13)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %select_ln488_7, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 136 'bitselect' 'tmp_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (1.50ns)   --->   "%shl_ln18_3 = shl i137 %zext_ln515_5, i137 %zext_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 137 'shl' 'shl_ln18_3' <Predicate = (!icmp_ln26 & !tmp_19)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i1 %tmp_20" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 138 'zext' 'zext_ln21_3' <Predicate = (!icmp_ln26 & tmp_19)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_s = partselect i13 @_ssdm_op_PartSelect.i13.i137.i32.i32, i137 %shl_ln18_3, i32 53, i32 65" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 139 'partselect' 'tmp_s' <Predicate = (!icmp_ln26 & !tmp_19)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.30ns)   --->   "%select_ln18_7 = select i1 %tmp_19, i13 %zext_ln21_3, i13 %tmp_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 140 'select' 'select_ln18_7' <Predicate = (!icmp_ln26)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.82ns)   --->   "%sub_ln59_2 = sub i13 0, i13 %select_ln18_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 141 'sub' 'sub_ln59_2' <Predicate = (!icmp_ln26)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_13)   --->   "%select_ln59_2 = select i1 %tmp_17, i13 %sub_ln59_2, i13 %select_ln18_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 142 'select' 'select_ln59_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [2/2] (1.23ns)   --->   "%conv3_weights_load_2 = load i10 %conv3_weights_addr_2" [src/conv3.cpp:33]   --->   Operation 143 'load' 'conv3_weights_load_2' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_13)   --->   "%zext_ln33_13 = zext i13 %select_ln59_2" [src/conv3.cpp:33]   --->   Operation 144 'zext' 'zext_ln33_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln33_13 = add i16 %sext_ln33, i16 %zext_ln33_13" [src/conv3.cpp:33]   --->   Operation 145 'add' 'add_ln33_13' <Predicate = (!icmp_ln26)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln33_2 = trunc i16 %add_ln33_13" [src/conv3.cpp:33]   --->   Operation 146 'trunc' 'trunc_ln33_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 147 [2/2] (1.23ns)   --->   "%conv3_weights_load_3 = load i10 %conv3_weights_addr_3" [src/conv3.cpp:33]   --->   Operation 147 'load' 'conv3_weights_load_3' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln33_8 = zext i10 %add_ln33_8" [src/conv3.cpp:33]   --->   Operation 148 'zext' 'zext_ln33_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%conv3_weights_addr_4 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln33_8" [src/conv3.cpp:33]   --->   Operation 149 'getelementptr' 'conv3_weights_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 150 [2/4] (5.62ns)   --->   "%x_assign = sitodp i32 %sext_ln1432_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 150 'sitodp' 'x_assign' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 151 [3/4] (5.62ns)   --->   "%x_assign_3 = sitodp i32 %sext_ln1432_2" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 151 'sitodp' 'x_assign_3' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.76ns)   --->   "%add_ln1432_2 = add i9 %zext_ln13_1_cast, i9 511" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 152 'add' 'add_ln1432_2' <Predicate = (!icmp_ln26)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1432_3 = sext i9 %add_ln1432_2" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 153 'sext' 'sext_ln1432_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : [1/1] (0.72ns)   --->   Input mux for Operation 154 '%x_assign_3_1 = sitodp i32 %sext_ln1432_3'
ST_3 : Operation 154 [4/4] (4.90ns)   --->   "%x_assign_3_1 = sitodp i32 %sext_ln1432_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 154 'sitodp' 'x_assign_3_1' <Predicate = (!icmp_ln26)> <Delay = 4.90> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 155 [1/2] (1.23ns)   --->   "%conv3_weights_load_2 = load i10 %conv3_weights_addr_2" [src/conv3.cpp:33]   --->   Operation 155 'load' 'conv3_weights_load_2' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 156 [1/2] (1.23ns)   --->   "%conv3_weights_load_3 = load i10 %conv3_weights_addr_3" [src/conv3.cpp:33]   --->   Operation 156 'load' 'conv3_weights_load_3' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 157 [2/2] (1.23ns)   --->   "%conv3_weights_load_4 = load i10 %conv3_weights_addr_4" [src/conv3.cpp:33]   --->   Operation 157 'load' 'conv3_weights_load_4' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>

State 4 <SV = 3> <Delay = 6.38>
ST_4 : Operation 158 [1/4] (5.62ns)   --->   "%x_assign = sitodp i32 %sext_ln1432_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 158 'sitodp' 'x_assign' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 159 [2/4] (5.62ns)   --->   "%x_assign_3 = sitodp i32 %sext_ln1432_2" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 159 'sitodp' 'x_assign_3' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 160 [3/4] (5.62ns)   --->   "%x_assign_3_1 = sitodp i32 %sext_ln1432_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 160 'sitodp' 'x_assign_3_1' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.76ns)   --->   "%add_ln1432_3 = add i8 %select_ln13_1_read, i8 1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 161 'add' 'add_ln1432_3' <Predicate = (!icmp_ln26)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1432 = zext i8 %add_ln1432_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 162 'zext' 'zext_ln1432' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : [1/1] (0.72ns)   --->   Input mux for Operation 163 '%x_assign_3_3 = sitodp i32 %zext_ln1432'
ST_4 : Operation 163 [4/4] (4.89ns)   --->   "%x_assign_3_3 = sitodp i32 %zext_ln1432" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 163 'sitodp' 'x_assign_3_3' <Predicate = (!icmp_ln26)> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 164 [1/2] (1.23ns)   --->   "%conv3_weights_load_4 = load i10 %conv3_weights_addr_4" [src/conv3.cpp:33]   --->   Operation 164 'load' 'conv3_weights_load_4' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%data_1 = bitcast i64 %x_assign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 165 'bitcast' 'data_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node data_12)   --->   "%x_fp_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 166 'bitselect' 'x_fp_sign' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%x_fp_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_1, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 167 'partselect' 'x_fp_exp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%x_fp_sig = trunc i64 %data_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 168 'trunc' 'x_fp_sig' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.79ns)   --->   "%icmp_ln25 = icmp_eq  i11 %x_fp_exp, i11 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 169 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (1.10ns)   --->   "%icmp_ln25_2 = icmp_eq  i52 %x_fp_sig, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 170 'icmp' 'icmp_ln25_2' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node data_12)   --->   "%and_ln25 = and i1 %icmp_ln25, i1 %icmp_ln25_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 171 'and' 'and_ln25' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.79ns)   --->   "%icmp_ln18 = icmp_eq  i11 %x_fp_exp, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 172 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node data_12)   --->   "%xor_ln18 = xor i1 %icmp_ln25_2, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 173 'xor' 'xor_ln18' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node data_12)   --->   "%and_ln18 = and i1 %icmp_ln18, i1 %xor_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 174 'and' 'and_ln18' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node data_12)   --->   "%or_ln18 = or i1 %and_ln25, i1 %and_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 175 'or' 'or_ln18' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node data_12)   --->   "%or_ln18_2 = or i1 %or_ln18, i1 %x_fp_sign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:32]   --->   Operation 176 'or' 'or_ln18_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.42ns) (out node of the LUT)   --->   "%data_12 = select i1 %or_ln18_2, i64 0, i64 %data_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:32]   --->   Operation 177 'select' 'data_12' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%x_fp_exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_12, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:32]   --->   Operation 178 'partselect' 'x_fp_exp_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%x_fp_sig_1 = trunc i64 %data_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:32]   --->   Operation 179 'trunc' 'x_fp_sig_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.79ns)   --->   "%icmp_ln18_2 = icmp_eq  i11 %x_fp_exp_1, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:32]   --->   Operation 180 'icmp' 'icmp_ln18_2' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (1.10ns)   --->   "%icmp_ln18_3 = icmp_ne  i52 %x_fp_sig_1, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:32]   --->   Operation 181 'icmp' 'icmp_ln18_3' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node data)   --->   "%and_ln18_1 = and i1 %icmp_ln18_2, i1 %icmp_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:32]   --->   Operation 182 'and' 'and_ln18_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (1.08ns)   --->   "%ymaggreater_1 = icmp_slt  i64 %data_12, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:32]   --->   Operation 183 'icmp' 'ymaggreater_1' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node data)   --->   "%select_ln488 = select i1 %ymaggreater_1, i64 %data_12, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 184 'select' 'select_ln488' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.42ns) (out node of the LUT)   --->   "%data = select i1 %and_ln18_1, i64 4643140847074803712, i64 %select_ln488" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 185 'select' 'data' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 186 'bitselect' 'xs_sign' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 187 'partselect' 'xs_exp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln534 = trunc i64 %data" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 188 'trunc' 'trunc_ln534' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 189 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 190 'zext' 'zext_ln15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 191 'zext' 'zext_ln515' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.79ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 192 'add' 'add_ln515' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 193 'bitselect' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.79ns)   --->   "%sub_ln18 = sub i11 1023, i11 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 194 'sub' 'sub_ln18' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i11 %sub_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 195 'sext' 'sext_ln18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.37ns)   --->   "%select_ln18 = select i1 %tmp, i12 %sext_ln18, i12 %add_ln515" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 196 'select' 'select_ln18' <Predicate = (!icmp_ln26)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i12 %select_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 197 'sext' 'sext_ln18_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 198 'zext' 'zext_ln18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (1.50ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 199 'lshr' 'lshr_ln18' <Predicate = (!icmp_ln26)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 200 'bitselect' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 201 [1/4] (5.62ns)   --->   "%x_assign_3 = sitodp i32 %sext_ln1432_2" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 201 'sitodp' 'x_assign_3' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 202 [2/4] (5.62ns)   --->   "%x_assign_3_1 = sitodp i32 %sext_ln1432_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 202 'sitodp' 'x_assign_3_1' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 203 [3/4] (5.62ns)   --->   "%x_assign_3_3 = sitodp i32 %zext_ln1432" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 203 'sitodp' 'x_assign_3_3' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.76ns)   --->   "%add_ln1432_4 = add i9 %zext_ln13_1_cast, i9 2" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 204 'add' 'add_ln1432_4' <Predicate = (!icmp_ln26)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln1432_1 = zext i9 %add_ln1432_4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 205 'zext' 'zext_ln1432_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : [1/1] (0.72ns)   --->   Input mux for Operation 206 '%x_assign_3_4 = sitodp i32 %zext_ln1432_1'
ST_5 : Operation 206 [4/4] (4.89ns)   --->   "%x_assign_3_4 = sitodp i32 %zext_ln1432_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 206 'sitodp' 'x_assign_3_4' <Predicate = (!icmp_ln26)> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.62>
ST_6 : Operation 207 [1/1] (1.50ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 207 'shl' 'shl_ln18' <Predicate = (!icmp_ln26 & !tmp)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i1 %tmp_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 208 'zext' 'zext_ln21' <Predicate = (!icmp_ln26 & tmp)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i21 @_ssdm_op_PartSelect.i21.i137.i32.i32, i137 %shl_ln18, i32 53, i32 73" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 209 'partselect' 'tmp_4' <Predicate = (!icmp_ln26 & !tmp)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.35ns)   --->   "%val = select i1 %tmp, i21 %zext_ln21, i21 %tmp_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 210 'select' 'val' <Predicate = (!icmp_ln26)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.90ns)   --->   "%result_2 = sub i21 0, i21 %val" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 211 'sub' 'result_2' <Predicate = (!icmp_ln26 & xs_sign)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.35ns)   --->   "%result = select i1 %xs_sign, i21 %result_2, i21 %val" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:32]   --->   Operation 212 'select' 'result' <Predicate = (!icmp_ln26)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 213 [1/4] (5.62ns)   --->   "%x_assign_3_1 = sitodp i32 %sext_ln1432_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 213 'sitodp' 'x_assign_3_1' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln33_3 = sext i16 %add_ln33_13" [src/conv3.cpp:33]   --->   Operation 214 'sext' 'sext_ln33_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33_2, i8 0" [src/conv3.cpp:33]   --->   Operation 215 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln33_3 = sub i21 %p_shl3, i21 %sext_ln33_3" [src/conv3.cpp:33]   --->   Operation 216 'sub' 'sub_ln33_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 217 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_14 = add i21 %sub_ln33_3, i21 %result" [src/conv3.cpp:33]   --->   Operation 217 'add' 'add_ln33_14' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln33_14 = zext i21 %add_ln33_14" [src/conv3.cpp:33]   --->   Operation 218 'zext' 'zext_ln33_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%layer2_output_addr_2 = getelementptr i32 %layer2_output, i64 0, i64 %zext_ln33_14" [src/conv3.cpp:33]   --->   Operation 219 'getelementptr' 'layer2_output_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 220 [2/2] (1.23ns)   --->   "%layer2_output_load_2 = load i21 %layer2_output_addr_2" [src/conv3.cpp:33]   --->   Operation 220 'load' 'layer2_output_load_2' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_6 : Operation 221 [2/4] (5.62ns)   --->   "%x_assign_3_3 = sitodp i32 %zext_ln1432" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 221 'sitodp' 'x_assign_3_3' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 222 [3/4] (5.62ns)   --->   "%x_assign_3_4 = sitodp i32 %zext_ln1432_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 222 'sitodp' 'x_assign_3_4' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.72>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%data_3 = bitcast i64 %x_assign_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 223 'bitcast' 'data_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node data_13)   --->   "%x_fp_sign_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_3, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 224 'bitselect' 'x_fp_sign_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%x_fp_exp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_3, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 225 'partselect' 'x_fp_exp_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%x_fp_sig_2 = trunc i64 %data_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 226 'trunc' 'x_fp_sig_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.79ns)   --->   "%icmp_ln25_3 = icmp_eq  i11 %x_fp_exp_2, i11 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 227 'icmp' 'icmp_ln25_3' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [1/1] (1.10ns)   --->   "%icmp_ln25_4 = icmp_eq  i52 %x_fp_sig_2, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 228 'icmp' 'icmp_ln25_4' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node data_13)   --->   "%and_ln25_1 = and i1 %icmp_ln25_3, i1 %icmp_ln25_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 229 'and' 'and_ln25_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [1/1] (0.79ns)   --->   "%icmp_ln18_4 = icmp_eq  i11 %x_fp_exp_2, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 230 'icmp' 'icmp_ln18_4' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node data_13)   --->   "%xor_ln18_1 = xor i1 %icmp_ln25_4, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 231 'xor' 'xor_ln18_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node data_13)   --->   "%and_ln18_2 = and i1 %icmp_ln18_4, i1 %xor_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 232 'and' 'and_ln18_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node data_13)   --->   "%or_ln18_3 = or i1 %and_ln25_1, i1 %and_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 233 'or' 'or_ln18_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node data_13)   --->   "%or_ln18_4 = or i1 %or_ln18_3, i1 %x_fp_sign_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 234 'or' 'or_ln18_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.42ns) (out node of the LUT)   --->   "%data_13 = select i1 %or_ln18_4, i64 0, i64 %data_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 235 'select' 'data_13' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%x_fp_exp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_13, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 236 'partselect' 'x_fp_exp_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%x_fp_sig_3 = trunc i64 %data_13" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 237 'trunc' 'x_fp_sig_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.79ns)   --->   "%icmp_ln18_5 = icmp_eq  i11 %x_fp_exp_3, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 238 'icmp' 'icmp_ln18_5' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (1.10ns)   --->   "%icmp_ln18_6 = icmp_ne  i52 %x_fp_sig_3, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 239 'icmp' 'icmp_ln18_6' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_3)   --->   "%and_ln18_3 = and i1 %icmp_ln18_5, i1 %icmp_ln18_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 240 'and' 'and_ln18_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (1.08ns)   --->   "%ymaggreater_3 = icmp_slt  i64 %data_13, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 241 'icmp' 'ymaggreater_3' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_3)   --->   "%select_ln488_2 = select i1 %ymaggreater_3, i64 %data_13, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 242 'select' 'select_ln488_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln488_3 = select i1 %and_ln18_3, i64 4643140847074803712, i64 %select_ln488_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 243 'select' 'select_ln488_3' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%xs_exp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %select_ln488_3, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 244 'partselect' 'xs_exp_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln534_1 = trunc i64 %select_ln488_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 245 'trunc' 'trunc_ln534_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln515_1_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_1, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 246 'bitconcatenate' 'zext_ln515_1_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln515_1 = zext i54 %zext_ln515_1_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 247 'zext' 'zext_ln515_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln515_2 = zext i11 %xs_exp_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 248 'zext' 'zext_ln515_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.79ns)   --->   "%add_ln515_1 = add i12 %zext_ln515_2, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 249 'add' 'add_ln515_1' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_1, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 250 'bitselect' 'tmp_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (0.79ns)   --->   "%sub_ln18_1 = sub i11 1023, i11 %xs_exp_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 251 'sub' 'sub_ln18_1' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i11 %sub_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 252 'sext' 'sext_ln18_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.37ns)   --->   "%select_ln18_2 = select i1 %tmp_7, i12 %sext_ln18_2, i12 %add_ln515_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 253 'select' 'select_ln18_2' <Predicate = (!icmp_ln26)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln18_3 = sext i12 %select_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 254 'sext' 'sext_ln18_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i32 %sext_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 255 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (1.50ns)   --->   "%lshr_ln18_1 = lshr i137 %zext_ln515_1, i137 %zext_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 256 'lshr' 'lshr_ln18_1' <Predicate = (!icmp_ln26)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_1, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 257 'bitselect' 'tmp_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 258 [1/2] (1.23ns)   --->   "%layer2_output_load_2 = load i21 %layer2_output_addr_2" [src/conv3.cpp:33]   --->   Operation 258 'load' 'layer2_output_load_2' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_7 : Operation 259 [1/4] (5.62ns)   --->   "%x_assign_3_3 = sitodp i32 %zext_ln1432" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 259 'sitodp' 'x_assign_3_3' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 260 [2/4] (5.62ns)   --->   "%x_assign_3_4 = sitodp i32 %zext_ln1432_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 260 'sitodp' 'x_assign_3_4' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.36>
ST_8 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_9)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %select_ln488_3, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 261 'bitselect' 'tmp_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (1.50ns)   --->   "%shl_ln18_1 = shl i137 %zext_ln515_1, i137 %zext_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 262 'shl' 'shl_ln18_1' <Predicate = (!icmp_ln26 & !tmp_7)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i1 %tmp_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 263 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln26 & tmp_7)> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i13 @_ssdm_op_PartSelect.i13.i137.i32.i32, i137 %shl_ln18_1, i32 53, i32 65" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 264 'partselect' 'tmp_6' <Predicate = (!icmp_ln26 & !tmp_7)> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.30ns)   --->   "%select_ln18_3 = select i1 %tmp_7, i13 %zext_ln21_1, i13 %tmp_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 265 'select' 'select_ln18_3' <Predicate = (!icmp_ln26)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 266 [1/1] (0.82ns)   --->   "%sub_ln59 = sub i13 0, i13 %select_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 266 'sub' 'sub_ln59' <Predicate = (!icmp_ln26)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_9)   --->   "%select_ln59 = select i1 %tmp_5, i13 %sub_ln59, i13 %select_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 267 'select' 'select_ln59' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_9)   --->   "%zext_ln33_9 = zext i13 %select_ln59" [src/conv3.cpp:33]   --->   Operation 268 'zext' 'zext_ln33_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln33_9 = add i16 %sext_ln33, i16 %zext_ln33_9" [src/conv3.cpp:33]   --->   Operation 269 'add' 'add_ln33_9' <Predicate = (!icmp_ln26)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i16 %add_ln33_9" [src/conv3.cpp:33]   --->   Operation 270 'sext' 'sext_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i16 %add_ln33_9" [src/conv3.cpp:33]   --->   Operation 271 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33, i8 0" [src/conv3.cpp:33]   --->   Operation 272 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln33_1 = sub i21 %p_shl5, i21 %sext_ln33_1" [src/conv3.cpp:33]   --->   Operation 273 'sub' 'sub_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 274 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_10 = add i21 %sub_ln33_1, i21 %result" [src/conv3.cpp:33]   --->   Operation 274 'add' 'add_ln33_10' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln33_10 = zext i21 %add_ln33_10" [src/conv3.cpp:33]   --->   Operation 275 'zext' 'zext_ln33_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%layer2_output_addr = getelementptr i32 %layer2_output, i64 0, i64 %zext_ln33_10" [src/conv3.cpp:33]   --->   Operation 276 'getelementptr' 'layer2_output_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 277 [2/2] (1.23ns)   --->   "%layer2_output_load = load i21 %layer2_output_addr" [src/conv3.cpp:33]   --->   Operation 277 'load' 'layer2_output_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%bitcast_ln33_2 = bitcast i32 %conv3_weights_load_2" [src/conv3.cpp:33]   --->   Operation 278 'bitcast' 'bitcast_ln33_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : [1/1] (1.27ns)   --->   Input mux for Operation 279 '%mul_2 = fmul i32 %bitcast_ln33_2, i32 %layer2_output_load_2'
ST_8 : Operation 279 [3/3] (6.08ns)   --->   "%mul_2 = fmul i32 %bitcast_ln33_2, i32 %layer2_output_load_2" [src/conv3.cpp:33]   --->   Operation 279 'fmul' 'mul_2' <Predicate = (!icmp_ln26)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 280 [1/4] (5.62ns)   --->   "%x_assign_3_4 = sitodp i32 %zext_ln1432_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 280 'sitodp' 'x_assign_3_4' <Predicate = (!icmp_ln26)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 281 [1/2] (1.23ns)   --->   "%layer2_output_load = load i21 %layer2_output_addr" [src/conv3.cpp:33]   --->   Operation 281 'load' 'layer2_output_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%data_5 = bitcast i64 %x_assign_3_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 282 'bitcast' 'data_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node data_14)   --->   "%x_fp_sign_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_5, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 283 'bitselect' 'x_fp_sign_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%x_fp_exp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_5, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 284 'partselect' 'x_fp_exp_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%x_fp_sig_4 = trunc i64 %data_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 285 'trunc' 'x_fp_sig_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (0.79ns)   --->   "%icmp_ln25_5 = icmp_eq  i11 %x_fp_exp_4, i11 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 286 'icmp' 'icmp_ln25_5' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 287 [1/1] (1.10ns)   --->   "%icmp_ln25_6 = icmp_eq  i52 %x_fp_sig_4, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 287 'icmp' 'icmp_ln25_6' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node data_14)   --->   "%and_ln25_2 = and i1 %icmp_ln25_5, i1 %icmp_ln25_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 288 'and' 'and_ln25_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 289 [1/1] (0.79ns)   --->   "%icmp_ln18_7 = icmp_eq  i11 %x_fp_exp_4, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 289 'icmp' 'icmp_ln18_7' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node data_14)   --->   "%xor_ln18_2 = xor i1 %icmp_ln25_6, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 290 'xor' 'xor_ln18_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node data_14)   --->   "%and_ln18_4 = and i1 %icmp_ln18_7, i1 %xor_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 291 'and' 'and_ln18_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node data_14)   --->   "%or_ln18_5 = or i1 %and_ln25_2, i1 %and_ln18_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 292 'or' 'or_ln18_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node data_14)   --->   "%or_ln18_6 = or i1 %or_ln18_5, i1 %x_fp_sign_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 293 'or' 'or_ln18_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 294 [1/1] (0.42ns) (out node of the LUT)   --->   "%data_14 = select i1 %or_ln18_6, i64 0, i64 %data_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 294 'select' 'data_14' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "%x_fp_exp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_14, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 295 'partselect' 'x_fp_exp_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "%x_fp_sig_5 = trunc i64 %data_14" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 296 'trunc' 'x_fp_sig_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (0.79ns)   --->   "%icmp_ln18_8 = icmp_eq  i11 %x_fp_exp_5, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 297 'icmp' 'icmp_ln18_8' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 298 [1/1] (1.10ns)   --->   "%icmp_ln18_9 = icmp_ne  i52 %x_fp_sig_5, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 298 'icmp' 'icmp_ln18_9' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_5)   --->   "%and_ln18_5 = and i1 %icmp_ln18_8, i1 %icmp_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 299 'and' 'and_ln18_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 300 [1/1] (1.08ns)   --->   "%ymaggreater_5 = icmp_slt  i64 %data_14, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 300 'icmp' 'ymaggreater_5' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_5)   --->   "%select_ln488_4 = select i1 %ymaggreater_5, i64 %data_14, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 301 'select' 'select_ln488_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 302 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln488_5 = select i1 %and_ln18_5, i64 4643140847074803712, i64 %select_ln488_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 302 'select' 'select_ln488_5' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%xs_exp_1_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %select_ln488_5, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 303 'partselect' 'xs_exp_1_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln534_2 = trunc i64 %select_ln488_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 304 'trunc' 'trunc_ln534_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln515_3_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_2, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 305 'bitconcatenate' 'zext_ln515_3_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln515_3 = zext i54 %zext_ln515_3_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 306 'zext' 'zext_ln515_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln515_4 = zext i11 %xs_exp_1_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 307 'zext' 'zext_ln515_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 308 [1/1] (0.79ns)   --->   "%add_ln515_2 = add i12 %zext_ln515_4, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 308 'add' 'add_ln515_2' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_2, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 309 'bitselect' 'tmp_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 310 [1/1] (0.79ns)   --->   "%sub_ln18_2 = sub i11 1023, i11 %xs_exp_1_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 310 'sub' 'sub_ln18_2' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln18_4 = sext i11 %sub_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 311 'sext' 'sext_ln18_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 312 [1/1] (0.37ns)   --->   "%select_ln18_4 = select i1 %tmp_13, i12 %sext_ln18_4, i12 %add_ln515_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 312 'select' 'select_ln18_4' <Predicate = (!icmp_ln26)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln18_5 = sext i12 %select_ln18_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 313 'sext' 'sext_ln18_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i32 %sext_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 314 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (1.50ns)   --->   "%lshr_ln18_2 = lshr i137 %zext_ln515_3, i137 %zext_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 315 'lshr' 'lshr_ln18_2' <Predicate = (!icmp_ln26)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_2, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 316 'bitselect' 'tmp_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 317 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln33_2, i32 %layer2_output_load_2" [src/conv3.cpp:33]   --->   Operation 317 'fmul' 'mul_2' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.36>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %conv3_weights_load" [src/conv3.cpp:33]   --->   Operation 318 'bitcast' 'bitcast_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : [1/1] (1.27ns)   --->   Input mux for Operation 319 '%mul = fmul i32 %bitcast_ln33, i32 %layer2_output_load'
ST_10 : Operation 319 [3/3] (6.08ns)   --->   "%mul = fmul i32 %bitcast_ln33, i32 %layer2_output_load" [src/conv3.cpp:33]   --->   Operation 319 'fmul' 'mul' <Predicate = (!icmp_ln26)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_11)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %select_ln488_5, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 320 'bitselect' 'tmp_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 321 [1/1] (1.50ns)   --->   "%shl_ln18_2 = shl i137 %zext_ln515_3, i137 %zext_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 321 'shl' 'shl_ln18_2' <Predicate = (!icmp_ln26 & !tmp_13)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i1 %tmp_14" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 322 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln26 & tmp_13)> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i13 @_ssdm_op_PartSelect.i13.i137.i32.i32, i137 %shl_ln18_2, i32 53, i32 65" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 323 'partselect' 'tmp_9' <Predicate = (!icmp_ln26 & !tmp_13)> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.30ns)   --->   "%select_ln18_5 = select i1 %tmp_13, i13 %zext_ln21_2, i13 %tmp_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 324 'select' 'select_ln18_5' <Predicate = (!icmp_ln26)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 325 [1/1] (0.82ns)   --->   "%sub_ln59_1 = sub i13 0, i13 %select_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 325 'sub' 'sub_ln59_1' <Predicate = (!icmp_ln26)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_11)   --->   "%select_ln59_1 = select i1 %tmp_11, i13 %sub_ln59_1, i13 %select_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 326 'select' 'select_ln59_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_11)   --->   "%zext_ln33_11 = zext i13 %select_ln59_1" [src/conv3.cpp:33]   --->   Operation 327 'zext' 'zext_ln33_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln33_11 = add i16 %sext_ln33, i16 %zext_ln33_11" [src/conv3.cpp:33]   --->   Operation 328 'add' 'add_ln33_11' <Predicate = (!icmp_ln26)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln33_2 = sext i16 %add_ln33_11" [src/conv3.cpp:33]   --->   Operation 329 'sext' 'sext_ln33_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i16 %add_ln33_11" [src/conv3.cpp:33]   --->   Operation 330 'trunc' 'trunc_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33_1, i8 0" [src/conv3.cpp:33]   --->   Operation 331 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln33_2 = sub i21 %p_shl4, i21 %sext_ln33_2" [src/conv3.cpp:33]   --->   Operation 332 'sub' 'sub_ln33_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 333 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_12 = add i21 %sub_ln33_2, i21 %result" [src/conv3.cpp:33]   --->   Operation 333 'add' 'add_ln33_12' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln33_12 = zext i21 %add_ln33_12" [src/conv3.cpp:33]   --->   Operation 334 'zext' 'zext_ln33_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%layer2_output_addr_1 = getelementptr i32 %layer2_output, i64 0, i64 %zext_ln33_12" [src/conv3.cpp:33]   --->   Operation 335 'getelementptr' 'layer2_output_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 336 [2/2] (1.23ns)   --->   "%layer2_output_load_1 = load i21 %layer2_output_addr_1" [src/conv3.cpp:33]   --->   Operation 336 'load' 'layer2_output_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_10 : Operation 337 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln33_2, i32 %layer2_output_load_2" [src/conv3.cpp:33]   --->   Operation 337 'fmul' 'mul_2' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 338 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln33, i32 %layer2_output_load" [src/conv3.cpp:33]   --->   Operation 338 'fmul' 'mul' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 339 [1/2] (1.23ns)   --->   "%layer2_output_load_1 = load i21 %layer2_output_addr_1" [src/conv3.cpp:33]   --->   Operation 339 'load' 'layer2_output_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_11 : Operation 340 [1/1] (0.00ns)   --->   "%data_8 = bitcast i64 %x_assign_3_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 340 'bitcast' 'data_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node data_16)   --->   "%x_fp_sign_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_8, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 341 'bitselect' 'x_fp_sign_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (0.00ns)   --->   "%x_fp_exp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_8, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 342 'partselect' 'x_fp_exp_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%x_fp_sig_8 = trunc i64 %data_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 343 'trunc' 'x_fp_sig_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 344 [1/1] (0.79ns)   --->   "%icmp_ln25_9 = icmp_eq  i11 %x_fp_exp_8, i11 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 344 'icmp' 'icmp_ln25_9' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 345 [1/1] (1.10ns)   --->   "%icmp_ln25_10 = icmp_eq  i52 %x_fp_sig_8, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 345 'icmp' 'icmp_ln25_10' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node data_16)   --->   "%and_ln25_4 = and i1 %icmp_ln25_9, i1 %icmp_ln25_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 346 'and' 'and_ln25_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 347 [1/1] (0.79ns)   --->   "%icmp_ln18_13 = icmp_eq  i11 %x_fp_exp_8, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 347 'icmp' 'icmp_ln18_13' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node data_16)   --->   "%xor_ln18_4 = xor i1 %icmp_ln25_10, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 348 'xor' 'xor_ln18_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node data_16)   --->   "%and_ln18_8 = and i1 %icmp_ln18_13, i1 %xor_ln18_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 349 'and' 'and_ln18_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node data_16)   --->   "%or_ln18_9 = or i1 %and_ln25_4, i1 %and_ln18_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 350 'or' 'or_ln18_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node data_16)   --->   "%or_ln18_10 = or i1 %or_ln18_9, i1 %x_fp_sign_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 351 'or' 'or_ln18_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 352 [1/1] (0.42ns) (out node of the LUT)   --->   "%data_16 = select i1 %or_ln18_10, i64 0, i64 %data_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 352 'select' 'data_16' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 353 [1/1] (0.00ns)   --->   "%x_fp_exp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_16, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 353 'partselect' 'x_fp_exp_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 354 [1/1] (0.00ns)   --->   "%x_fp_sig_9 = trunc i64 %data_16" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 354 'trunc' 'x_fp_sig_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 355 [1/1] (0.79ns)   --->   "%icmp_ln18_14 = icmp_eq  i11 %x_fp_exp_9, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 355 'icmp' 'icmp_ln18_14' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 356 [1/1] (1.10ns)   --->   "%icmp_ln18_15 = icmp_ne  i52 %x_fp_sig_9, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 356 'icmp' 'icmp_ln18_15' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_9)   --->   "%and_ln18_9 = and i1 %icmp_ln18_14, i1 %icmp_ln18_15" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 357 'and' 'and_ln18_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 358 [1/1] (1.08ns)   --->   "%ymaggreater_9 = icmp_slt  i64 %data_16, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 358 'icmp' 'ymaggreater_9' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_9)   --->   "%select_ln488_8 = select i1 %ymaggreater_9, i64 %data_16, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 359 'select' 'select_ln488_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 360 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln488_9 = select i1 %and_ln18_9, i64 4643140847074803712, i64 %select_ln488_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 360 'select' 'select_ln488_9' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%xs_exp_1_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %select_ln488_9, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 361 'partselect' 'xs_exp_1_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln534_4 = trunc i64 %select_ln488_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 362 'trunc' 'trunc_ln534_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln515_7_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_4, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 363 'bitconcatenate' 'zext_ln515_7_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln515_7 = zext i54 %zext_ln515_7_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 364 'zext' 'zext_ln515_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln515_8 = zext i11 %xs_exp_1_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 365 'zext' 'zext_ln515_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 366 [1/1] (0.79ns)   --->   "%add_ln515_4 = add i12 %zext_ln515_8, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 366 'add' 'add_ln515_4' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_4, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 367 'bitselect' 'tmp_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 368 [1/1] (0.79ns)   --->   "%sub_ln18_4 = sub i11 1023, i11 %xs_exp_1_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 368 'sub' 'sub_ln18_4' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln18_8 = sext i11 %sub_ln18_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 369 'sext' 'sext_ln18_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 370 [1/1] (0.37ns)   --->   "%select_ln18_8 = select i1 %tmp_23, i12 %sext_ln18_8, i12 %add_ln515_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 370 'select' 'select_ln18_8' <Predicate = (!icmp_ln26)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln18_9 = sext i12 %select_ln18_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 371 'sext' 'sext_ln18_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i32 %sext_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 372 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 373 [1/1] (1.50ns)   --->   "%lshr_ln18_4 = lshr i137 %zext_ln515_7, i137 %zext_ln18_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 373 'lshr' 'lshr_ln18_4' <Predicate = (!icmp_ln26)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_4, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 374 'bitselect' 'tmp_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.36>
ST_12 : Operation 375 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln33, i32 %layer2_output_load" [src/conv3.cpp:33]   --->   Operation 375 'fmul' 'mul' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 376 [1/1] (0.00ns)   --->   "%bitcast_ln33_1 = bitcast i32 %conv3_weights_load_1" [src/conv3.cpp:33]   --->   Operation 376 'bitcast' 'bitcast_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : [1/1] (1.27ns)   --->   Input mux for Operation 377 '%mul_1 = fmul i32 %bitcast_ln33_1, i32 %layer2_output_load_1'
ST_12 : Operation 377 [3/3] (6.08ns)   --->   "%mul_1 = fmul i32 %bitcast_ln33_1, i32 %layer2_output_load_1" [src/conv3.cpp:33]   --->   Operation 377 'fmul' 'mul_1' <Predicate = (!icmp_ln26)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_15)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %select_ln488_9, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 378 'bitselect' 'tmp_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 379 [1/1] (1.50ns)   --->   "%shl_ln18_4 = shl i137 %zext_ln515_7, i137 %zext_ln18_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 379 'shl' 'shl_ln18_4' <Predicate = (!icmp_ln26 & !tmp_23)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i1 %tmp_24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 380 'zext' 'zext_ln21_4' <Predicate = (!icmp_ln26 & tmp_23)> <Delay = 0.00>
ST_12 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i13 @_ssdm_op_PartSelect.i13.i137.i32.i32, i137 %shl_ln18_4, i32 53, i32 65" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 381 'partselect' 'tmp_3' <Predicate = (!icmp_ln26 & !tmp_23)> <Delay = 0.00>
ST_12 : Operation 382 [1/1] (0.30ns)   --->   "%select_ln18_9 = select i1 %tmp_23, i13 %zext_ln21_4, i13 %tmp_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 382 'select' 'select_ln18_9' <Predicate = (!icmp_ln26)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 383 [1/1] (0.82ns)   --->   "%sub_ln59_3 = sub i13 0, i13 %select_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 383 'sub' 'sub_ln59_3' <Predicate = (!icmp_ln26)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_15)   --->   "%select_ln59_3 = select i1 %tmp_22, i13 %sub_ln59_3, i13 %select_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 384 'select' 'select_ln59_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_15)   --->   "%zext_ln33_15 = zext i13 %select_ln59_3" [src/conv3.cpp:33]   --->   Operation 385 'zext' 'zext_ln33_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 386 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln33_15 = add i16 %sext_ln33, i16 %zext_ln33_15" [src/conv3.cpp:33]   --->   Operation 386 'add' 'add_ln33_15' <Predicate = (!icmp_ln26)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln33_4 = sext i16 %add_ln33_15" [src/conv3.cpp:33]   --->   Operation 387 'sext' 'sext_ln33_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln33_3 = trunc i16 %add_ln33_15" [src/conv3.cpp:33]   --->   Operation 388 'trunc' 'trunc_ln33_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 389 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33_3, i8 0" [src/conv3.cpp:33]   --->   Operation 389 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln33_4 = sub i21 %p_shl2, i21 %sext_ln33_4" [src/conv3.cpp:33]   --->   Operation 390 'sub' 'sub_ln33_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 391 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_16 = add i21 %sub_ln33_4, i21 %result" [src/conv3.cpp:33]   --->   Operation 391 'add' 'add_ln33_16' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln33_16 = zext i21 %add_ln33_16" [src/conv3.cpp:33]   --->   Operation 392 'zext' 'zext_ln33_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 393 [1/1] (0.00ns)   --->   "%layer2_output_addr_3 = getelementptr i32 %layer2_output, i64 0, i64 %zext_ln33_16" [src/conv3.cpp:33]   --->   Operation 393 'getelementptr' 'layer2_output_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 394 [2/2] (1.23ns)   --->   "%layer2_output_load_3 = load i21 %layer2_output_addr_3" [src/conv3.cpp:33]   --->   Operation 394 'load' 'layer2_output_load_3' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_12 : Operation 488 [1/1] (0.00ns)   --->   "%convolution_load_1 = load i32 %convolution"   --->   Operation 488 'load' 'convolution_load_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 489 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %convolution_out, i32 %convolution_load_1"   --->   Operation 489 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 490 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 490 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 395 [1/1] (0.00ns)   --->   "%convolution_load = load i32 %convolution" [src/conv3.cpp:33]   --->   Operation 395 'load' 'convolution_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : [1/1] (1.30ns)   --->   Input mux for Operation 396 '%convolution_s = fadd i32 %convolution_load, i32 %mul'
ST_13 : Operation 396 [4/4] (5.47ns)   --->   "%convolution_s = fadd i32 %convolution_load, i32 %mul" [src/conv3.cpp:33]   --->   Operation 396 'fadd' 'convolution_s' <Predicate = (!icmp_ln26)> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 397 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln33_1, i32 %layer2_output_load_1" [src/conv3.cpp:33]   --->   Operation 397 'fmul' 'mul_1' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 398 [1/2] (1.23ns)   --->   "%layer2_output_load_3 = load i21 %layer2_output_addr_3" [src/conv3.cpp:33]   --->   Operation 398 'load' 'layer2_output_load_3' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_13 : Operation 399 [1/1] (0.00ns)   --->   "%data_10 = bitcast i64 %x_assign_3_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 399 'bitcast' 'data_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node data_17)   --->   "%x_fp_sign_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_10, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 400 'bitselect' 'x_fp_sign_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 401 [1/1] (0.00ns)   --->   "%x_fp_exp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_10, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 401 'partselect' 'x_fp_exp_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 402 [1/1] (0.00ns)   --->   "%x_fp_sig_10 = trunc i64 %data_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 402 'trunc' 'x_fp_sig_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 403 [1/1] (0.79ns)   --->   "%icmp_ln25_11 = icmp_eq  i11 %x_fp_exp_10, i11 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 403 'icmp' 'icmp_ln25_11' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 404 [1/1] (1.10ns)   --->   "%icmp_ln25_12 = icmp_eq  i52 %x_fp_sig_10, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 404 'icmp' 'icmp_ln25_12' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node data_17)   --->   "%and_ln25_5 = and i1 %icmp_ln25_11, i1 %icmp_ln25_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 405 'and' 'and_ln25_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 406 [1/1] (0.79ns)   --->   "%icmp_ln18_16 = icmp_eq  i11 %x_fp_exp_10, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 406 'icmp' 'icmp_ln18_16' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node data_17)   --->   "%xor_ln18_5 = xor i1 %icmp_ln25_12, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 407 'xor' 'xor_ln18_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node data_17)   --->   "%and_ln18_10 = and i1 %icmp_ln18_16, i1 %xor_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 408 'and' 'and_ln18_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node data_17)   --->   "%or_ln18_11 = or i1 %and_ln25_5, i1 %and_ln18_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 409 'or' 'or_ln18_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node data_17)   --->   "%or_ln18_12 = or i1 %or_ln18_11, i1 %x_fp_sign_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv3.cpp:31]   --->   Operation 410 'or' 'or_ln18_12' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 411 [1/1] (0.42ns) (out node of the LUT)   --->   "%data_17 = select i1 %or_ln18_12, i64 0, i64 %data_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 411 'select' 'data_17' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 412 [1/1] (0.00ns)   --->   "%x_fp_exp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_17, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 412 'partselect' 'x_fp_exp_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 413 [1/1] (0.00ns)   --->   "%x_fp_sig_11 = trunc i64 %data_17" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:491->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 413 'trunc' 'x_fp_sig_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 414 [1/1] (0.79ns)   --->   "%icmp_ln18_17 = icmp_eq  i11 %x_fp_exp_11, i11 2047" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 414 'icmp' 'icmp_ln18_17' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 415 [1/1] (1.10ns)   --->   "%icmp_ln18_18 = icmp_ne  i52 %x_fp_sig_11, i52 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 415 'icmp' 'icmp_ln18_18' <Predicate = (!icmp_ln26)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_11)   --->   "%and_ln18_11 = and i1 %icmp_ln18_17, i1 %icmp_ln18_18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:27->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 416 'and' 'and_ln18_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 417 [1/1] (1.08ns)   --->   "%ymaggreater_11 = icmp_slt  i64 %data_17, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv3.cpp:31]   --->   Operation 417 'icmp' 'ymaggreater_11' <Predicate = (!icmp_ln26)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_11)   --->   "%select_ln488_10 = select i1 %ymaggreater_11, i64 %data_17, i64 4643140847074803712" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 418 'select' 'select_ln488_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 419 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln488_11 = select i1 %and_ln18_11, i64 4643140847074803712, i64 %select_ln488_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 419 'select' 'select_ln488_11' <Predicate = (!icmp_ln26)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 420 [1/1] (0.00ns)   --->   "%xs_exp_1_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %select_ln488_11, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 420 'partselect' 'xs_exp_1_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln534_5 = trunc i64 %select_ln488_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 421 'trunc' 'trunc_ln534_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln515_9_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_5, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 422 'bitconcatenate' 'zext_ln515_9_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln515_9 = zext i54 %zext_ln515_9_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 423 'zext' 'zext_ln515_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln515_10 = zext i11 %xs_exp_1_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 424 'zext' 'zext_ln515_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 425 [1/1] (0.79ns)   --->   "%add_ln515_5 = add i12 %zext_ln515_10, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 425 'add' 'add_ln515_5' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_5, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 426 'bitselect' 'tmp_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 427 [1/1] (0.79ns)   --->   "%sub_ln18_5 = sub i11 1023, i11 %xs_exp_1_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 427 'sub' 'sub_ln18_5' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln18_10 = sext i11 %sub_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 428 'sext' 'sext_ln18_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 429 [1/1] (0.37ns)   --->   "%select_ln18_10 = select i1 %tmp_27, i12 %sext_ln18_10, i12 %add_ln515_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 429 'select' 'select_ln18_10' <Predicate = (!icmp_ln26)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln18_11 = sext i12 %select_ln18_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 430 'sext' 'sext_ln18_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i32 %sext_ln18_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 431 'zext' 'zext_ln18_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 432 [1/1] (1.50ns)   --->   "%lshr_ln18_5 = lshr i137 %zext_ln515_9, i137 %zext_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 432 'lshr' 'lshr_ln18_5' <Predicate = (!icmp_ln26)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_5, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 433 'bitselect' 'tmp_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.36>
ST_14 : Operation 434 [3/4] (6.43ns)   --->   "%convolution_s = fadd i32 %convolution_load, i32 %mul" [src/conv3.cpp:33]   --->   Operation 434 'fadd' 'convolution_s' <Predicate = (!icmp_ln26)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 435 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln33_1, i32 %layer2_output_load_1" [src/conv3.cpp:33]   --->   Operation 435 'fmul' 'mul_1' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 436 [1/1] (0.00ns)   --->   "%bitcast_ln33_3 = bitcast i32 %conv3_weights_load_3" [src/conv3.cpp:33]   --->   Operation 436 'bitcast' 'bitcast_ln33_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : [1/1] (1.27ns)   --->   Input mux for Operation 437 '%mul_3 = fmul i32 %bitcast_ln33_3, i32 %layer2_output_load_3'
ST_14 : Operation 437 [3/3] (6.08ns)   --->   "%mul_3 = fmul i32 %bitcast_ln33_3, i32 %layer2_output_load_3" [src/conv3.cpp:33]   --->   Operation 437 'fmul' 'mul_3' <Predicate = (!icmp_ln26)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_17)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %select_ln488_11, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 438 'bitselect' 'tmp_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 439 [1/1] (1.50ns)   --->   "%shl_ln18_5 = shl i137 %zext_ln515_9, i137 %zext_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 439 'shl' 'shl_ln18_5' <Predicate = (!icmp_ln26 & !tmp_27)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i1 %tmp_28" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 440 'zext' 'zext_ln21_5' <Predicate = (!icmp_ln26 & tmp_27)> <Delay = 0.00>
ST_14 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i13 @_ssdm_op_PartSelect.i13.i137.i32.i32, i137 %shl_ln18_5, i32 53, i32 65" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 441 'partselect' 'tmp_10' <Predicate = (!icmp_ln26 & !tmp_27)> <Delay = 0.00>
ST_14 : Operation 442 [1/1] (0.30ns)   --->   "%select_ln18_11 = select i1 %tmp_27, i13 %zext_ln21_5, i13 %tmp_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 442 'select' 'select_ln18_11' <Predicate = (!icmp_ln26)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 443 [1/1] (0.82ns)   --->   "%sub_ln59_4 = sub i13 0, i13 %select_ln18_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 443 'sub' 'sub_ln59_4' <Predicate = (!icmp_ln26)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_17)   --->   "%select_ln59_4 = select i1 %tmp_26, i13 %sub_ln59_4, i13 %select_ln18_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv3.cpp:31]   --->   Operation 444 'select' 'select_ln59_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln33_17)   --->   "%zext_ln33_17 = zext i13 %select_ln59_4" [src/conv3.cpp:33]   --->   Operation 445 'zext' 'zext_ln33_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 446 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln33_17 = add i16 %sext_ln33, i16 %zext_ln33_17" [src/conv3.cpp:33]   --->   Operation 446 'add' 'add_ln33_17' <Predicate = (!icmp_ln26)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln33_5 = sext i16 %add_ln33_17" [src/conv3.cpp:33]   --->   Operation 447 'sext' 'sext_ln33_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln33_4 = trunc i16 %add_ln33_17" [src/conv3.cpp:33]   --->   Operation 448 'trunc' 'trunc_ln33_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 449 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33_4, i8 0" [src/conv3.cpp:33]   --->   Operation 449 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln33_5 = sub i21 %p_shl1, i21 %sext_ln33_5" [src/conv3.cpp:33]   --->   Operation 450 'sub' 'sub_ln33_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 451 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln33_18 = add i21 %sub_ln33_5, i21 %result" [src/conv3.cpp:33]   --->   Operation 451 'add' 'add_ln33_18' <Predicate = (!icmp_ln26)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln33_18 = zext i21 %add_ln33_18" [src/conv3.cpp:33]   --->   Operation 452 'zext' 'zext_ln33_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 453 [1/1] (0.00ns)   --->   "%layer2_output_addr_4 = getelementptr i32 %layer2_output, i64 0, i64 %zext_ln33_18" [src/conv3.cpp:33]   --->   Operation 453 'getelementptr' 'layer2_output_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 454 [2/2] (1.23ns)   --->   "%layer2_output_load_4 = load i21 %layer2_output_addr_4" [src/conv3.cpp:33]   --->   Operation 454 'load' 'layer2_output_load_4' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 455 [2/4] (6.43ns)   --->   "%convolution_s = fadd i32 %convolution_load, i32 %mul" [src/conv3.cpp:33]   --->   Operation 455 'fadd' 'convolution_s' <Predicate = (!icmp_ln26)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 456 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln33_3, i32 %layer2_output_load_3" [src/conv3.cpp:33]   --->   Operation 456 'fmul' 'mul_3' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 457 [1/2] (1.23ns)   --->   "%layer2_output_load_4 = load i21 %layer2_output_addr_4" [src/conv3.cpp:33]   --->   Operation 457 'load' 'layer2_output_load_4' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>

State 16 <SV = 15> <Delay = 7.36>
ST_16 : Operation 458 [1/4] (6.43ns)   --->   "%convolution_s = fadd i32 %convolution_load, i32 %mul" [src/conv3.cpp:33]   --->   Operation 458 'fadd' 'convolution_s' <Predicate = (!icmp_ln26)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 459 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln33_3, i32 %layer2_output_load_3" [src/conv3.cpp:33]   --->   Operation 459 'fmul' 'mul_3' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 460 [1/1] (0.00ns)   --->   "%bitcast_ln33_4 = bitcast i32 %conv3_weights_load_4" [src/conv3.cpp:33]   --->   Operation 460 'bitcast' 'bitcast_ln33_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : [1/1] (1.27ns)   --->   Input mux for Operation 461 '%mul_4 = fmul i32 %bitcast_ln33_4, i32 %layer2_output_load_4'
ST_16 : Operation 461 [3/3] (6.08ns)   --->   "%mul_4 = fmul i32 %bitcast_ln33_4, i32 %layer2_output_load_4" [src/conv3.cpp:33]   --->   Operation 461 'fmul' 'mul_4' <Predicate = (!icmp_ln26)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : [1/1] (1.30ns)   --->   Input mux for Operation 462 '%convolution_1_1 = fadd i32 %convolution_s, i32 %mul_1'
ST_17 : Operation 462 [4/4] (5.47ns)   --->   "%convolution_1_1 = fadd i32 %convolution_s, i32 %mul_1" [src/conv3.cpp:33]   --->   Operation 462 'fadd' 'convolution_1_1' <Predicate = (!icmp_ln26)> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 463 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln33_4, i32 %layer2_output_load_4" [src/conv3.cpp:33]   --->   Operation 463 'fmul' 'mul_4' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 464 [3/4] (6.43ns)   --->   "%convolution_1_1 = fadd i32 %convolution_s, i32 %mul_1" [src/conv3.cpp:33]   --->   Operation 464 'fadd' 'convolution_1_1' <Predicate = (!icmp_ln26)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 465 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln33_4, i32 %layer2_output_load_4" [src/conv3.cpp:33]   --->   Operation 465 'fmul' 'mul_4' <Predicate = (!icmp_ln26)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 466 [2/4] (6.43ns)   --->   "%convolution_1_1 = fadd i32 %convolution_s, i32 %mul_1" [src/conv3.cpp:33]   --->   Operation 466 'fadd' 'convolution_1_1' <Predicate = (!icmp_ln26)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 467 [1/4] (6.43ns)   --->   "%convolution_1_1 = fadd i32 %convolution_s, i32 %mul_1" [src/conv3.cpp:33]   --->   Operation 467 'fadd' 'convolution_1_1' <Predicate = (!icmp_ln26)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 468 [1/1] (0.67ns)   --->   "%add_ln28 = add i3 %select_ln26, i3 1" [src/conv3.cpp:28]   --->   Operation 468 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 469 [1/1] (0.42ns)   --->   "%store_ln28 = store i3 %add_ln28, i3 %kernel_x" [src/conv3.cpp:28]   --->   Operation 469 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.42>

State 21 <SV = 20> <Delay = 6.78>
ST_21 : [1/1] (1.30ns)   --->   Input mux for Operation 470 '%convolution_1_2 = fadd i32 %convolution_1_1, i32 %mul_2'
ST_21 : Operation 470 [4/4] (5.47ns)   --->   "%convolution_1_2 = fadd i32 %convolution_1_1, i32 %mul_2" [src/conv3.cpp:33]   --->   Operation 470 'fadd' 'convolution_1_2' <Predicate = true> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 471 [3/4] (6.43ns)   --->   "%convolution_1_2 = fadd i32 %convolution_1_1, i32 %mul_2" [src/conv3.cpp:33]   --->   Operation 471 'fadd' 'convolution_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 472 [2/4] (6.43ns)   --->   "%convolution_1_2 = fadd i32 %convolution_1_1, i32 %mul_2" [src/conv3.cpp:33]   --->   Operation 472 'fadd' 'convolution_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 473 [1/4] (6.43ns)   --->   "%convolution_1_2 = fadd i32 %convolution_1_1, i32 %mul_2" [src/conv3.cpp:33]   --->   Operation 473 'fadd' 'convolution_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.78>
ST_25 : [1/1] (1.30ns)   --->   Input mux for Operation 474 '%convolution_1_3 = fadd i32 %convolution_1_2, i32 %mul_3'
ST_25 : Operation 474 [4/4] (5.47ns)   --->   "%convolution_1_3 = fadd i32 %convolution_1_2, i32 %mul_3" [src/conv3.cpp:33]   --->   Operation 474 'fadd' 'convolution_1_3' <Predicate = true> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 475 [3/4] (6.43ns)   --->   "%convolution_1_3 = fadd i32 %convolution_1_2, i32 %mul_3" [src/conv3.cpp:33]   --->   Operation 475 'fadd' 'convolution_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 476 [2/4] (6.43ns)   --->   "%convolution_1_3 = fadd i32 %convolution_1_2, i32 %mul_3" [src/conv3.cpp:33]   --->   Operation 476 'fadd' 'convolution_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 477 [1/4] (6.43ns)   --->   "%convolution_1_3 = fadd i32 %convolution_1_2, i32 %mul_3" [src/conv3.cpp:33]   --->   Operation 477 'fadd' 'convolution_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.78>
ST_29 : [1/1] (1.30ns)   --->   Input mux for Operation 478 '%convolution_1_4 = fadd i32 %convolution_1_3, i32 %mul_4'
ST_29 : Operation 478 [4/4] (5.47ns)   --->   "%convolution_1_4 = fadd i32 %convolution_1_3, i32 %mul_4" [src/conv3.cpp:33]   --->   Operation 478 'fadd' 'convolution_1_4' <Predicate = true> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 479 [3/4] (6.43ns)   --->   "%convolution_1_4 = fadd i32 %convolution_1_3, i32 %mul_4" [src/conv3.cpp:33]   --->   Operation 479 'fadd' 'convolution_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 480 [2/4] (6.43ns)   --->   "%convolution_1_4 = fadd i32 %convolution_1_3, i32 %mul_4" [src/conv3.cpp:33]   --->   Operation 480 'fadd' 'convolution_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.86>
ST_32 : Operation 481 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_4_VITIS_LOOP_28_5_str"   --->   Operation 481 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 482 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 482 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 483 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 483 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 484 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv3.cpp:28]   --->   Operation 484 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 485 [1/4] (6.43ns)   --->   "%convolution_1_4 = fadd i32 %convolution_1_3, i32 %mul_4" [src/conv3.cpp:33]   --->   Operation 485 'fadd' 'convolution_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 486 [1/1] (0.42ns)   --->   "%store_ln28 = store i32 %convolution_1_4, i32 %convolution" [src/conv3.cpp:28]   --->   Operation 486 'store' 'store_ln28' <Predicate = true> <Delay = 0.42>
ST_32 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln28 = br void %VITIS_LOOP_30_6" [src/conv3.cpp:28]   --->   Operation 487 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv3_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ zext_ln26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln13_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bitcast_ln13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln13_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ convolution_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_output]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
convolution           (alloca           ) [ 011111111111111111111111111111111]
kernel_x              (alloca           ) [ 011111111111111111111000000000000]
in_feat               (alloca           ) [ 010000000000000000000000000000000]
indvar_flatten        (alloca           ) [ 010000000000000000000000000000000]
select_ln13_1_read    (read             ) [ 001110000000000000000000000000000]
bitcast_ln13_read     (read             ) [ 000000000000000000000000000000000]
zext_ln13_1_read      (read             ) [ 000000000000000000000000000000000]
zext_ln26_read        (read             ) [ 000000000000000000000000000000000]
zext_ln13_1_cast      (zext             ) [ 001111000000000000000000000000000]
zext_ln26_cast        (zext             ) [ 000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000000000]
indvar_flatten_load   (load             ) [ 000000000000000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000000000000]
icmp_ln26             (icmp             ) [ 011111111111111111111000000000000]
add_ln26_1            (add              ) [ 000000000000000000000000000000000]
br_ln26               (br               ) [ 000000000000000000000000000000000]
kernel_x_load         (load             ) [ 000000000000000000000000000000000]
in_feat_load          (load             ) [ 000000000000000000000000000000000]
add_ln26              (add              ) [ 000000000000000000000000000000000]
icmp_ln28             (icmp             ) [ 000000000000000000000000000000000]
select_ln26           (select           ) [ 001111111111111111111000000000000]
select_ln26_1         (select           ) [ 001000000000000000000000000000000]
zext_ln33             (zext             ) [ 000000000000000000000000000000000]
mul_ln33              (mul              ) [ 001000000000000000000000000000000]
add_ln33              (add              ) [ 000000000000000000000000000000000]
zext_ln33_3           (zext             ) [ 001000000000000000000000000000000]
add_ln33_4            (add              ) [ 000000000000000000000000000000000]
zext_ln33_4           (zext             ) [ 000000000000000000000000000000000]
conv3_weights_addr    (getelementptr    ) [ 001000000000000000000000000000000]
add_ln33_5            (add              ) [ 000000000000000000000000000000000]
zext_ln33_5           (zext             ) [ 000000000000000000000000000000000]
conv3_weights_addr_1  (getelementptr    ) [ 001000000000000000000000000000000]
add_ln1432_5          (add              ) [ 000000000000000000000000000000000]
sext_ln1432           (sext             ) [ 000000000000000000000000000000000]
add_ln1432            (add              ) [ 000000000000000000000000000000000]
sext_ln1432_1         (sext             ) [ 001110000000000000000000000000000]
x_fp_sign_3           (bitselect        ) [ 000000000000000000000000000000000]
x_fp_exp_6            (partselect       ) [ 000000000000000000000000000000000]
x_fp_sig_6            (trunc            ) [ 000000000000000000000000000000000]
icmp_ln25_7           (icmp             ) [ 000000000000000000000000000000000]
icmp_ln25_8           (icmp             ) [ 000000000000000000000000000000000]
and_ln25_3            (and              ) [ 000000000000000000000000000000000]
icmp_ln18_10          (icmp             ) [ 000000000000000000000000000000000]
xor_ln18_3            (xor              ) [ 000000000000000000000000000000000]
and_ln18_6            (and              ) [ 000000000000000000000000000000000]
or_ln18_7             (or               ) [ 000000000000000000000000000000000]
or_ln18_8             (or               ) [ 000000000000000000000000000000000]
data_15               (select           ) [ 000000000000000000000000000000000]
x_fp_exp_7            (partselect       ) [ 000000000000000000000000000000000]
x_fp_sig_7            (trunc            ) [ 000000000000000000000000000000000]
icmp_ln18_11          (icmp             ) [ 000000000000000000000000000000000]
icmp_ln18_12          (icmp             ) [ 000000000000000000000000000000000]
and_ln18_7            (and              ) [ 000000000000000000000000000000000]
ymaggreater_7         (icmp             ) [ 000000000000000000000000000000000]
select_ln488_6        (select           ) [ 000000000000000000000000000000000]
select_ln488_7        (select           ) [ 001000000000000000000000000000000]
xs_exp_1_1            (partselect       ) [ 000000000000000000000000000000000]
trunc_ln534_3         (trunc            ) [ 000000000000000000000000000000000]
zext_ln515_5_cast     (bitconcatenate   ) [ 000000000000000000000000000000000]
zext_ln515_5          (zext             ) [ 001000000000000000000000000000000]
zext_ln515_6          (zext             ) [ 000000000000000000000000000000000]
add_ln515_3           (add              ) [ 000000000000000000000000000000000]
tmp_19                (bitselect        ) [ 001000000000000000000000000000000]
sub_ln18_3            (sub              ) [ 000000000000000000000000000000000]
sext_ln18_6           (sext             ) [ 000000000000000000000000000000000]
select_ln18_6         (select           ) [ 000000000000000000000000000000000]
sext_ln18_7           (sext             ) [ 000000000000000000000000000000000]
zext_ln18_3           (zext             ) [ 001000000000000000000000000000000]
lshr_ln18_3           (lshr             ) [ 000000000000000000000000000000000]
tmp_20                (bitselect        ) [ 001000000000000000000000000000000]
store_ln28            (store            ) [ 000000000000000000000000000000000]
store_ln28            (store            ) [ 000000000000000000000000000000000]
zext_ln33_1           (zext             ) [ 000000000000000000000000000000000]
tmp_2                 (bitconcatenate   ) [ 000000000000000000000000000000000]
zext_ln33_2           (zext             ) [ 000000000000000000000000000000000]
sub_ln33              (sub              ) [ 000000000000000000000000000000000]
sext_ln33             (sext             ) [ 000111111111111000000000000000000]
add_ln33_1            (add              ) [ 000000000000000000000000000000000]
add_ln33_2            (add              ) [ 000000000000000000000000000000000]
add_ln33_3            (add              ) [ 000000000000000000000000000000000]
add_ln33_6            (add              ) [ 000000000000000000000000000000000]
zext_ln33_6           (zext             ) [ 000000000000000000000000000000000]
conv3_weights_addr_2  (getelementptr    ) [ 000100000000000000000000000000000]
add_ln33_7            (add              ) [ 000000000000000000000000000000000]
zext_ln33_7           (zext             ) [ 000000000000000000000000000000000]
conv3_weights_addr_3  (getelementptr    ) [ 000100000000000000000000000000000]
add_ln33_8            (add              ) [ 000100000000000000000000000000000]
add_ln1432_1          (add              ) [ 000000000000000000000000000000000]
sext_ln1432_2         (sext             ) [ 000111000000000000000000000000000]
conv3_weights_load    (load             ) [ 000111111110000000000000000000000]
conv3_weights_load_1  (load             ) [ 000111111111100000000000000000000]
tmp_17                (bitselect        ) [ 000000000000000000000000000000000]
shl_ln18_3            (shl              ) [ 000000000000000000000000000000000]
zext_ln21_3           (zext             ) [ 000000000000000000000000000000000]
tmp_s                 (partselect       ) [ 000000000000000000000000000000000]
select_ln18_7         (select           ) [ 000000000000000000000000000000000]
sub_ln59_2            (sub              ) [ 000000000000000000000000000000000]
select_ln59_2         (select           ) [ 000000000000000000000000000000000]
zext_ln33_13          (zext             ) [ 000000000000000000000000000000000]
add_ln33_13           (add              ) [ 000111100000000000000000000000000]
trunc_ln33_2          (trunc            ) [ 000111100000000000000000000000000]
zext_ln33_8           (zext             ) [ 000000000000000000000000000000000]
conv3_weights_addr_4  (getelementptr    ) [ 000010000000000000000000000000000]
add_ln1432_2          (add              ) [ 000000000000000000000000000000000]
sext_ln1432_3         (sext             ) [ 000011100000000000000000000000000]
conv3_weights_load_2  (load             ) [ 000011111000000000000000000000000]
conv3_weights_load_3  (load             ) [ 000011111111111000000000000000000]
x_assign              (sitodp           ) [ 000001000000000000000000000000000]
add_ln1432_3          (add              ) [ 000000000000000000000000000000000]
zext_ln1432           (zext             ) [ 000001110000000000000000000000000]
conv3_weights_load_4  (load             ) [ 000001111111111110000000000000000]
data_1                (bitcast          ) [ 000000000000000000000000000000000]
x_fp_sign             (bitselect        ) [ 000000000000000000000000000000000]
x_fp_exp              (partselect       ) [ 000000000000000000000000000000000]
x_fp_sig              (trunc            ) [ 000000000000000000000000000000000]
icmp_ln25             (icmp             ) [ 000000000000000000000000000000000]
icmp_ln25_2           (icmp             ) [ 000000000000000000000000000000000]
and_ln25              (and              ) [ 000000000000000000000000000000000]
icmp_ln18             (icmp             ) [ 000000000000000000000000000000000]
xor_ln18              (xor              ) [ 000000000000000000000000000000000]
and_ln18              (and              ) [ 000000000000000000000000000000000]
or_ln18               (or               ) [ 000000000000000000000000000000000]
or_ln18_2             (or               ) [ 000000000000000000000000000000000]
data_12               (select           ) [ 000000000000000000000000000000000]
x_fp_exp_1            (partselect       ) [ 000000000000000000000000000000000]
x_fp_sig_1            (trunc            ) [ 000000000000000000000000000000000]
icmp_ln18_2           (icmp             ) [ 000000000000000000000000000000000]
icmp_ln18_3           (icmp             ) [ 000000000000000000000000000000000]
and_ln18_1            (and              ) [ 000000000000000000000000000000000]
ymaggreater_1         (icmp             ) [ 000000000000000000000000000000000]
select_ln488          (select           ) [ 000000000000000000000000000000000]
data                  (select           ) [ 000000000000000000000000000000000]
xs_sign               (bitselect        ) [ 000000100000000000000000000000000]
xs_exp                (partselect       ) [ 000000000000000000000000000000000]
trunc_ln534           (trunc            ) [ 000000000000000000000000000000000]
mantissa              (bitconcatenate   ) [ 000000000000000000000000000000000]
zext_ln15             (zext             ) [ 000000100000000000000000000000000]
zext_ln515            (zext             ) [ 000000000000000000000000000000000]
add_ln515             (add              ) [ 000000000000000000000000000000000]
tmp                   (bitselect        ) [ 000000100000000000000000000000000]
sub_ln18              (sub              ) [ 000000000000000000000000000000000]
sext_ln18             (sext             ) [ 000000000000000000000000000000000]
select_ln18           (select           ) [ 000000000000000000000000000000000]
sext_ln18_1           (sext             ) [ 000000000000000000000000000000000]
zext_ln18             (zext             ) [ 000000100000000000000000000000000]
lshr_ln18             (lshr             ) [ 000000000000000000000000000000000]
tmp_1                 (bitselect        ) [ 000000100000000000000000000000000]
x_assign_3            (sitodp           ) [ 000000110000000000000000000000000]
add_ln1432_4          (add              ) [ 000000000000000000000000000000000]
zext_ln1432_1         (zext             ) [ 000000111000000000000000000000000]
shl_ln18              (shl              ) [ 000000000000000000000000000000000]
zext_ln21             (zext             ) [ 000000000000000000000000000000000]
tmp_4                 (partselect       ) [ 000000000000000000000000000000000]
val                   (select           ) [ 000000000000000000000000000000000]
result_2              (sub              ) [ 000000000000000000000000000000000]
result                (select           ) [ 000000011111111000000000000000000]
x_assign_3_1          (sitodp           ) [ 000000011100000000000000000000000]
sext_ln33_3           (sext             ) [ 000000000000000000000000000000000]
p_shl3                (bitconcatenate   ) [ 000000000000000000000000000000000]
sub_ln33_3            (sub              ) [ 000000000000000000000000000000000]
add_ln33_14           (add              ) [ 000000000000000000000000000000000]
zext_ln33_14          (zext             ) [ 000000000000000000000000000000000]
layer2_output_addr_2  (getelementptr    ) [ 000000010000000000000000000000000]
data_3                (bitcast          ) [ 000000000000000000000000000000000]
x_fp_sign_1           (bitselect        ) [ 000000000000000000000000000000000]
x_fp_exp_2            (partselect       ) [ 000000000000000000000000000000000]
x_fp_sig_2            (trunc            ) [ 000000000000000000000000000000000]
icmp_ln25_3           (icmp             ) [ 000000000000000000000000000000000]
icmp_ln25_4           (icmp             ) [ 000000000000000000000000000000000]
and_ln25_1            (and              ) [ 000000000000000000000000000000000]
icmp_ln18_4           (icmp             ) [ 000000000000000000000000000000000]
xor_ln18_1            (xor              ) [ 000000000000000000000000000000000]
and_ln18_2            (and              ) [ 000000000000000000000000000000000]
or_ln18_3             (or               ) [ 000000000000000000000000000000000]
or_ln18_4             (or               ) [ 000000000000000000000000000000000]
data_13               (select           ) [ 000000000000000000000000000000000]
x_fp_exp_3            (partselect       ) [ 000000000000000000000000000000000]
x_fp_sig_3            (trunc            ) [ 000000000000000000000000000000000]
icmp_ln18_5           (icmp             ) [ 000000000000000000000000000000000]
icmp_ln18_6           (icmp             ) [ 000000000000000000000000000000000]
and_ln18_3            (and              ) [ 000000000000000000000000000000000]
ymaggreater_3         (icmp             ) [ 000000000000000000000000000000000]
select_ln488_2        (select           ) [ 000000000000000000000000000000000]
select_ln488_3        (select           ) [ 000000001000000000000000000000000]
xs_exp_s              (partselect       ) [ 000000000000000000000000000000000]
trunc_ln534_1         (trunc            ) [ 000000000000000000000000000000000]
zext_ln515_1_cast     (bitconcatenate   ) [ 000000000000000000000000000000000]
zext_ln515_1          (zext             ) [ 000000001000000000000000000000000]
zext_ln515_2          (zext             ) [ 000000000000000000000000000000000]
add_ln515_1           (add              ) [ 000000000000000000000000000000000]
tmp_7                 (bitselect        ) [ 000000001000000000000000000000000]
sub_ln18_1            (sub              ) [ 000000000000000000000000000000000]
sext_ln18_2           (sext             ) [ 000000000000000000000000000000000]
select_ln18_2         (select           ) [ 000000000000000000000000000000000]
sext_ln18_3           (sext             ) [ 000000000000000000000000000000000]
zext_ln18_1           (zext             ) [ 000000001000000000000000000000000]
lshr_ln18_1           (lshr             ) [ 000000000000000000000000000000000]
tmp_8                 (bitselect        ) [ 000000001000000000000000000000000]
layer2_output_load_2  (load             ) [ 000000001110000000000000000000000]
x_assign_3_3          (sitodp           ) [ 000000001111000000000000000000000]
tmp_5                 (bitselect        ) [ 000000000000000000000000000000000]
shl_ln18_1            (shl              ) [ 000000000000000000000000000000000]
zext_ln21_1           (zext             ) [ 000000000000000000000000000000000]
tmp_6                 (partselect       ) [ 000000000000000000000000000000000]
select_ln18_3         (select           ) [ 000000000000000000000000000000000]
sub_ln59              (sub              ) [ 000000000000000000000000000000000]
select_ln59           (select           ) [ 000000000000000000000000000000000]
zext_ln33_9           (zext             ) [ 000000000000000000000000000000000]
add_ln33_9            (add              ) [ 000000000000000000000000000000000]
sext_ln33_1           (sext             ) [ 000000000000000000000000000000000]
trunc_ln33            (trunc            ) [ 000000000000000000000000000000000]
p_shl5                (bitconcatenate   ) [ 000000000000000000000000000000000]
sub_ln33_1            (sub              ) [ 000000000000000000000000000000000]
add_ln33_10           (add              ) [ 000000000000000000000000000000000]
zext_ln33_10          (zext             ) [ 000000000000000000000000000000000]
layer2_output_addr    (getelementptr    ) [ 000000000100000000000000000000000]
bitcast_ln33_2        (bitcast          ) [ 000000000110000000000000000000000]
x_assign_3_4          (sitodp           ) [ 000000000111110000000000000000000]
layer2_output_load    (load             ) [ 000000000011100000000000000000000]
data_5                (bitcast          ) [ 000000000000000000000000000000000]
x_fp_sign_2           (bitselect        ) [ 000000000000000000000000000000000]
x_fp_exp_4            (partselect       ) [ 000000000000000000000000000000000]
x_fp_sig_4            (trunc            ) [ 000000000000000000000000000000000]
icmp_ln25_5           (icmp             ) [ 000000000000000000000000000000000]
icmp_ln25_6           (icmp             ) [ 000000000000000000000000000000000]
and_ln25_2            (and              ) [ 000000000000000000000000000000000]
icmp_ln18_7           (icmp             ) [ 000000000000000000000000000000000]
xor_ln18_2            (xor              ) [ 000000000000000000000000000000000]
and_ln18_4            (and              ) [ 000000000000000000000000000000000]
or_ln18_5             (or               ) [ 000000000000000000000000000000000]
or_ln18_6             (or               ) [ 000000000000000000000000000000000]
data_14               (select           ) [ 000000000000000000000000000000000]
x_fp_exp_5            (partselect       ) [ 000000000000000000000000000000000]
x_fp_sig_5            (trunc            ) [ 000000000000000000000000000000000]
icmp_ln18_8           (icmp             ) [ 000000000000000000000000000000000]
icmp_ln18_9           (icmp             ) [ 000000000000000000000000000000000]
and_ln18_5            (and              ) [ 000000000000000000000000000000000]
ymaggreater_5         (icmp             ) [ 000000000000000000000000000000000]
select_ln488_4        (select           ) [ 000000000000000000000000000000000]
select_ln488_5        (select           ) [ 000000000010000000000000000000000]
xs_exp_1_s            (partselect       ) [ 000000000000000000000000000000000]
trunc_ln534_2         (trunc            ) [ 000000000000000000000000000000000]
zext_ln515_3_cast     (bitconcatenate   ) [ 000000000000000000000000000000000]
zext_ln515_3          (zext             ) [ 000000000010000000000000000000000]
zext_ln515_4          (zext             ) [ 000000000000000000000000000000000]
add_ln515_2           (add              ) [ 000000000000000000000000000000000]
tmp_13                (bitselect        ) [ 000000000010000000000000000000000]
sub_ln18_2            (sub              ) [ 000000000000000000000000000000000]
sext_ln18_4           (sext             ) [ 000000000000000000000000000000000]
select_ln18_4         (select           ) [ 000000000000000000000000000000000]
sext_ln18_5           (sext             ) [ 000000000000000000000000000000000]
zext_ln18_2           (zext             ) [ 000000000010000000000000000000000]
lshr_ln18_2           (lshr             ) [ 000000000000000000000000000000000]
tmp_14                (bitselect        ) [ 000000000010000000000000000000000]
bitcast_ln33          (bitcast          ) [ 000000000001100000000000000000000]
tmp_11                (bitselect        ) [ 000000000000000000000000000000000]
shl_ln18_2            (shl              ) [ 000000000000000000000000000000000]
zext_ln21_2           (zext             ) [ 000000000000000000000000000000000]
tmp_9                 (partselect       ) [ 000000000000000000000000000000000]
select_ln18_5         (select           ) [ 000000000000000000000000000000000]
sub_ln59_1            (sub              ) [ 000000000000000000000000000000000]
select_ln59_1         (select           ) [ 000000000000000000000000000000000]
zext_ln33_11          (zext             ) [ 000000000000000000000000000000000]
add_ln33_11           (add              ) [ 000000000000000000000000000000000]
sext_ln33_2           (sext             ) [ 000000000000000000000000000000000]
trunc_ln33_1          (trunc            ) [ 000000000000000000000000000000000]
p_shl4                (bitconcatenate   ) [ 000000000000000000000000000000000]
sub_ln33_2            (sub              ) [ 000000000000000000000000000000000]
add_ln33_12           (add              ) [ 000000000000000000000000000000000]
zext_ln33_12          (zext             ) [ 000000000000000000000000000000000]
layer2_output_addr_1  (getelementptr    ) [ 000000000001000000000000000000000]
mul_2                 (fmul             ) [ 011110000001111111111111100000000]
layer2_output_load_1  (load             ) [ 000000000000111000000000000000000]
data_8                (bitcast          ) [ 000000000000000000000000000000000]
x_fp_sign_4           (bitselect        ) [ 000000000000000000000000000000000]
x_fp_exp_8            (partselect       ) [ 000000000000000000000000000000000]
x_fp_sig_8            (trunc            ) [ 000000000000000000000000000000000]
icmp_ln25_9           (icmp             ) [ 000000000000000000000000000000000]
icmp_ln25_10          (icmp             ) [ 000000000000000000000000000000000]
and_ln25_4            (and              ) [ 000000000000000000000000000000000]
icmp_ln18_13          (icmp             ) [ 000000000000000000000000000000000]
xor_ln18_4            (xor              ) [ 000000000000000000000000000000000]
and_ln18_8            (and              ) [ 000000000000000000000000000000000]
or_ln18_9             (or               ) [ 000000000000000000000000000000000]
or_ln18_10            (or               ) [ 000000000000000000000000000000000]
data_16               (select           ) [ 000000000000000000000000000000000]
x_fp_exp_9            (partselect       ) [ 000000000000000000000000000000000]
x_fp_sig_9            (trunc            ) [ 000000000000000000000000000000000]
icmp_ln18_14          (icmp             ) [ 000000000000000000000000000000000]
icmp_ln18_15          (icmp             ) [ 000000000000000000000000000000000]
and_ln18_9            (and              ) [ 000000000000000000000000000000000]
ymaggreater_9         (icmp             ) [ 000000000000000000000000000000000]
select_ln488_8        (select           ) [ 000000000000000000000000000000000]
select_ln488_9        (select           ) [ 000000000000100000000000000000000]
xs_exp_1_2            (partselect       ) [ 000000000000000000000000000000000]
trunc_ln534_4         (trunc            ) [ 000000000000000000000000000000000]
zext_ln515_7_cast     (bitconcatenate   ) [ 000000000000000000000000000000000]
zext_ln515_7          (zext             ) [ 000000000000100000000000000000000]
zext_ln515_8          (zext             ) [ 000000000000000000000000000000000]
add_ln515_4           (add              ) [ 000000000000000000000000000000000]
tmp_23                (bitselect        ) [ 000000000000100000000000000000000]
sub_ln18_4            (sub              ) [ 000000000000000000000000000000000]
sext_ln18_8           (sext             ) [ 000000000000000000000000000000000]
select_ln18_8         (select           ) [ 000000000000000000000000000000000]
sext_ln18_9           (sext             ) [ 000000000000000000000000000000000]
zext_ln18_4           (zext             ) [ 000000000000100000000000000000000]
lshr_ln18_4           (lshr             ) [ 000000000000000000000000000000000]
tmp_24                (bitselect        ) [ 000000000000100000000000000000000]
mul                   (fmul             ) [ 000000000000011110000000000000000]
bitcast_ln33_1        (bitcast          ) [ 000000000000011000000000000000000]
tmp_22                (bitselect        ) [ 000000000000000000000000000000000]
shl_ln18_4            (shl              ) [ 000000000000000000000000000000000]
zext_ln21_4           (zext             ) [ 000000000000000000000000000000000]
tmp_3                 (partselect       ) [ 000000000000000000000000000000000]
select_ln18_9         (select           ) [ 000000000000000000000000000000000]
sub_ln59_3            (sub              ) [ 000000000000000000000000000000000]
select_ln59_3         (select           ) [ 000000000000000000000000000000000]
zext_ln33_15          (zext             ) [ 000000000000000000000000000000000]
add_ln33_15           (add              ) [ 000000000000000000000000000000000]
sext_ln33_4           (sext             ) [ 000000000000000000000000000000000]
trunc_ln33_3          (trunc            ) [ 000000000000000000000000000000000]
p_shl2                (bitconcatenate   ) [ 000000000000000000000000000000000]
sub_ln33_4            (sub              ) [ 000000000000000000000000000000000]
add_ln33_16           (add              ) [ 000000000000000000000000000000000]
zext_ln33_16          (zext             ) [ 000000000000000000000000000000000]
layer2_output_addr_3  (getelementptr    ) [ 000000000000010000000000000000000]
convolution_load      (load             ) [ 000000000000001110000000000000000]
layer2_output_load_3  (load             ) [ 000000000000001110000000000000000]
data_10               (bitcast          ) [ 000000000000000000000000000000000]
x_fp_sign_5           (bitselect        ) [ 000000000000000000000000000000000]
x_fp_exp_10           (partselect       ) [ 000000000000000000000000000000000]
x_fp_sig_10           (trunc            ) [ 000000000000000000000000000000000]
icmp_ln25_11          (icmp             ) [ 000000000000000000000000000000000]
icmp_ln25_12          (icmp             ) [ 000000000000000000000000000000000]
and_ln25_5            (and              ) [ 000000000000000000000000000000000]
icmp_ln18_16          (icmp             ) [ 000000000000000000000000000000000]
xor_ln18_5            (xor              ) [ 000000000000000000000000000000000]
and_ln18_10           (and              ) [ 000000000000000000000000000000000]
or_ln18_11            (or               ) [ 000000000000000000000000000000000]
or_ln18_12            (or               ) [ 000000000000000000000000000000000]
data_17               (select           ) [ 000000000000000000000000000000000]
x_fp_exp_11           (partselect       ) [ 000000000000000000000000000000000]
x_fp_sig_11           (trunc            ) [ 000000000000000000000000000000000]
icmp_ln18_17          (icmp             ) [ 000000000000000000000000000000000]
icmp_ln18_18          (icmp             ) [ 000000000000000000000000000000000]
and_ln18_11           (and              ) [ 000000000000000000000000000000000]
ymaggreater_11        (icmp             ) [ 000000000000000000000000000000000]
select_ln488_10       (select           ) [ 000000000000000000000000000000000]
select_ln488_11       (select           ) [ 000000000000001000000000000000000]
xs_exp_1_3            (partselect       ) [ 000000000000000000000000000000000]
trunc_ln534_5         (trunc            ) [ 000000000000000000000000000000000]
zext_ln515_9_cast     (bitconcatenate   ) [ 000000000000000000000000000000000]
zext_ln515_9          (zext             ) [ 000000000000001000000000000000000]
zext_ln515_10         (zext             ) [ 000000000000000000000000000000000]
add_ln515_5           (add              ) [ 000000000000000000000000000000000]
tmp_27                (bitselect        ) [ 000000000000001000000000000000000]
sub_ln18_5            (sub              ) [ 000000000000000000000000000000000]
sext_ln18_10          (sext             ) [ 000000000000000000000000000000000]
select_ln18_10        (select           ) [ 000000000000000000000000000000000]
sext_ln18_11          (sext             ) [ 000000000000000000000000000000000]
zext_ln18_5           (zext             ) [ 000000000000001000000000000000000]
lshr_ln18_5           (lshr             ) [ 000000000000000000000000000000000]
tmp_28                (bitselect        ) [ 000000000000001000000000000000000]
mul_1                 (fmul             ) [ 000000000000000111111000000000000]
bitcast_ln33_3        (bitcast          ) [ 000000000000000110000000000000000]
tmp_26                (bitselect        ) [ 000000000000000000000000000000000]
shl_ln18_5            (shl              ) [ 000000000000000000000000000000000]
zext_ln21_5           (zext             ) [ 000000000000000000000000000000000]
tmp_10                (partselect       ) [ 000000000000000000000000000000000]
select_ln18_11        (select           ) [ 000000000000000000000000000000000]
sub_ln59_4            (sub              ) [ 000000000000000000000000000000000]
select_ln59_4         (select           ) [ 000000000000000000000000000000000]
zext_ln33_17          (zext             ) [ 000000000000000000000000000000000]
add_ln33_17           (add              ) [ 000000000000000000000000000000000]
sext_ln33_5           (sext             ) [ 000000000000000000000000000000000]
trunc_ln33_4          (trunc            ) [ 000000000000000000000000000000000]
p_shl1                (bitconcatenate   ) [ 000000000000000000000000000000000]
sub_ln33_5            (sub              ) [ 000000000000000000000000000000000]
add_ln33_18           (add              ) [ 000000000000000000000000000000000]
zext_ln33_18          (zext             ) [ 000000000000000000000000000000000]
layer2_output_addr_4  (getelementptr    ) [ 000000000000000100000000000000000]
layer2_output_load_4  (load             ) [ 000000000000000011100000000000000]
convolution_s         (fadd             ) [ 000000000000000001111000000000000]
mul_3                 (fmul             ) [ 011111111000000001111111111110000]
bitcast_ln33_4        (bitcast          ) [ 000000000000000001100000000000000]
mul_4                 (fmul             ) [ 011111111111100000011111111111111]
convolution_1_1       (fadd             ) [ 011110000000000000000111100000000]
add_ln28              (add              ) [ 000000000000000000000000000000000]
store_ln28            (store            ) [ 000000000000000000000000000000000]
convolution_1_2       (fadd             ) [ 000001111000000000000000011110000]
convolution_1_3       (fadd             ) [ 000000000111100000000000000001111]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000000000000]
specloopname_ln28     (specloopname     ) [ 000000000000000000000000000000000]
convolution_1_4       (fadd             ) [ 000000000000000000000000000000000]
store_ln28            (store            ) [ 000000000000000000000000000000000]
br_ln28               (br               ) [ 000000000000000000000000000000000]
convolution_load_1    (load             ) [ 000000000000000000000000000000000]
write_ln0             (write            ) [ 000000000000000000000000000000000]
ret_ln0               (ret              ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv3_weights">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln26">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln13_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln13_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bitcast_ln13">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitcast_ln13"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln13_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln13_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="convolution_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer2_output">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i137.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i13.i8"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_26_4_VITIS_LOOP_28_5_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="convolution_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="convolution/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="kernel_x_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_x/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="in_feat_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_feat/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="select_ln13_1_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln13_1_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="bitcast_ln13_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bitcast_ln13_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln13_1_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln13_1_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln26_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln26_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_ln0_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/12 "/>
</bind>
</comp>

<comp id="181" class="1004" name="conv3_weights_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="10" slack="0"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_weights_addr/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="conv3_weights_addr_1_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="10" slack="0"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_weights_addr_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="0"/>
<pin id="200" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="201" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="10"/>
<pin id="203" dir="1" index="7" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv3_weights_load/1 conv3_weights_load_1/1 conv3_weights_load_2/2 conv3_weights_load_3/2 conv3_weights_load_4/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="conv3_weights_addr_2_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="10" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_weights_addr_2/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="conv3_weights_addr_3_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="10" slack="0"/>
<pin id="217" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_weights_addr_3/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="conv3_weights_addr_4_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="10" slack="0"/>
<pin id="226" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_weights_addr_4/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="layer2_output_addr_2_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="21" slack="0"/>
<pin id="234" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_addr_2/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="21" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_load_2/6 layer2_output_load/8 layer2_output_load_1/10 layer2_output_load_3/12 layer2_output_load_4/14 "/>
</bind>
</comp>

<comp id="243" class="1004" name="layer2_output_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="21" slack="0"/>
<pin id="247" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_addr/8 "/>
</bind>
</comp>

<comp id="251" class="1004" name="layer2_output_addr_1_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="21" slack="0"/>
<pin id="255" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_addr_1/10 "/>
</bind>
</comp>

<comp id="259" class="1004" name="layer2_output_addr_3_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="21" slack="0"/>
<pin id="263" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_addr_3/12 "/>
</bind>
</comp>

<comp id="267" class="1004" name="layer2_output_addr_4_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="21" slack="0"/>
<pin id="271" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_addr_4/14 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="1"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="convolution_s/13 convolution_1_1/17 convolution_1_2/21 convolution_1_3/25 convolution_1_4/29 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="1"/>
<pin id="282" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2/8 mul/10 mul_1/12 mul_3/14 mul_4/16 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="x_assign/1 x_assign_3/2 x_assign_3_1/3 x_assign_3_3/4 x_assign_3_4/5 "/>
</bind>
</comp>

<comp id="286" class="1005" name="reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="1"/>
<pin id="288" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign x_assign_3 x_assign_3_3 "/>
</bind>
</comp>

<comp id="290" class="1005" name="reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_load_2 layer2_output_load_1 layer2_output_load_4 "/>
</bind>
</comp>

<comp id="295" class="1005" name="reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_load layer2_output_load_3 "/>
</bind>
</comp>

<comp id="300" class="1005" name="reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul mul_3 "/>
</bind>
</comp>

<comp id="305" class="1005" name="reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convolution_s convolution_1_1 convolution_1_2 convolution_1_3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln13_1_cast_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1_cast/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln26_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_cast/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln0_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln0_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="6" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln0_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="3" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln0_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="indvar_flatten_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln26_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln26_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="kernel_x_load_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="0"/>
<pin id="355" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_x_load/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="in_feat_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_feat_load/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln26_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln28_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="0" index="1" bw="3" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln26_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="3" slack="0"/>
<pin id="375" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="select_ln26_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="6" slack="0"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln33_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="0"/>
<pin id="389" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="mul_ln33_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="0"/>
<pin id="393" dir="0" index="1" bw="6" slack="0"/>
<pin id="394" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln33_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="0"/>
<pin id="399" dir="0" index="1" bw="4" slack="0"/>
<pin id="400" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln33_3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="0"/>
<pin id="405" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_3/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln33_4_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="0"/>
<pin id="409" dir="0" index="1" bw="3" slack="0"/>
<pin id="410" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_4/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln33_4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="10" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_4/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln33_5_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="0"/>
<pin id="420" dir="0" index="1" bw="3" slack="0"/>
<pin id="421" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_5/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln33_5_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_5/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln1432_5_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="2" slack="0"/>
<pin id="432" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1432_5/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sext_ln1432_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="0"/>
<pin id="437" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1432/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln1432_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="0"/>
<pin id="441" dir="0" index="1" bw="3" slack="0"/>
<pin id="442" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1432/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sext_ln1432_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1432_1/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="x_fp_sign_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="64" slack="0"/>
<pin id="453" dir="0" index="2" bw="7" slack="0"/>
<pin id="454" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="x_fp_sign_3/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="x_fp_exp_6_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="11" slack="0"/>
<pin id="460" dir="0" index="1" bw="64" slack="0"/>
<pin id="461" dir="0" index="2" bw="7" slack="0"/>
<pin id="462" dir="0" index="3" bw="7" slack="0"/>
<pin id="463" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_fp_exp_6/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="x_fp_sig_6_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_fp_sig_6/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln25_7_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_7/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln25_8_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="52" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_8/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="and_ln25_3_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_3/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln18_10_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="11" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_10/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="xor_ln18_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_3/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="and_ln18_6_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_6/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="or_ln18_7_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_7/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="or_ln18_8_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_8/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="data_15_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="0" index="2" bw="64" slack="0"/>
<pin id="524" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_15/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="x_fp_exp_7_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="11" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="0"/>
<pin id="531" dir="0" index="2" bw="7" slack="0"/>
<pin id="532" dir="0" index="3" bw="7" slack="0"/>
<pin id="533" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_fp_exp_7/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="x_fp_sig_7_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="0"/>
<pin id="540" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_fp_sig_7/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln18_11_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="11" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_11/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_ln18_12_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="52" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_12/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="and_ln18_7_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_7/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="ymaggreater_7_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="0"/>
<pin id="562" dir="0" index="1" bw="64" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ymaggreater_7/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln488_6_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="64" slack="0"/>
<pin id="569" dir="0" index="2" bw="64" slack="0"/>
<pin id="570" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln488_6/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln488_7_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="64" slack="0"/>
<pin id="577" dir="0" index="2" bw="64" slack="0"/>
<pin id="578" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln488_7/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="xs_exp_1_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="11" slack="0"/>
<pin id="584" dir="0" index="1" bw="64" slack="0"/>
<pin id="585" dir="0" index="2" bw="7" slack="0"/>
<pin id="586" dir="0" index="3" bw="7" slack="0"/>
<pin id="587" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_1_1/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="trunc_ln534_3_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="0"/>
<pin id="594" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln534_3/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln515_5_cast_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="54" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="0" index="2" bw="52" slack="0"/>
<pin id="600" dir="0" index="3" bw="1" slack="0"/>
<pin id="601" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln515_5_cast/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln515_5_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="54" slack="0"/>
<pin id="608" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_5/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln515_6_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="11" slack="0"/>
<pin id="612" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_6/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln515_3_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="11" slack="0"/>
<pin id="616" dir="0" index="1" bw="11" slack="0"/>
<pin id="617" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_3/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_19_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="12" slack="0"/>
<pin id="623" dir="0" index="2" bw="5" slack="0"/>
<pin id="624" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sub_ln18_3_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="11" slack="0"/>
<pin id="630" dir="0" index="1" bw="11" slack="0"/>
<pin id="631" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_3/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sext_ln18_6_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="11" slack="0"/>
<pin id="636" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_6/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="select_ln18_6_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="11" slack="0"/>
<pin id="641" dir="0" index="2" bw="12" slack="0"/>
<pin id="642" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_6/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sext_ln18_7_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="12" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_7/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln18_3_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="12" slack="0"/>
<pin id="652" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="lshr_ln18_3_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="54" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_3/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_20_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="137" slack="0"/>
<pin id="663" dir="0" index="2" bw="7" slack="0"/>
<pin id="664" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="store_ln28_store_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="0"/>
<pin id="670" dir="0" index="1" bw="8" slack="0"/>
<pin id="671" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="673" class="1004" name="store_ln28_store_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="6" slack="0"/>
<pin id="675" dir="0" index="1" bw="6" slack="0"/>
<pin id="676" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln33_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="6" slack="1"/>
<pin id="680" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="14" slack="0"/>
<pin id="683" dir="0" index="1" bw="6" slack="1"/>
<pin id="684" dir="0" index="2" bw="1" slack="0"/>
<pin id="685" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln33_2_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="14" slack="0"/>
<pin id="690" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="sub_ln33_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="14" slack="0"/>
<pin id="694" dir="0" index="1" bw="6" slack="0"/>
<pin id="695" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/2 "/>
</bind>
</comp>

<comp id="698" class="1004" name="sext_ln33_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="15" slack="0"/>
<pin id="700" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/2 "/>
</bind>
</comp>

<comp id="702" class="1004" name="add_ln33_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="10" slack="1"/>
<pin id="704" dir="0" index="1" bw="5" slack="0"/>
<pin id="705" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/2 "/>
</bind>
</comp>

<comp id="707" class="1004" name="add_ln33_2_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="10" slack="1"/>
<pin id="709" dir="0" index="1" bw="5" slack="0"/>
<pin id="710" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/2 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln33_3_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="10" slack="1"/>
<pin id="714" dir="0" index="1" bw="6" slack="0"/>
<pin id="715" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_3/2 "/>
</bind>
</comp>

<comp id="717" class="1004" name="add_ln33_6_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="10" slack="0"/>
<pin id="719" dir="0" index="1" bw="3" slack="1"/>
<pin id="720" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_6/2 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln33_6_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="10" slack="0"/>
<pin id="724" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_6/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="add_ln33_7_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="10" slack="0"/>
<pin id="729" dir="0" index="1" bw="3" slack="1"/>
<pin id="730" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_7/2 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln33_7_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="10" slack="0"/>
<pin id="734" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_7/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="add_ln33_8_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="10" slack="0"/>
<pin id="739" dir="0" index="1" bw="3" slack="1"/>
<pin id="740" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_8/2 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln1432_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="1"/>
<pin id="744" dir="0" index="1" bw="2" slack="0"/>
<pin id="745" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1432_1/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="sext_ln1432_2_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="9" slack="0"/>
<pin id="749" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1432_2/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_17_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="64" slack="1"/>
<pin id="755" dir="0" index="2" bw="7" slack="0"/>
<pin id="756" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="759" class="1004" name="shl_ln18_3_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="54" slack="1"/>
<pin id="761" dir="0" index="1" bw="32" slack="1"/>
<pin id="762" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_3/2 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln21_3_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="1"/>
<pin id="765" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_3/2 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_s_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="13" slack="0"/>
<pin id="768" dir="0" index="1" bw="137" slack="0"/>
<pin id="769" dir="0" index="2" bw="7" slack="0"/>
<pin id="770" dir="0" index="3" bw="8" slack="0"/>
<pin id="771" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="776" class="1004" name="select_ln18_7_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="0" index="2" bw="13" slack="0"/>
<pin id="780" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_7/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="sub_ln59_2_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="13" slack="0"/>
<pin id="786" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59_2/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="select_ln59_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="13" slack="0"/>
<pin id="792" dir="0" index="2" bw="13" slack="0"/>
<pin id="793" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_2/2 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln33_13_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="13" slack="0"/>
<pin id="799" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_13/2 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln33_13_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="15" slack="0"/>
<pin id="803" dir="0" index="1" bw="13" slack="0"/>
<pin id="804" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_13/2 "/>
</bind>
</comp>

<comp id="807" class="1004" name="trunc_ln33_2_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="16" slack="0"/>
<pin id="809" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33_2/2 "/>
</bind>
</comp>

<comp id="811" class="1004" name="zext_ln33_8_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="10" slack="1"/>
<pin id="813" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_8/3 "/>
</bind>
</comp>

<comp id="815" class="1004" name="add_ln1432_2_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="2"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1432_2/3 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sext_ln1432_3_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="9" slack="0"/>
<pin id="822" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1432_3/3 "/>
</bind>
</comp>

<comp id="825" class="1004" name="add_ln1432_3_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="3"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1432_3/4 "/>
</bind>
</comp>

<comp id="830" class="1004" name="zext_ln1432_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="0"/>
<pin id="832" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1432/4 "/>
</bind>
</comp>

<comp id="835" class="1004" name="data_1_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="64" slack="1"/>
<pin id="837" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_1/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="x_fp_sign_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="64" slack="0"/>
<pin id="842" dir="0" index="2" bw="7" slack="0"/>
<pin id="843" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="x_fp_sign/5 "/>
</bind>
</comp>

<comp id="847" class="1004" name="x_fp_exp_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="11" slack="0"/>
<pin id="849" dir="0" index="1" bw="64" slack="0"/>
<pin id="850" dir="0" index="2" bw="7" slack="0"/>
<pin id="851" dir="0" index="3" bw="7" slack="0"/>
<pin id="852" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_fp_exp/5 "/>
</bind>
</comp>

<comp id="857" class="1004" name="x_fp_sig_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="64" slack="0"/>
<pin id="859" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_fp_sig/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="icmp_ln25_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="11" slack="0"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/5 "/>
</bind>
</comp>

<comp id="867" class="1004" name="icmp_ln25_2_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="52" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_2/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="and_ln25_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="1" slack="0"/>
<pin id="876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="icmp_ln18_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="11" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="885" class="1004" name="xor_ln18_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/5 "/>
</bind>
</comp>

<comp id="891" class="1004" name="and_ln18_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/5 "/>
</bind>
</comp>

<comp id="897" class="1004" name="or_ln18_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="1" slack="0"/>
<pin id="900" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/5 "/>
</bind>
</comp>

<comp id="903" class="1004" name="or_ln18_2_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="1" slack="0"/>
<pin id="906" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_2/5 "/>
</bind>
</comp>

<comp id="909" class="1004" name="data_12_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="0" index="2" bw="64" slack="0"/>
<pin id="913" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_12/5 "/>
</bind>
</comp>

<comp id="917" class="1004" name="x_fp_exp_1_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="11" slack="0"/>
<pin id="919" dir="0" index="1" bw="64" slack="0"/>
<pin id="920" dir="0" index="2" bw="7" slack="0"/>
<pin id="921" dir="0" index="3" bw="7" slack="0"/>
<pin id="922" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_fp_exp_1/5 "/>
</bind>
</comp>

<comp id="927" class="1004" name="x_fp_sig_1_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="64" slack="0"/>
<pin id="929" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_fp_sig_1/5 "/>
</bind>
</comp>

<comp id="931" class="1004" name="icmp_ln18_2_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="11" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_2/5 "/>
</bind>
</comp>

<comp id="937" class="1004" name="icmp_ln18_3_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="52" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_3/5 "/>
</bind>
</comp>

<comp id="943" class="1004" name="and_ln18_1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="1" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_1/5 "/>
</bind>
</comp>

<comp id="949" class="1004" name="ymaggreater_1_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="64" slack="0"/>
<pin id="951" dir="0" index="1" bw="64" slack="0"/>
<pin id="952" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ymaggreater_1/5 "/>
</bind>
</comp>

<comp id="955" class="1004" name="select_ln488_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="0"/>
<pin id="957" dir="0" index="1" bw="64" slack="0"/>
<pin id="958" dir="0" index="2" bw="64" slack="0"/>
<pin id="959" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln488/5 "/>
</bind>
</comp>

<comp id="963" class="1004" name="data_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="64" slack="0"/>
<pin id="966" dir="0" index="2" bw="64" slack="0"/>
<pin id="967" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data/5 "/>
</bind>
</comp>

<comp id="971" class="1004" name="xs_sign_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="0"/>
<pin id="973" dir="0" index="1" bw="64" slack="0"/>
<pin id="974" dir="0" index="2" bw="7" slack="0"/>
<pin id="975" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign/5 "/>
</bind>
</comp>

<comp id="979" class="1004" name="xs_exp_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="11" slack="0"/>
<pin id="981" dir="0" index="1" bw="64" slack="0"/>
<pin id="982" dir="0" index="2" bw="7" slack="0"/>
<pin id="983" dir="0" index="3" bw="7" slack="0"/>
<pin id="984" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp/5 "/>
</bind>
</comp>

<comp id="989" class="1004" name="trunc_ln534_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="64" slack="0"/>
<pin id="991" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln534/5 "/>
</bind>
</comp>

<comp id="993" class="1004" name="mantissa_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="54" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="0" index="2" bw="52" slack="0"/>
<pin id="997" dir="0" index="3" bw="1" slack="0"/>
<pin id="998" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/5 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="zext_ln15_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="54" slack="0"/>
<pin id="1005" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/5 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="zext_ln515_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="11" slack="0"/>
<pin id="1009" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/5 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="add_ln515_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="11" slack="0"/>
<pin id="1013" dir="0" index="1" bw="11" slack="0"/>
<pin id="1014" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515/5 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="tmp_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="12" slack="0"/>
<pin id="1020" dir="0" index="2" bw="5" slack="0"/>
<pin id="1021" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="sub_ln18_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="11" slack="0"/>
<pin id="1027" dir="0" index="1" bw="11" slack="0"/>
<pin id="1028" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/5 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="sext_ln18_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="11" slack="0"/>
<pin id="1033" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/5 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="select_ln18_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="0"/>
<pin id="1037" dir="0" index="1" bw="11" slack="0"/>
<pin id="1038" dir="0" index="2" bw="12" slack="0"/>
<pin id="1039" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/5 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="sext_ln18_1_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="12" slack="0"/>
<pin id="1045" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/5 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="zext_ln18_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="12" slack="0"/>
<pin id="1049" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="lshr_ln18_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="54" slack="0"/>
<pin id="1053" dir="0" index="1" bw="32" slack="0"/>
<pin id="1054" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18/5 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_1_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="137" slack="0"/>
<pin id="1060" dir="0" index="2" bw="7" slack="0"/>
<pin id="1061" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="add_ln1432_4_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="8" slack="4"/>
<pin id="1067" dir="0" index="1" bw="3" slack="0"/>
<pin id="1068" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1432_4/5 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="zext_ln1432_1_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="9" slack="0"/>
<pin id="1072" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1432_1/5 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="shl_ln18_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="54" slack="1"/>
<pin id="1077" dir="0" index="1" bw="32" slack="1"/>
<pin id="1078" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18/6 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="zext_ln21_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="1"/>
<pin id="1081" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="tmp_4_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="21" slack="0"/>
<pin id="1084" dir="0" index="1" bw="137" slack="0"/>
<pin id="1085" dir="0" index="2" bw="7" slack="0"/>
<pin id="1086" dir="0" index="3" bw="8" slack="0"/>
<pin id="1087" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="val_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="1"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="0" index="2" bw="21" slack="0"/>
<pin id="1096" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/6 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="result_2_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="0"/>
<pin id="1101" dir="0" index="1" bw="21" slack="0"/>
<pin id="1102" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_2/6 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="result_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="1"/>
<pin id="1107" dir="0" index="1" bw="21" slack="0"/>
<pin id="1108" dir="0" index="2" bw="21" slack="0"/>
<pin id="1109" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result/6 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="sext_ln33_3_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="16" slack="4"/>
<pin id="1114" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_3/6 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="p_shl3_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="21" slack="0"/>
<pin id="1117" dir="0" index="1" bw="13" slack="4"/>
<pin id="1118" dir="0" index="2" bw="1" slack="0"/>
<pin id="1119" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/6 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="sub_ln33_3_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="21" slack="0"/>
<pin id="1124" dir="0" index="1" bw="16" slack="0"/>
<pin id="1125" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_3/6 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="add_ln33_14_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="21" slack="0"/>
<pin id="1130" dir="0" index="1" bw="21" slack="0"/>
<pin id="1131" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_14/6 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="zext_ln33_14_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="21" slack="0"/>
<pin id="1136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_14/6 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="data_3_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="64" slack="2"/>
<pin id="1141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_3/7 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="x_fp_sign_1_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="0"/>
<pin id="1145" dir="0" index="1" bw="64" slack="0"/>
<pin id="1146" dir="0" index="2" bw="7" slack="0"/>
<pin id="1147" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="x_fp_sign_1/7 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="x_fp_exp_2_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="11" slack="0"/>
<pin id="1153" dir="0" index="1" bw="64" slack="0"/>
<pin id="1154" dir="0" index="2" bw="7" slack="0"/>
<pin id="1155" dir="0" index="3" bw="7" slack="0"/>
<pin id="1156" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_fp_exp_2/7 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="x_fp_sig_2_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="64" slack="0"/>
<pin id="1163" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_fp_sig_2/7 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="icmp_ln25_3_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="11" slack="0"/>
<pin id="1167" dir="0" index="1" bw="1" slack="0"/>
<pin id="1168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_3/7 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="icmp_ln25_4_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="52" slack="0"/>
<pin id="1173" dir="0" index="1" bw="1" slack="0"/>
<pin id="1174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_4/7 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="and_ln25_1_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="0"/>
<pin id="1179" dir="0" index="1" bw="1" slack="0"/>
<pin id="1180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_1/7 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="icmp_ln18_4_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="11" slack="0"/>
<pin id="1185" dir="0" index="1" bw="1" slack="0"/>
<pin id="1186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_4/7 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="xor_ln18_1_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="0"/>
<pin id="1191" dir="0" index="1" bw="1" slack="0"/>
<pin id="1192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_1/7 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="and_ln18_2_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="0"/>
<pin id="1197" dir="0" index="1" bw="1" slack="0"/>
<pin id="1198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_2/7 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="or_ln18_3_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="0"/>
<pin id="1203" dir="0" index="1" bw="1" slack="0"/>
<pin id="1204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_3/7 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="or_ln18_4_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1209" dir="0" index="1" bw="1" slack="0"/>
<pin id="1210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_4/7 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="data_13_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="0"/>
<pin id="1215" dir="0" index="1" bw="1" slack="0"/>
<pin id="1216" dir="0" index="2" bw="64" slack="0"/>
<pin id="1217" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_13/7 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="x_fp_exp_3_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="11" slack="0"/>
<pin id="1223" dir="0" index="1" bw="64" slack="0"/>
<pin id="1224" dir="0" index="2" bw="7" slack="0"/>
<pin id="1225" dir="0" index="3" bw="7" slack="0"/>
<pin id="1226" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_fp_exp_3/7 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="x_fp_sig_3_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="64" slack="0"/>
<pin id="1233" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_fp_sig_3/7 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="icmp_ln18_5_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="11" slack="0"/>
<pin id="1237" dir="0" index="1" bw="1" slack="0"/>
<pin id="1238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_5/7 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="icmp_ln18_6_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="52" slack="0"/>
<pin id="1243" dir="0" index="1" bw="1" slack="0"/>
<pin id="1244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_6/7 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="and_ln18_3_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="0"/>
<pin id="1249" dir="0" index="1" bw="1" slack="0"/>
<pin id="1250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_3/7 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="ymaggreater_3_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="64" slack="0"/>
<pin id="1255" dir="0" index="1" bw="64" slack="0"/>
<pin id="1256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ymaggreater_3/7 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="select_ln488_2_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="0"/>
<pin id="1261" dir="0" index="1" bw="64" slack="0"/>
<pin id="1262" dir="0" index="2" bw="64" slack="0"/>
<pin id="1263" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln488_2/7 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="select_ln488_3_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="0"/>
<pin id="1269" dir="0" index="1" bw="64" slack="0"/>
<pin id="1270" dir="0" index="2" bw="64" slack="0"/>
<pin id="1271" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln488_3/7 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="xs_exp_s_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="11" slack="0"/>
<pin id="1277" dir="0" index="1" bw="64" slack="0"/>
<pin id="1278" dir="0" index="2" bw="7" slack="0"/>
<pin id="1279" dir="0" index="3" bw="7" slack="0"/>
<pin id="1280" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_s/7 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="trunc_ln534_1_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="64" slack="0"/>
<pin id="1287" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln534_1/7 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="zext_ln515_1_cast_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="54" slack="0"/>
<pin id="1291" dir="0" index="1" bw="1" slack="0"/>
<pin id="1292" dir="0" index="2" bw="52" slack="0"/>
<pin id="1293" dir="0" index="3" bw="1" slack="0"/>
<pin id="1294" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln515_1_cast/7 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="zext_ln515_1_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="54" slack="0"/>
<pin id="1301" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_1/7 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="zext_ln515_2_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="11" slack="0"/>
<pin id="1305" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_2/7 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="add_ln515_1_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="11" slack="0"/>
<pin id="1309" dir="0" index="1" bw="11" slack="0"/>
<pin id="1310" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_1/7 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="tmp_7_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="0"/>
<pin id="1315" dir="0" index="1" bw="12" slack="0"/>
<pin id="1316" dir="0" index="2" bw="5" slack="0"/>
<pin id="1317" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="sub_ln18_1_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="11" slack="0"/>
<pin id="1323" dir="0" index="1" bw="11" slack="0"/>
<pin id="1324" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_1/7 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="sext_ln18_2_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="11" slack="0"/>
<pin id="1329" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_2/7 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="select_ln18_2_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="1" slack="0"/>
<pin id="1333" dir="0" index="1" bw="11" slack="0"/>
<pin id="1334" dir="0" index="2" bw="12" slack="0"/>
<pin id="1335" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_2/7 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="sext_ln18_3_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="12" slack="0"/>
<pin id="1341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_3/7 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="zext_ln18_1_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="12" slack="0"/>
<pin id="1345" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/7 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="lshr_ln18_1_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="54" slack="0"/>
<pin id="1349" dir="0" index="1" bw="32" slack="0"/>
<pin id="1350" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_1/7 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="tmp_8_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="0"/>
<pin id="1355" dir="0" index="1" bw="137" slack="0"/>
<pin id="1356" dir="0" index="2" bw="7" slack="0"/>
<pin id="1357" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="tmp_5_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="0"/>
<pin id="1363" dir="0" index="1" bw="64" slack="1"/>
<pin id="1364" dir="0" index="2" bw="7" slack="0"/>
<pin id="1365" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="shl_ln18_1_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="54" slack="1"/>
<pin id="1370" dir="0" index="1" bw="32" slack="1"/>
<pin id="1371" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_1/8 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="zext_ln21_1_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="1" slack="1"/>
<pin id="1374" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/8 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="tmp_6_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="13" slack="0"/>
<pin id="1377" dir="0" index="1" bw="137" slack="0"/>
<pin id="1378" dir="0" index="2" bw="7" slack="0"/>
<pin id="1379" dir="0" index="3" bw="8" slack="0"/>
<pin id="1380" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="select_ln18_3_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="1"/>
<pin id="1387" dir="0" index="1" bw="1" slack="0"/>
<pin id="1388" dir="0" index="2" bw="13" slack="0"/>
<pin id="1389" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_3/8 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="sub_ln59_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="0"/>
<pin id="1394" dir="0" index="1" bw="13" slack="0"/>
<pin id="1395" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59/8 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="select_ln59_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="0"/>
<pin id="1400" dir="0" index="1" bw="13" slack="0"/>
<pin id="1401" dir="0" index="2" bw="13" slack="0"/>
<pin id="1402" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/8 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="zext_ln33_9_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="13" slack="0"/>
<pin id="1408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_9/8 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="add_ln33_9_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="15" slack="6"/>
<pin id="1412" dir="0" index="1" bw="13" slack="0"/>
<pin id="1413" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_9/8 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="sext_ln33_1_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="16" slack="0"/>
<pin id="1417" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_1/8 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="trunc_ln33_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="16" slack="0"/>
<pin id="1421" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/8 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="p_shl5_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="21" slack="0"/>
<pin id="1425" dir="0" index="1" bw="13" slack="0"/>
<pin id="1426" dir="0" index="2" bw="1" slack="0"/>
<pin id="1427" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/8 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="sub_ln33_1_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="21" slack="0"/>
<pin id="1433" dir="0" index="1" bw="16" slack="0"/>
<pin id="1434" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_1/8 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="add_ln33_10_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="21" slack="0"/>
<pin id="1439" dir="0" index="1" bw="21" slack="2"/>
<pin id="1440" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_10/8 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="zext_ln33_10_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="21" slack="0"/>
<pin id="1444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_10/8 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="bitcast_ln33_2_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="32" slack="5"/>
<pin id="1449" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33_2/8 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="data_5_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="64" slack="3"/>
<pin id="1453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_5/9 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="x_fp_sign_2_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="1" slack="0"/>
<pin id="1456" dir="0" index="1" bw="64" slack="0"/>
<pin id="1457" dir="0" index="2" bw="7" slack="0"/>
<pin id="1458" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="x_fp_sign_2/9 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="x_fp_exp_4_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="11" slack="0"/>
<pin id="1464" dir="0" index="1" bw="64" slack="0"/>
<pin id="1465" dir="0" index="2" bw="7" slack="0"/>
<pin id="1466" dir="0" index="3" bw="7" slack="0"/>
<pin id="1467" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_fp_exp_4/9 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="x_fp_sig_4_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="64" slack="0"/>
<pin id="1474" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_fp_sig_4/9 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="icmp_ln25_5_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="11" slack="0"/>
<pin id="1478" dir="0" index="1" bw="1" slack="0"/>
<pin id="1479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_5/9 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="icmp_ln25_6_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="52" slack="0"/>
<pin id="1484" dir="0" index="1" bw="1" slack="0"/>
<pin id="1485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_6/9 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="and_ln25_2_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="1" slack="0"/>
<pin id="1490" dir="0" index="1" bw="1" slack="0"/>
<pin id="1491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_2/9 "/>
</bind>
</comp>

<comp id="1494" class="1004" name="icmp_ln18_7_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="11" slack="0"/>
<pin id="1496" dir="0" index="1" bw="1" slack="0"/>
<pin id="1497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_7/9 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="xor_ln18_2_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="1" slack="0"/>
<pin id="1502" dir="0" index="1" bw="1" slack="0"/>
<pin id="1503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_2/9 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="and_ln18_4_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="1" slack="0"/>
<pin id="1508" dir="0" index="1" bw="1" slack="0"/>
<pin id="1509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_4/9 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="or_ln18_5_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="1" slack="0"/>
<pin id="1514" dir="0" index="1" bw="1" slack="0"/>
<pin id="1515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_5/9 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="or_ln18_6_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="1" slack="0"/>
<pin id="1520" dir="0" index="1" bw="1" slack="0"/>
<pin id="1521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_6/9 "/>
</bind>
</comp>

<comp id="1524" class="1004" name="data_14_fu_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="1" slack="0"/>
<pin id="1526" dir="0" index="1" bw="1" slack="0"/>
<pin id="1527" dir="0" index="2" bw="64" slack="0"/>
<pin id="1528" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_14/9 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="x_fp_exp_5_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="11" slack="0"/>
<pin id="1534" dir="0" index="1" bw="64" slack="0"/>
<pin id="1535" dir="0" index="2" bw="7" slack="0"/>
<pin id="1536" dir="0" index="3" bw="7" slack="0"/>
<pin id="1537" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_fp_exp_5/9 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="x_fp_sig_5_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="64" slack="0"/>
<pin id="1544" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_fp_sig_5/9 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="icmp_ln18_8_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="11" slack="0"/>
<pin id="1548" dir="0" index="1" bw="1" slack="0"/>
<pin id="1549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_8/9 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="icmp_ln18_9_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="52" slack="0"/>
<pin id="1554" dir="0" index="1" bw="1" slack="0"/>
<pin id="1555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_9/9 "/>
</bind>
</comp>

<comp id="1558" class="1004" name="and_ln18_5_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="1" slack="0"/>
<pin id="1560" dir="0" index="1" bw="1" slack="0"/>
<pin id="1561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_5/9 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="ymaggreater_5_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="64" slack="0"/>
<pin id="1566" dir="0" index="1" bw="64" slack="0"/>
<pin id="1567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ymaggreater_5/9 "/>
</bind>
</comp>

<comp id="1570" class="1004" name="select_ln488_4_fu_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="1" slack="0"/>
<pin id="1572" dir="0" index="1" bw="64" slack="0"/>
<pin id="1573" dir="0" index="2" bw="64" slack="0"/>
<pin id="1574" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln488_4/9 "/>
</bind>
</comp>

<comp id="1578" class="1004" name="select_ln488_5_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="1" slack="0"/>
<pin id="1580" dir="0" index="1" bw="64" slack="0"/>
<pin id="1581" dir="0" index="2" bw="64" slack="0"/>
<pin id="1582" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln488_5/9 "/>
</bind>
</comp>

<comp id="1586" class="1004" name="xs_exp_1_s_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="11" slack="0"/>
<pin id="1588" dir="0" index="1" bw="64" slack="0"/>
<pin id="1589" dir="0" index="2" bw="7" slack="0"/>
<pin id="1590" dir="0" index="3" bw="7" slack="0"/>
<pin id="1591" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_1_s/9 "/>
</bind>
</comp>

<comp id="1596" class="1004" name="trunc_ln534_2_fu_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="64" slack="0"/>
<pin id="1598" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln534_2/9 "/>
</bind>
</comp>

<comp id="1600" class="1004" name="zext_ln515_3_cast_fu_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="54" slack="0"/>
<pin id="1602" dir="0" index="1" bw="1" slack="0"/>
<pin id="1603" dir="0" index="2" bw="52" slack="0"/>
<pin id="1604" dir="0" index="3" bw="1" slack="0"/>
<pin id="1605" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln515_3_cast/9 "/>
</bind>
</comp>

<comp id="1610" class="1004" name="zext_ln515_3_fu_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="54" slack="0"/>
<pin id="1612" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_3/9 "/>
</bind>
</comp>

<comp id="1614" class="1004" name="zext_ln515_4_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="11" slack="0"/>
<pin id="1616" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_4/9 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="add_ln515_2_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="11" slack="0"/>
<pin id="1620" dir="0" index="1" bw="11" slack="0"/>
<pin id="1621" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_2/9 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="tmp_13_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="1" slack="0"/>
<pin id="1626" dir="0" index="1" bw="12" slack="0"/>
<pin id="1627" dir="0" index="2" bw="5" slack="0"/>
<pin id="1628" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/9 "/>
</bind>
</comp>

<comp id="1632" class="1004" name="sub_ln18_2_fu_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="11" slack="0"/>
<pin id="1634" dir="0" index="1" bw="11" slack="0"/>
<pin id="1635" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_2/9 "/>
</bind>
</comp>

<comp id="1638" class="1004" name="sext_ln18_4_fu_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="11" slack="0"/>
<pin id="1640" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_4/9 "/>
</bind>
</comp>

<comp id="1642" class="1004" name="select_ln18_4_fu_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="1" slack="0"/>
<pin id="1644" dir="0" index="1" bw="11" slack="0"/>
<pin id="1645" dir="0" index="2" bw="12" slack="0"/>
<pin id="1646" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_4/9 "/>
</bind>
</comp>

<comp id="1650" class="1004" name="sext_ln18_5_fu_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="12" slack="0"/>
<pin id="1652" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_5/9 "/>
</bind>
</comp>

<comp id="1654" class="1004" name="zext_ln18_2_fu_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="12" slack="0"/>
<pin id="1656" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/9 "/>
</bind>
</comp>

<comp id="1658" class="1004" name="lshr_ln18_2_fu_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="54" slack="0"/>
<pin id="1660" dir="0" index="1" bw="32" slack="0"/>
<pin id="1661" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_2/9 "/>
</bind>
</comp>

<comp id="1664" class="1004" name="tmp_14_fu_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="1" slack="0"/>
<pin id="1666" dir="0" index="1" bw="137" slack="0"/>
<pin id="1667" dir="0" index="2" bw="7" slack="0"/>
<pin id="1668" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="1672" class="1004" name="bitcast_ln33_fu_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="32" slack="8"/>
<pin id="1674" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/10 "/>
</bind>
</comp>

<comp id="1676" class="1004" name="tmp_11_fu_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="1" slack="0"/>
<pin id="1678" dir="0" index="1" bw="64" slack="1"/>
<pin id="1679" dir="0" index="2" bw="7" slack="0"/>
<pin id="1680" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/10 "/>
</bind>
</comp>

<comp id="1683" class="1004" name="shl_ln18_2_fu_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="54" slack="1"/>
<pin id="1685" dir="0" index="1" bw="32" slack="1"/>
<pin id="1686" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_2/10 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="zext_ln21_2_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="1" slack="1"/>
<pin id="1689" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/10 "/>
</bind>
</comp>

<comp id="1690" class="1004" name="tmp_9_fu_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="13" slack="0"/>
<pin id="1692" dir="0" index="1" bw="137" slack="0"/>
<pin id="1693" dir="0" index="2" bw="7" slack="0"/>
<pin id="1694" dir="0" index="3" bw="8" slack="0"/>
<pin id="1695" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="1700" class="1004" name="select_ln18_5_fu_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="1" slack="1"/>
<pin id="1702" dir="0" index="1" bw="1" slack="0"/>
<pin id="1703" dir="0" index="2" bw="13" slack="0"/>
<pin id="1704" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_5/10 "/>
</bind>
</comp>

<comp id="1707" class="1004" name="sub_ln59_1_fu_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="1" slack="0"/>
<pin id="1709" dir="0" index="1" bw="13" slack="0"/>
<pin id="1710" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59_1/10 "/>
</bind>
</comp>

<comp id="1713" class="1004" name="select_ln59_1_fu_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="1" slack="0"/>
<pin id="1715" dir="0" index="1" bw="13" slack="0"/>
<pin id="1716" dir="0" index="2" bw="13" slack="0"/>
<pin id="1717" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_1/10 "/>
</bind>
</comp>

<comp id="1721" class="1004" name="zext_ln33_11_fu_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="13" slack="0"/>
<pin id="1723" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_11/10 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="add_ln33_11_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="15" slack="8"/>
<pin id="1727" dir="0" index="1" bw="13" slack="0"/>
<pin id="1728" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_11/10 "/>
</bind>
</comp>

<comp id="1730" class="1004" name="sext_ln33_2_fu_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="16" slack="0"/>
<pin id="1732" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_2/10 "/>
</bind>
</comp>

<comp id="1734" class="1004" name="trunc_ln33_1_fu_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="16" slack="0"/>
<pin id="1736" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33_1/10 "/>
</bind>
</comp>

<comp id="1738" class="1004" name="p_shl4_fu_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="21" slack="0"/>
<pin id="1740" dir="0" index="1" bw="13" slack="0"/>
<pin id="1741" dir="0" index="2" bw="1" slack="0"/>
<pin id="1742" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/10 "/>
</bind>
</comp>

<comp id="1746" class="1004" name="sub_ln33_2_fu_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="21" slack="0"/>
<pin id="1748" dir="0" index="1" bw="16" slack="0"/>
<pin id="1749" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_2/10 "/>
</bind>
</comp>

<comp id="1752" class="1004" name="add_ln33_12_fu_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="21" slack="0"/>
<pin id="1754" dir="0" index="1" bw="21" slack="4"/>
<pin id="1755" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_12/10 "/>
</bind>
</comp>

<comp id="1757" class="1004" name="zext_ln33_12_fu_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="21" slack="0"/>
<pin id="1759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_12/10 "/>
</bind>
</comp>

<comp id="1762" class="1004" name="data_8_fu_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="64" slack="4"/>
<pin id="1764" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_8/11 "/>
</bind>
</comp>

<comp id="1766" class="1004" name="x_fp_sign_4_fu_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="1" slack="0"/>
<pin id="1768" dir="0" index="1" bw="64" slack="0"/>
<pin id="1769" dir="0" index="2" bw="7" slack="0"/>
<pin id="1770" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="x_fp_sign_4/11 "/>
</bind>
</comp>

<comp id="1774" class="1004" name="x_fp_exp_8_fu_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="11" slack="0"/>
<pin id="1776" dir="0" index="1" bw="64" slack="0"/>
<pin id="1777" dir="0" index="2" bw="7" slack="0"/>
<pin id="1778" dir="0" index="3" bw="7" slack="0"/>
<pin id="1779" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_fp_exp_8/11 "/>
</bind>
</comp>

<comp id="1784" class="1004" name="x_fp_sig_8_fu_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="64" slack="0"/>
<pin id="1786" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_fp_sig_8/11 "/>
</bind>
</comp>

<comp id="1788" class="1004" name="icmp_ln25_9_fu_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="11" slack="0"/>
<pin id="1790" dir="0" index="1" bw="1" slack="0"/>
<pin id="1791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_9/11 "/>
</bind>
</comp>

<comp id="1794" class="1004" name="icmp_ln25_10_fu_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="52" slack="0"/>
<pin id="1796" dir="0" index="1" bw="1" slack="0"/>
<pin id="1797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_10/11 "/>
</bind>
</comp>

<comp id="1800" class="1004" name="and_ln25_4_fu_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="1" slack="0"/>
<pin id="1802" dir="0" index="1" bw="1" slack="0"/>
<pin id="1803" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_4/11 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="icmp_ln18_13_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="11" slack="0"/>
<pin id="1808" dir="0" index="1" bw="1" slack="0"/>
<pin id="1809" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_13/11 "/>
</bind>
</comp>

<comp id="1812" class="1004" name="xor_ln18_4_fu_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="1" slack="0"/>
<pin id="1814" dir="0" index="1" bw="1" slack="0"/>
<pin id="1815" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_4/11 "/>
</bind>
</comp>

<comp id="1818" class="1004" name="and_ln18_8_fu_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="1" slack="0"/>
<pin id="1820" dir="0" index="1" bw="1" slack="0"/>
<pin id="1821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_8/11 "/>
</bind>
</comp>

<comp id="1824" class="1004" name="or_ln18_9_fu_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="1" slack="0"/>
<pin id="1826" dir="0" index="1" bw="1" slack="0"/>
<pin id="1827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_9/11 "/>
</bind>
</comp>

<comp id="1830" class="1004" name="or_ln18_10_fu_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="1" slack="0"/>
<pin id="1832" dir="0" index="1" bw="1" slack="0"/>
<pin id="1833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_10/11 "/>
</bind>
</comp>

<comp id="1836" class="1004" name="data_16_fu_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="1" slack="0"/>
<pin id="1838" dir="0" index="1" bw="1" slack="0"/>
<pin id="1839" dir="0" index="2" bw="64" slack="0"/>
<pin id="1840" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_16/11 "/>
</bind>
</comp>

<comp id="1844" class="1004" name="x_fp_exp_9_fu_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="11" slack="0"/>
<pin id="1846" dir="0" index="1" bw="64" slack="0"/>
<pin id="1847" dir="0" index="2" bw="7" slack="0"/>
<pin id="1848" dir="0" index="3" bw="7" slack="0"/>
<pin id="1849" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_fp_exp_9/11 "/>
</bind>
</comp>

<comp id="1854" class="1004" name="x_fp_sig_9_fu_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="64" slack="0"/>
<pin id="1856" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_fp_sig_9/11 "/>
</bind>
</comp>

<comp id="1858" class="1004" name="icmp_ln18_14_fu_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="11" slack="0"/>
<pin id="1860" dir="0" index="1" bw="1" slack="0"/>
<pin id="1861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_14/11 "/>
</bind>
</comp>

<comp id="1864" class="1004" name="icmp_ln18_15_fu_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="52" slack="0"/>
<pin id="1866" dir="0" index="1" bw="1" slack="0"/>
<pin id="1867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_15/11 "/>
</bind>
</comp>

<comp id="1870" class="1004" name="and_ln18_9_fu_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="1" slack="0"/>
<pin id="1872" dir="0" index="1" bw="1" slack="0"/>
<pin id="1873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_9/11 "/>
</bind>
</comp>

<comp id="1876" class="1004" name="ymaggreater_9_fu_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="64" slack="0"/>
<pin id="1878" dir="0" index="1" bw="64" slack="0"/>
<pin id="1879" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ymaggreater_9/11 "/>
</bind>
</comp>

<comp id="1882" class="1004" name="select_ln488_8_fu_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="1" slack="0"/>
<pin id="1884" dir="0" index="1" bw="64" slack="0"/>
<pin id="1885" dir="0" index="2" bw="64" slack="0"/>
<pin id="1886" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln488_8/11 "/>
</bind>
</comp>

<comp id="1890" class="1004" name="select_ln488_9_fu_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="1" slack="0"/>
<pin id="1892" dir="0" index="1" bw="64" slack="0"/>
<pin id="1893" dir="0" index="2" bw="64" slack="0"/>
<pin id="1894" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln488_9/11 "/>
</bind>
</comp>

<comp id="1898" class="1004" name="xs_exp_1_2_fu_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="11" slack="0"/>
<pin id="1900" dir="0" index="1" bw="64" slack="0"/>
<pin id="1901" dir="0" index="2" bw="7" slack="0"/>
<pin id="1902" dir="0" index="3" bw="7" slack="0"/>
<pin id="1903" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_1_2/11 "/>
</bind>
</comp>

<comp id="1908" class="1004" name="trunc_ln534_4_fu_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="64" slack="0"/>
<pin id="1910" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln534_4/11 "/>
</bind>
</comp>

<comp id="1912" class="1004" name="zext_ln515_7_cast_fu_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="54" slack="0"/>
<pin id="1914" dir="0" index="1" bw="1" slack="0"/>
<pin id="1915" dir="0" index="2" bw="52" slack="0"/>
<pin id="1916" dir="0" index="3" bw="1" slack="0"/>
<pin id="1917" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln515_7_cast/11 "/>
</bind>
</comp>

<comp id="1922" class="1004" name="zext_ln515_7_fu_1922">
<pin_list>
<pin id="1923" dir="0" index="0" bw="54" slack="0"/>
<pin id="1924" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_7/11 "/>
</bind>
</comp>

<comp id="1926" class="1004" name="zext_ln515_8_fu_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="11" slack="0"/>
<pin id="1928" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_8/11 "/>
</bind>
</comp>

<comp id="1930" class="1004" name="add_ln515_4_fu_1930">
<pin_list>
<pin id="1931" dir="0" index="0" bw="11" slack="0"/>
<pin id="1932" dir="0" index="1" bw="11" slack="0"/>
<pin id="1933" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_4/11 "/>
</bind>
</comp>

<comp id="1936" class="1004" name="tmp_23_fu_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="1" slack="0"/>
<pin id="1938" dir="0" index="1" bw="12" slack="0"/>
<pin id="1939" dir="0" index="2" bw="5" slack="0"/>
<pin id="1940" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/11 "/>
</bind>
</comp>

<comp id="1944" class="1004" name="sub_ln18_4_fu_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="11" slack="0"/>
<pin id="1946" dir="0" index="1" bw="11" slack="0"/>
<pin id="1947" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_4/11 "/>
</bind>
</comp>

<comp id="1950" class="1004" name="sext_ln18_8_fu_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="11" slack="0"/>
<pin id="1952" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_8/11 "/>
</bind>
</comp>

<comp id="1954" class="1004" name="select_ln18_8_fu_1954">
<pin_list>
<pin id="1955" dir="0" index="0" bw="1" slack="0"/>
<pin id="1956" dir="0" index="1" bw="11" slack="0"/>
<pin id="1957" dir="0" index="2" bw="12" slack="0"/>
<pin id="1958" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_8/11 "/>
</bind>
</comp>

<comp id="1962" class="1004" name="sext_ln18_9_fu_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="12" slack="0"/>
<pin id="1964" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_9/11 "/>
</bind>
</comp>

<comp id="1966" class="1004" name="zext_ln18_4_fu_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="12" slack="0"/>
<pin id="1968" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_4/11 "/>
</bind>
</comp>

<comp id="1970" class="1004" name="lshr_ln18_4_fu_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="54" slack="0"/>
<pin id="1972" dir="0" index="1" bw="32" slack="0"/>
<pin id="1973" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_4/11 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="tmp_24_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="1" slack="0"/>
<pin id="1978" dir="0" index="1" bw="137" slack="0"/>
<pin id="1979" dir="0" index="2" bw="7" slack="0"/>
<pin id="1980" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/11 "/>
</bind>
</comp>

<comp id="1984" class="1004" name="bitcast_ln33_1_fu_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="32" slack="10"/>
<pin id="1986" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33_1/12 "/>
</bind>
</comp>

<comp id="1988" class="1004" name="tmp_22_fu_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="1" slack="0"/>
<pin id="1990" dir="0" index="1" bw="64" slack="1"/>
<pin id="1991" dir="0" index="2" bw="7" slack="0"/>
<pin id="1992" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/12 "/>
</bind>
</comp>

<comp id="1995" class="1004" name="shl_ln18_4_fu_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="54" slack="1"/>
<pin id="1997" dir="0" index="1" bw="32" slack="1"/>
<pin id="1998" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_4/12 "/>
</bind>
</comp>

<comp id="1999" class="1004" name="zext_ln21_4_fu_1999">
<pin_list>
<pin id="2000" dir="0" index="0" bw="1" slack="1"/>
<pin id="2001" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_4/12 "/>
</bind>
</comp>

<comp id="2002" class="1004" name="tmp_3_fu_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="13" slack="0"/>
<pin id="2004" dir="0" index="1" bw="137" slack="0"/>
<pin id="2005" dir="0" index="2" bw="7" slack="0"/>
<pin id="2006" dir="0" index="3" bw="8" slack="0"/>
<pin id="2007" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="2012" class="1004" name="select_ln18_9_fu_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="1" slack="1"/>
<pin id="2014" dir="0" index="1" bw="1" slack="0"/>
<pin id="2015" dir="0" index="2" bw="13" slack="0"/>
<pin id="2016" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_9/12 "/>
</bind>
</comp>

<comp id="2019" class="1004" name="sub_ln59_3_fu_2019">
<pin_list>
<pin id="2020" dir="0" index="0" bw="1" slack="0"/>
<pin id="2021" dir="0" index="1" bw="13" slack="0"/>
<pin id="2022" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59_3/12 "/>
</bind>
</comp>

<comp id="2025" class="1004" name="select_ln59_3_fu_2025">
<pin_list>
<pin id="2026" dir="0" index="0" bw="1" slack="0"/>
<pin id="2027" dir="0" index="1" bw="13" slack="0"/>
<pin id="2028" dir="0" index="2" bw="13" slack="0"/>
<pin id="2029" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_3/12 "/>
</bind>
</comp>

<comp id="2033" class="1004" name="zext_ln33_15_fu_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="13" slack="0"/>
<pin id="2035" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_15/12 "/>
</bind>
</comp>

<comp id="2037" class="1004" name="add_ln33_15_fu_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="15" slack="10"/>
<pin id="2039" dir="0" index="1" bw="13" slack="0"/>
<pin id="2040" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_15/12 "/>
</bind>
</comp>

<comp id="2042" class="1004" name="sext_ln33_4_fu_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="16" slack="0"/>
<pin id="2044" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_4/12 "/>
</bind>
</comp>

<comp id="2046" class="1004" name="trunc_ln33_3_fu_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="16" slack="0"/>
<pin id="2048" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33_3/12 "/>
</bind>
</comp>

<comp id="2050" class="1004" name="p_shl2_fu_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="21" slack="0"/>
<pin id="2052" dir="0" index="1" bw="13" slack="0"/>
<pin id="2053" dir="0" index="2" bw="1" slack="0"/>
<pin id="2054" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/12 "/>
</bind>
</comp>

<comp id="2058" class="1004" name="sub_ln33_4_fu_2058">
<pin_list>
<pin id="2059" dir="0" index="0" bw="21" slack="0"/>
<pin id="2060" dir="0" index="1" bw="16" slack="0"/>
<pin id="2061" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_4/12 "/>
</bind>
</comp>

<comp id="2064" class="1004" name="add_ln33_16_fu_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="21" slack="0"/>
<pin id="2066" dir="0" index="1" bw="21" slack="6"/>
<pin id="2067" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_16/12 "/>
</bind>
</comp>

<comp id="2069" class="1004" name="zext_ln33_16_fu_2069">
<pin_list>
<pin id="2070" dir="0" index="0" bw="21" slack="0"/>
<pin id="2071" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_16/12 "/>
</bind>
</comp>

<comp id="2074" class="1004" name="convolution_load_load_fu_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="32" slack="12"/>
<pin id="2076" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="convolution_load/13 "/>
</bind>
</comp>

<comp id="2078" class="1004" name="data_10_fu_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="64" slack="5"/>
<pin id="2080" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_10/13 "/>
</bind>
</comp>

<comp id="2081" class="1004" name="x_fp_sign_5_fu_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="1" slack="0"/>
<pin id="2083" dir="0" index="1" bw="64" slack="0"/>
<pin id="2084" dir="0" index="2" bw="7" slack="0"/>
<pin id="2085" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="x_fp_sign_5/13 "/>
</bind>
</comp>

<comp id="2089" class="1004" name="x_fp_exp_10_fu_2089">
<pin_list>
<pin id="2090" dir="0" index="0" bw="11" slack="0"/>
<pin id="2091" dir="0" index="1" bw="64" slack="0"/>
<pin id="2092" dir="0" index="2" bw="7" slack="0"/>
<pin id="2093" dir="0" index="3" bw="7" slack="0"/>
<pin id="2094" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_fp_exp_10/13 "/>
</bind>
</comp>

<comp id="2099" class="1004" name="x_fp_sig_10_fu_2099">
<pin_list>
<pin id="2100" dir="0" index="0" bw="64" slack="0"/>
<pin id="2101" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_fp_sig_10/13 "/>
</bind>
</comp>

<comp id="2103" class="1004" name="icmp_ln25_11_fu_2103">
<pin_list>
<pin id="2104" dir="0" index="0" bw="11" slack="0"/>
<pin id="2105" dir="0" index="1" bw="1" slack="0"/>
<pin id="2106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_11/13 "/>
</bind>
</comp>

<comp id="2109" class="1004" name="icmp_ln25_12_fu_2109">
<pin_list>
<pin id="2110" dir="0" index="0" bw="52" slack="0"/>
<pin id="2111" dir="0" index="1" bw="1" slack="0"/>
<pin id="2112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_12/13 "/>
</bind>
</comp>

<comp id="2115" class="1004" name="and_ln25_5_fu_2115">
<pin_list>
<pin id="2116" dir="0" index="0" bw="1" slack="0"/>
<pin id="2117" dir="0" index="1" bw="1" slack="0"/>
<pin id="2118" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_5/13 "/>
</bind>
</comp>

<comp id="2121" class="1004" name="icmp_ln18_16_fu_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="11" slack="0"/>
<pin id="2123" dir="0" index="1" bw="1" slack="0"/>
<pin id="2124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_16/13 "/>
</bind>
</comp>

<comp id="2127" class="1004" name="xor_ln18_5_fu_2127">
<pin_list>
<pin id="2128" dir="0" index="0" bw="1" slack="0"/>
<pin id="2129" dir="0" index="1" bw="1" slack="0"/>
<pin id="2130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_5/13 "/>
</bind>
</comp>

<comp id="2133" class="1004" name="and_ln18_10_fu_2133">
<pin_list>
<pin id="2134" dir="0" index="0" bw="1" slack="0"/>
<pin id="2135" dir="0" index="1" bw="1" slack="0"/>
<pin id="2136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_10/13 "/>
</bind>
</comp>

<comp id="2139" class="1004" name="or_ln18_11_fu_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="1" slack="0"/>
<pin id="2141" dir="0" index="1" bw="1" slack="0"/>
<pin id="2142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_11/13 "/>
</bind>
</comp>

<comp id="2145" class="1004" name="or_ln18_12_fu_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="1" slack="0"/>
<pin id="2147" dir="0" index="1" bw="1" slack="0"/>
<pin id="2148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_12/13 "/>
</bind>
</comp>

<comp id="2151" class="1004" name="data_17_fu_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="1" slack="0"/>
<pin id="2153" dir="0" index="1" bw="1" slack="0"/>
<pin id="2154" dir="0" index="2" bw="64" slack="0"/>
<pin id="2155" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_17/13 "/>
</bind>
</comp>

<comp id="2159" class="1004" name="x_fp_exp_11_fu_2159">
<pin_list>
<pin id="2160" dir="0" index="0" bw="11" slack="0"/>
<pin id="2161" dir="0" index="1" bw="64" slack="0"/>
<pin id="2162" dir="0" index="2" bw="7" slack="0"/>
<pin id="2163" dir="0" index="3" bw="7" slack="0"/>
<pin id="2164" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_fp_exp_11/13 "/>
</bind>
</comp>

<comp id="2169" class="1004" name="x_fp_sig_11_fu_2169">
<pin_list>
<pin id="2170" dir="0" index="0" bw="64" slack="0"/>
<pin id="2171" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_fp_sig_11/13 "/>
</bind>
</comp>

<comp id="2173" class="1004" name="icmp_ln18_17_fu_2173">
<pin_list>
<pin id="2174" dir="0" index="0" bw="11" slack="0"/>
<pin id="2175" dir="0" index="1" bw="1" slack="0"/>
<pin id="2176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_17/13 "/>
</bind>
</comp>

<comp id="2179" class="1004" name="icmp_ln18_18_fu_2179">
<pin_list>
<pin id="2180" dir="0" index="0" bw="52" slack="0"/>
<pin id="2181" dir="0" index="1" bw="1" slack="0"/>
<pin id="2182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_18/13 "/>
</bind>
</comp>

<comp id="2185" class="1004" name="and_ln18_11_fu_2185">
<pin_list>
<pin id="2186" dir="0" index="0" bw="1" slack="0"/>
<pin id="2187" dir="0" index="1" bw="1" slack="0"/>
<pin id="2188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_11/13 "/>
</bind>
</comp>

<comp id="2191" class="1004" name="ymaggreater_11_fu_2191">
<pin_list>
<pin id="2192" dir="0" index="0" bw="64" slack="0"/>
<pin id="2193" dir="0" index="1" bw="64" slack="0"/>
<pin id="2194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ymaggreater_11/13 "/>
</bind>
</comp>

<comp id="2197" class="1004" name="select_ln488_10_fu_2197">
<pin_list>
<pin id="2198" dir="0" index="0" bw="1" slack="0"/>
<pin id="2199" dir="0" index="1" bw="64" slack="0"/>
<pin id="2200" dir="0" index="2" bw="64" slack="0"/>
<pin id="2201" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln488_10/13 "/>
</bind>
</comp>

<comp id="2205" class="1004" name="select_ln488_11_fu_2205">
<pin_list>
<pin id="2206" dir="0" index="0" bw="1" slack="0"/>
<pin id="2207" dir="0" index="1" bw="64" slack="0"/>
<pin id="2208" dir="0" index="2" bw="64" slack="0"/>
<pin id="2209" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln488_11/13 "/>
</bind>
</comp>

<comp id="2213" class="1004" name="xs_exp_1_3_fu_2213">
<pin_list>
<pin id="2214" dir="0" index="0" bw="11" slack="0"/>
<pin id="2215" dir="0" index="1" bw="64" slack="0"/>
<pin id="2216" dir="0" index="2" bw="7" slack="0"/>
<pin id="2217" dir="0" index="3" bw="7" slack="0"/>
<pin id="2218" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_1_3/13 "/>
</bind>
</comp>

<comp id="2223" class="1004" name="trunc_ln534_5_fu_2223">
<pin_list>
<pin id="2224" dir="0" index="0" bw="64" slack="0"/>
<pin id="2225" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln534_5/13 "/>
</bind>
</comp>

<comp id="2227" class="1004" name="zext_ln515_9_cast_fu_2227">
<pin_list>
<pin id="2228" dir="0" index="0" bw="54" slack="0"/>
<pin id="2229" dir="0" index="1" bw="1" slack="0"/>
<pin id="2230" dir="0" index="2" bw="52" slack="0"/>
<pin id="2231" dir="0" index="3" bw="1" slack="0"/>
<pin id="2232" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln515_9_cast/13 "/>
</bind>
</comp>

<comp id="2237" class="1004" name="zext_ln515_9_fu_2237">
<pin_list>
<pin id="2238" dir="0" index="0" bw="54" slack="0"/>
<pin id="2239" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_9/13 "/>
</bind>
</comp>

<comp id="2241" class="1004" name="zext_ln515_10_fu_2241">
<pin_list>
<pin id="2242" dir="0" index="0" bw="11" slack="0"/>
<pin id="2243" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_10/13 "/>
</bind>
</comp>

<comp id="2245" class="1004" name="add_ln515_5_fu_2245">
<pin_list>
<pin id="2246" dir="0" index="0" bw="11" slack="0"/>
<pin id="2247" dir="0" index="1" bw="11" slack="0"/>
<pin id="2248" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_5/13 "/>
</bind>
</comp>

<comp id="2251" class="1004" name="tmp_27_fu_2251">
<pin_list>
<pin id="2252" dir="0" index="0" bw="1" slack="0"/>
<pin id="2253" dir="0" index="1" bw="12" slack="0"/>
<pin id="2254" dir="0" index="2" bw="5" slack="0"/>
<pin id="2255" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/13 "/>
</bind>
</comp>

<comp id="2259" class="1004" name="sub_ln18_5_fu_2259">
<pin_list>
<pin id="2260" dir="0" index="0" bw="11" slack="0"/>
<pin id="2261" dir="0" index="1" bw="11" slack="0"/>
<pin id="2262" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_5/13 "/>
</bind>
</comp>

<comp id="2265" class="1004" name="sext_ln18_10_fu_2265">
<pin_list>
<pin id="2266" dir="0" index="0" bw="11" slack="0"/>
<pin id="2267" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_10/13 "/>
</bind>
</comp>

<comp id="2269" class="1004" name="select_ln18_10_fu_2269">
<pin_list>
<pin id="2270" dir="0" index="0" bw="1" slack="0"/>
<pin id="2271" dir="0" index="1" bw="11" slack="0"/>
<pin id="2272" dir="0" index="2" bw="12" slack="0"/>
<pin id="2273" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_10/13 "/>
</bind>
</comp>

<comp id="2277" class="1004" name="sext_ln18_11_fu_2277">
<pin_list>
<pin id="2278" dir="0" index="0" bw="12" slack="0"/>
<pin id="2279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_11/13 "/>
</bind>
</comp>

<comp id="2281" class="1004" name="zext_ln18_5_fu_2281">
<pin_list>
<pin id="2282" dir="0" index="0" bw="12" slack="0"/>
<pin id="2283" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_5/13 "/>
</bind>
</comp>

<comp id="2285" class="1004" name="lshr_ln18_5_fu_2285">
<pin_list>
<pin id="2286" dir="0" index="0" bw="54" slack="0"/>
<pin id="2287" dir="0" index="1" bw="32" slack="0"/>
<pin id="2288" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_5/13 "/>
</bind>
</comp>

<comp id="2291" class="1004" name="tmp_28_fu_2291">
<pin_list>
<pin id="2292" dir="0" index="0" bw="1" slack="0"/>
<pin id="2293" dir="0" index="1" bw="137" slack="0"/>
<pin id="2294" dir="0" index="2" bw="7" slack="0"/>
<pin id="2295" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/13 "/>
</bind>
</comp>

<comp id="2299" class="1004" name="bitcast_ln33_3_fu_2299">
<pin_list>
<pin id="2300" dir="0" index="0" bw="32" slack="11"/>
<pin id="2301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33_3/14 "/>
</bind>
</comp>

<comp id="2303" class="1004" name="tmp_26_fu_2303">
<pin_list>
<pin id="2304" dir="0" index="0" bw="1" slack="0"/>
<pin id="2305" dir="0" index="1" bw="64" slack="1"/>
<pin id="2306" dir="0" index="2" bw="7" slack="0"/>
<pin id="2307" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/14 "/>
</bind>
</comp>

<comp id="2310" class="1004" name="shl_ln18_5_fu_2310">
<pin_list>
<pin id="2311" dir="0" index="0" bw="54" slack="1"/>
<pin id="2312" dir="0" index="1" bw="32" slack="1"/>
<pin id="2313" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_5/14 "/>
</bind>
</comp>

<comp id="2314" class="1004" name="zext_ln21_5_fu_2314">
<pin_list>
<pin id="2315" dir="0" index="0" bw="1" slack="1"/>
<pin id="2316" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_5/14 "/>
</bind>
</comp>

<comp id="2317" class="1004" name="tmp_10_fu_2317">
<pin_list>
<pin id="2318" dir="0" index="0" bw="13" slack="0"/>
<pin id="2319" dir="0" index="1" bw="137" slack="0"/>
<pin id="2320" dir="0" index="2" bw="7" slack="0"/>
<pin id="2321" dir="0" index="3" bw="8" slack="0"/>
<pin id="2322" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/14 "/>
</bind>
</comp>

<comp id="2327" class="1004" name="select_ln18_11_fu_2327">
<pin_list>
<pin id="2328" dir="0" index="0" bw="1" slack="1"/>
<pin id="2329" dir="0" index="1" bw="1" slack="0"/>
<pin id="2330" dir="0" index="2" bw="13" slack="0"/>
<pin id="2331" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_11/14 "/>
</bind>
</comp>

<comp id="2334" class="1004" name="sub_ln59_4_fu_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="1" slack="0"/>
<pin id="2336" dir="0" index="1" bw="13" slack="0"/>
<pin id="2337" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59_4/14 "/>
</bind>
</comp>

<comp id="2340" class="1004" name="select_ln59_4_fu_2340">
<pin_list>
<pin id="2341" dir="0" index="0" bw="1" slack="0"/>
<pin id="2342" dir="0" index="1" bw="13" slack="0"/>
<pin id="2343" dir="0" index="2" bw="13" slack="0"/>
<pin id="2344" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_4/14 "/>
</bind>
</comp>

<comp id="2348" class="1004" name="zext_ln33_17_fu_2348">
<pin_list>
<pin id="2349" dir="0" index="0" bw="13" slack="0"/>
<pin id="2350" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_17/14 "/>
</bind>
</comp>

<comp id="2352" class="1004" name="add_ln33_17_fu_2352">
<pin_list>
<pin id="2353" dir="0" index="0" bw="15" slack="12"/>
<pin id="2354" dir="0" index="1" bw="13" slack="0"/>
<pin id="2355" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_17/14 "/>
</bind>
</comp>

<comp id="2357" class="1004" name="sext_ln33_5_fu_2357">
<pin_list>
<pin id="2358" dir="0" index="0" bw="16" slack="0"/>
<pin id="2359" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_5/14 "/>
</bind>
</comp>

<comp id="2361" class="1004" name="trunc_ln33_4_fu_2361">
<pin_list>
<pin id="2362" dir="0" index="0" bw="16" slack="0"/>
<pin id="2363" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33_4/14 "/>
</bind>
</comp>

<comp id="2365" class="1004" name="p_shl1_fu_2365">
<pin_list>
<pin id="2366" dir="0" index="0" bw="21" slack="0"/>
<pin id="2367" dir="0" index="1" bw="13" slack="0"/>
<pin id="2368" dir="0" index="2" bw="1" slack="0"/>
<pin id="2369" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/14 "/>
</bind>
</comp>

<comp id="2373" class="1004" name="sub_ln33_5_fu_2373">
<pin_list>
<pin id="2374" dir="0" index="0" bw="21" slack="0"/>
<pin id="2375" dir="0" index="1" bw="16" slack="0"/>
<pin id="2376" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_5/14 "/>
</bind>
</comp>

<comp id="2379" class="1004" name="add_ln33_18_fu_2379">
<pin_list>
<pin id="2380" dir="0" index="0" bw="21" slack="0"/>
<pin id="2381" dir="0" index="1" bw="21" slack="8"/>
<pin id="2382" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_18/14 "/>
</bind>
</comp>

<comp id="2384" class="1004" name="zext_ln33_18_fu_2384">
<pin_list>
<pin id="2385" dir="0" index="0" bw="21" slack="0"/>
<pin id="2386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_18/14 "/>
</bind>
</comp>

<comp id="2389" class="1004" name="bitcast_ln33_4_fu_2389">
<pin_list>
<pin id="2390" dir="0" index="0" bw="32" slack="12"/>
<pin id="2391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33_4/16 "/>
</bind>
</comp>

<comp id="2393" class="1004" name="add_ln28_fu_2393">
<pin_list>
<pin id="2394" dir="0" index="0" bw="3" slack="19"/>
<pin id="2395" dir="0" index="1" bw="1" slack="0"/>
<pin id="2396" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/20 "/>
</bind>
</comp>

<comp id="2398" class="1004" name="store_ln28_store_fu_2398">
<pin_list>
<pin id="2399" dir="0" index="0" bw="3" slack="0"/>
<pin id="2400" dir="0" index="1" bw="3" slack="19"/>
<pin id="2401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/20 "/>
</bind>
</comp>

<comp id="2403" class="1004" name="store_ln28_store_fu_2403">
<pin_list>
<pin id="2404" dir="0" index="0" bw="32" slack="0"/>
<pin id="2405" dir="0" index="1" bw="32" slack="31"/>
<pin id="2406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/32 "/>
</bind>
</comp>

<comp id="2408" class="1004" name="convolution_load_1_load_fu_2408">
<pin_list>
<pin id="2409" dir="0" index="0" bw="32" slack="11"/>
<pin id="2410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="convolution_load_1/12 "/>
</bind>
</comp>

<comp id="2412" class="1005" name="convolution_reg_2412">
<pin_list>
<pin id="2413" dir="0" index="0" bw="32" slack="0"/>
<pin id="2414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="convolution "/>
</bind>
</comp>

<comp id="2420" class="1005" name="kernel_x_reg_2420">
<pin_list>
<pin id="2421" dir="0" index="0" bw="3" slack="0"/>
<pin id="2422" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kernel_x "/>
</bind>
</comp>

<comp id="2427" class="1005" name="in_feat_reg_2427">
<pin_list>
<pin id="2428" dir="0" index="0" bw="6" slack="0"/>
<pin id="2429" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="in_feat "/>
</bind>
</comp>

<comp id="2434" class="1005" name="indvar_flatten_reg_2434">
<pin_list>
<pin id="2435" dir="0" index="0" bw="8" slack="0"/>
<pin id="2436" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="2441" class="1005" name="select_ln13_1_read_reg_2441">
<pin_list>
<pin id="2442" dir="0" index="0" bw="8" slack="3"/>
<pin id="2443" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="select_ln13_1_read "/>
</bind>
</comp>

<comp id="2446" class="1005" name="zext_ln13_1_cast_reg_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="9" slack="1"/>
<pin id="2448" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_1_cast "/>
</bind>
</comp>

<comp id="2453" class="1005" name="icmp_ln26_reg_2453">
<pin_list>
<pin id="2454" dir="0" index="0" bw="1" slack="1"/>
<pin id="2455" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="2457" class="1005" name="select_ln26_reg_2457">
<pin_list>
<pin id="2458" dir="0" index="0" bw="3" slack="19"/>
<pin id="2459" dir="1" index="1" bw="3" slack="19"/>
</pin_list>
<bind>
<opset="select_ln26 "/>
</bind>
</comp>

<comp id="2462" class="1005" name="select_ln26_1_reg_2462">
<pin_list>
<pin id="2463" dir="0" index="0" bw="6" slack="1"/>
<pin id="2464" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26_1 "/>
</bind>
</comp>

<comp id="2468" class="1005" name="mul_ln33_reg_2468">
<pin_list>
<pin id="2469" dir="0" index="0" bw="10" slack="1"/>
<pin id="2470" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33 "/>
</bind>
</comp>

<comp id="2475" class="1005" name="zext_ln33_3_reg_2475">
<pin_list>
<pin id="2476" dir="0" index="0" bw="10" slack="1"/>
<pin id="2477" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33_3 "/>
</bind>
</comp>

<comp id="2482" class="1005" name="conv3_weights_addr_reg_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="10" slack="1"/>
<pin id="2484" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_addr "/>
</bind>
</comp>

<comp id="2487" class="1005" name="conv3_weights_addr_1_reg_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="10" slack="1"/>
<pin id="2489" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_addr_1 "/>
</bind>
</comp>

<comp id="2492" class="1005" name="sext_ln1432_1_reg_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="32" slack="1"/>
<pin id="2494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1432_1 "/>
</bind>
</comp>

<comp id="2497" class="1005" name="select_ln488_7_reg_2497">
<pin_list>
<pin id="2498" dir="0" index="0" bw="64" slack="1"/>
<pin id="2499" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln488_7 "/>
</bind>
</comp>

<comp id="2502" class="1005" name="zext_ln515_5_reg_2502">
<pin_list>
<pin id="2503" dir="0" index="0" bw="137" slack="1"/>
<pin id="2504" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln515_5 "/>
</bind>
</comp>

<comp id="2507" class="1005" name="tmp_19_reg_2507">
<pin_list>
<pin id="2508" dir="0" index="0" bw="1" slack="1"/>
<pin id="2509" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="2512" class="1005" name="zext_ln18_3_reg_2512">
<pin_list>
<pin id="2513" dir="0" index="0" bw="137" slack="1"/>
<pin id="2514" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_3 "/>
</bind>
</comp>

<comp id="2517" class="1005" name="tmp_20_reg_2517">
<pin_list>
<pin id="2518" dir="0" index="0" bw="1" slack="1"/>
<pin id="2519" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="2522" class="1005" name="sext_ln33_reg_2522">
<pin_list>
<pin id="2523" dir="0" index="0" bw="16" slack="6"/>
<pin id="2524" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="sext_ln33 "/>
</bind>
</comp>

<comp id="2530" class="1005" name="conv3_weights_addr_2_reg_2530">
<pin_list>
<pin id="2531" dir="0" index="0" bw="10" slack="1"/>
<pin id="2532" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_addr_2 "/>
</bind>
</comp>

<comp id="2535" class="1005" name="conv3_weights_addr_3_reg_2535">
<pin_list>
<pin id="2536" dir="0" index="0" bw="10" slack="1"/>
<pin id="2537" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_addr_3 "/>
</bind>
</comp>

<comp id="2540" class="1005" name="add_ln33_8_reg_2540">
<pin_list>
<pin id="2541" dir="0" index="0" bw="10" slack="1"/>
<pin id="2542" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_8 "/>
</bind>
</comp>

<comp id="2545" class="1005" name="sext_ln1432_2_reg_2545">
<pin_list>
<pin id="2546" dir="0" index="0" bw="32" slack="1"/>
<pin id="2547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1432_2 "/>
</bind>
</comp>

<comp id="2550" class="1005" name="conv3_weights_load_reg_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="32" slack="8"/>
<pin id="2552" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="conv3_weights_load "/>
</bind>
</comp>

<comp id="2555" class="1005" name="conv3_weights_load_1_reg_2555">
<pin_list>
<pin id="2556" dir="0" index="0" bw="32" slack="10"/>
<pin id="2557" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="conv3_weights_load_1 "/>
</bind>
</comp>

<comp id="2560" class="1005" name="add_ln33_13_reg_2560">
<pin_list>
<pin id="2561" dir="0" index="0" bw="16" slack="4"/>
<pin id="2562" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln33_13 "/>
</bind>
</comp>

<comp id="2565" class="1005" name="trunc_ln33_2_reg_2565">
<pin_list>
<pin id="2566" dir="0" index="0" bw="13" slack="4"/>
<pin id="2567" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln33_2 "/>
</bind>
</comp>

<comp id="2570" class="1005" name="conv3_weights_addr_4_reg_2570">
<pin_list>
<pin id="2571" dir="0" index="0" bw="10" slack="1"/>
<pin id="2572" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_addr_4 "/>
</bind>
</comp>

<comp id="2575" class="1005" name="sext_ln1432_3_reg_2575">
<pin_list>
<pin id="2576" dir="0" index="0" bw="32" slack="1"/>
<pin id="2577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1432_3 "/>
</bind>
</comp>

<comp id="2580" class="1005" name="conv3_weights_load_2_reg_2580">
<pin_list>
<pin id="2581" dir="0" index="0" bw="32" slack="5"/>
<pin id="2582" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="conv3_weights_load_2 "/>
</bind>
</comp>

<comp id="2585" class="1005" name="conv3_weights_load_3_reg_2585">
<pin_list>
<pin id="2586" dir="0" index="0" bw="32" slack="11"/>
<pin id="2587" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="conv3_weights_load_3 "/>
</bind>
</comp>

<comp id="2590" class="1005" name="zext_ln1432_reg_2590">
<pin_list>
<pin id="2591" dir="0" index="0" bw="32" slack="1"/>
<pin id="2592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1432 "/>
</bind>
</comp>

<comp id="2595" class="1005" name="conv3_weights_load_4_reg_2595">
<pin_list>
<pin id="2596" dir="0" index="0" bw="32" slack="12"/>
<pin id="2597" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="conv3_weights_load_4 "/>
</bind>
</comp>

<comp id="2600" class="1005" name="xs_sign_reg_2600">
<pin_list>
<pin id="2601" dir="0" index="0" bw="1" slack="1"/>
<pin id="2602" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xs_sign "/>
</bind>
</comp>

<comp id="2605" class="1005" name="zext_ln15_reg_2605">
<pin_list>
<pin id="2606" dir="0" index="0" bw="137" slack="1"/>
<pin id="2607" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="2610" class="1005" name="tmp_reg_2610">
<pin_list>
<pin id="2611" dir="0" index="0" bw="1" slack="1"/>
<pin id="2612" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2615" class="1005" name="zext_ln18_reg_2615">
<pin_list>
<pin id="2616" dir="0" index="0" bw="137" slack="1"/>
<pin id="2617" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="2620" class="1005" name="tmp_1_reg_2620">
<pin_list>
<pin id="2621" dir="0" index="0" bw="1" slack="1"/>
<pin id="2622" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="2625" class="1005" name="zext_ln1432_1_reg_2625">
<pin_list>
<pin id="2626" dir="0" index="0" bw="32" slack="1"/>
<pin id="2627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1432_1 "/>
</bind>
</comp>

<comp id="2630" class="1005" name="result_reg_2630">
<pin_list>
<pin id="2631" dir="0" index="0" bw="21" slack="2"/>
<pin id="2632" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="2638" class="1005" name="x_assign_3_1_reg_2638">
<pin_list>
<pin id="2639" dir="0" index="0" bw="64" slack="3"/>
<pin id="2640" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="x_assign_3_1 "/>
</bind>
</comp>

<comp id="2643" class="1005" name="layer2_output_addr_2_reg_2643">
<pin_list>
<pin id="2644" dir="0" index="0" bw="21" slack="1"/>
<pin id="2645" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_addr_2 "/>
</bind>
</comp>

<comp id="2648" class="1005" name="select_ln488_3_reg_2648">
<pin_list>
<pin id="2649" dir="0" index="0" bw="64" slack="1"/>
<pin id="2650" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln488_3 "/>
</bind>
</comp>

<comp id="2653" class="1005" name="zext_ln515_1_reg_2653">
<pin_list>
<pin id="2654" dir="0" index="0" bw="137" slack="1"/>
<pin id="2655" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln515_1 "/>
</bind>
</comp>

<comp id="2658" class="1005" name="tmp_7_reg_2658">
<pin_list>
<pin id="2659" dir="0" index="0" bw="1" slack="1"/>
<pin id="2660" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="2663" class="1005" name="zext_ln18_1_reg_2663">
<pin_list>
<pin id="2664" dir="0" index="0" bw="137" slack="1"/>
<pin id="2665" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_1 "/>
</bind>
</comp>

<comp id="2668" class="1005" name="tmp_8_reg_2668">
<pin_list>
<pin id="2669" dir="0" index="0" bw="1" slack="1"/>
<pin id="2670" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="2673" class="1005" name="layer2_output_addr_reg_2673">
<pin_list>
<pin id="2674" dir="0" index="0" bw="21" slack="1"/>
<pin id="2675" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_addr "/>
</bind>
</comp>

<comp id="2678" class="1005" name="bitcast_ln33_2_reg_2678">
<pin_list>
<pin id="2679" dir="0" index="0" bw="32" slack="1"/>
<pin id="2680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln33_2 "/>
</bind>
</comp>

<comp id="2683" class="1005" name="x_assign_3_4_reg_2683">
<pin_list>
<pin id="2684" dir="0" index="0" bw="64" slack="5"/>
<pin id="2685" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="x_assign_3_4 "/>
</bind>
</comp>

<comp id="2688" class="1005" name="select_ln488_5_reg_2688">
<pin_list>
<pin id="2689" dir="0" index="0" bw="64" slack="1"/>
<pin id="2690" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln488_5 "/>
</bind>
</comp>

<comp id="2693" class="1005" name="zext_ln515_3_reg_2693">
<pin_list>
<pin id="2694" dir="0" index="0" bw="137" slack="1"/>
<pin id="2695" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln515_3 "/>
</bind>
</comp>

<comp id="2698" class="1005" name="tmp_13_reg_2698">
<pin_list>
<pin id="2699" dir="0" index="0" bw="1" slack="1"/>
<pin id="2700" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="2703" class="1005" name="zext_ln18_2_reg_2703">
<pin_list>
<pin id="2704" dir="0" index="0" bw="137" slack="1"/>
<pin id="2705" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_2 "/>
</bind>
</comp>

<comp id="2708" class="1005" name="tmp_14_reg_2708">
<pin_list>
<pin id="2709" dir="0" index="0" bw="1" slack="1"/>
<pin id="2710" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="2713" class="1005" name="bitcast_ln33_reg_2713">
<pin_list>
<pin id="2714" dir="0" index="0" bw="32" slack="1"/>
<pin id="2715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln33 "/>
</bind>
</comp>

<comp id="2718" class="1005" name="layer2_output_addr_1_reg_2718">
<pin_list>
<pin id="2719" dir="0" index="0" bw="21" slack="1"/>
<pin id="2720" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_addr_1 "/>
</bind>
</comp>

<comp id="2723" class="1005" name="mul_2_reg_2723">
<pin_list>
<pin id="2724" dir="0" index="0" bw="32" slack="11"/>
<pin id="2725" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mul_2 "/>
</bind>
</comp>

<comp id="2728" class="1005" name="select_ln488_9_reg_2728">
<pin_list>
<pin id="2729" dir="0" index="0" bw="64" slack="1"/>
<pin id="2730" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln488_9 "/>
</bind>
</comp>

<comp id="2733" class="1005" name="zext_ln515_7_reg_2733">
<pin_list>
<pin id="2734" dir="0" index="0" bw="137" slack="1"/>
<pin id="2735" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln515_7 "/>
</bind>
</comp>

<comp id="2738" class="1005" name="tmp_23_reg_2738">
<pin_list>
<pin id="2739" dir="0" index="0" bw="1" slack="1"/>
<pin id="2740" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="2743" class="1005" name="zext_ln18_4_reg_2743">
<pin_list>
<pin id="2744" dir="0" index="0" bw="137" slack="1"/>
<pin id="2745" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_4 "/>
</bind>
</comp>

<comp id="2748" class="1005" name="tmp_24_reg_2748">
<pin_list>
<pin id="2749" dir="0" index="0" bw="1" slack="1"/>
<pin id="2750" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="2753" class="1005" name="bitcast_ln33_1_reg_2753">
<pin_list>
<pin id="2754" dir="0" index="0" bw="32" slack="1"/>
<pin id="2755" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln33_1 "/>
</bind>
</comp>

<comp id="2758" class="1005" name="layer2_output_addr_3_reg_2758">
<pin_list>
<pin id="2759" dir="0" index="0" bw="21" slack="1"/>
<pin id="2760" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_addr_3 "/>
</bind>
</comp>

<comp id="2763" class="1005" name="convolution_load_reg_2763">
<pin_list>
<pin id="2764" dir="0" index="0" bw="32" slack="1"/>
<pin id="2765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convolution_load "/>
</bind>
</comp>

<comp id="2768" class="1005" name="select_ln488_11_reg_2768">
<pin_list>
<pin id="2769" dir="0" index="0" bw="64" slack="1"/>
<pin id="2770" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln488_11 "/>
</bind>
</comp>

<comp id="2773" class="1005" name="zext_ln515_9_reg_2773">
<pin_list>
<pin id="2774" dir="0" index="0" bw="137" slack="1"/>
<pin id="2775" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln515_9 "/>
</bind>
</comp>

<comp id="2778" class="1005" name="tmp_27_reg_2778">
<pin_list>
<pin id="2779" dir="0" index="0" bw="1" slack="1"/>
<pin id="2780" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="2783" class="1005" name="zext_ln18_5_reg_2783">
<pin_list>
<pin id="2784" dir="0" index="0" bw="137" slack="1"/>
<pin id="2785" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_5 "/>
</bind>
</comp>

<comp id="2788" class="1005" name="tmp_28_reg_2788">
<pin_list>
<pin id="2789" dir="0" index="0" bw="1" slack="1"/>
<pin id="2790" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="2793" class="1005" name="mul_1_reg_2793">
<pin_list>
<pin id="2794" dir="0" index="0" bw="32" slack="3"/>
<pin id="2795" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="2798" class="1005" name="bitcast_ln33_3_reg_2798">
<pin_list>
<pin id="2799" dir="0" index="0" bw="32" slack="1"/>
<pin id="2800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln33_3 "/>
</bind>
</comp>

<comp id="2803" class="1005" name="layer2_output_addr_4_reg_2803">
<pin_list>
<pin id="2804" dir="0" index="0" bw="21" slack="1"/>
<pin id="2805" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_addr_4 "/>
</bind>
</comp>

<comp id="2808" class="1005" name="bitcast_ln33_4_reg_2808">
<pin_list>
<pin id="2809" dir="0" index="0" bw="32" slack="1"/>
<pin id="2810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln33_4 "/>
</bind>
</comp>

<comp id="2813" class="1005" name="mul_4_reg_2813">
<pin_list>
<pin id="2814" dir="0" index="0" bw="32" slack="11"/>
<pin id="2815" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mul_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="132" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="54" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="204"><net_src comp="181" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="205"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="0" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="206" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="221"><net_src comp="213" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="54" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="54" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="243" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="256"><net_src comp="12" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="251" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="264"><net_src comp="12" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="259" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="54" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="267" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="237" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="298"><net_src comp="237" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="303"><net_src comp="279" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="308"><net_src comp="275" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="313"><net_src comp="162" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="168" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="34" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="36" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="42" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="338" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="44" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="46" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="353" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="48" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="34" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="353" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="384"><net_src comp="365" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="359" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="356" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="50" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="52" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="371" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="391" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="422"><net_src comp="397" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="403" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="433"><net_src comp="314" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="56" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="403" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="455"><net_src comp="58" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="156" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="60" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="464"><net_src comp="62" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="156" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="64" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="66" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="471"><net_src comp="156" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="458" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="68" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="468" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="70" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="472" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="458" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="72" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="478" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="74" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="490" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="484" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="450" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="54" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="156" pin="2"/><net_sink comp="520" pin=2"/></net>

<net id="534"><net_src comp="62" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="520" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="64" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="66" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="541"><net_src comp="520" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="528" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="72" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="538" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="70" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="542" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="548" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="520" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="76" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="520" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="76" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="579"><net_src comp="554" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="76" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="566" pin="3"/><net_sink comp="574" pin=2"/></net>

<net id="588"><net_src comp="62" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="574" pin="3"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="64" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="591"><net_src comp="66" pin="0"/><net_sink comp="582" pin=3"/></net>

<net id="595"><net_src comp="574" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="602"><net_src comp="78" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="74" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="592" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="80" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="609"><net_src comp="596" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="582" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="82" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="625"><net_src comp="84" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="614" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="86" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="632"><net_src comp="88" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="582" pin="4"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="628" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="620" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="634" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="614" pin="2"/><net_sink comp="638" pin=2"/></net>

<net id="649"><net_src comp="638" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="646" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="606" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="650" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="90" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="92" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="347" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="379" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="686"><net_src comp="94" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="30" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="691"><net_src comp="681" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="688" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="678" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="701"><net_src comp="692" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="96" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="98" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="100" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="702" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="717" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="731"><net_src comp="707" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="727" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="741"><net_src comp="712" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="56" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="742" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="757"><net_src comp="58" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="60" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="772"><net_src comp="102" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="759" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="92" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="775"><net_src comp="104" pin="0"/><net_sink comp="766" pin=3"/></net>

<net id="781"><net_src comp="763" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="782"><net_src comp="766" pin="4"/><net_sink comp="776" pin=2"/></net>

<net id="787"><net_src comp="106" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="776" pin="3"/><net_sink comp="783" pin=1"/></net>

<net id="794"><net_src comp="752" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="795"><net_src comp="783" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="796"><net_src comp="776" pin="3"/><net_sink comp="789" pin=2"/></net>

<net id="800"><net_src comp="789" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="805"><net_src comp="698" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="797" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="801" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="811" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="819"><net_src comp="108" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="823"><net_src comp="815" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="829"><net_src comp="44" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="833"><net_src comp="825" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="838"><net_src comp="286" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="844"><net_src comp="58" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="835" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="846"><net_src comp="60" pin="0"/><net_sink comp="839" pin=2"/></net>

<net id="853"><net_src comp="62" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="835" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="855"><net_src comp="64" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="856"><net_src comp="66" pin="0"/><net_sink comp="847" pin=3"/></net>

<net id="860"><net_src comp="835" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="865"><net_src comp="847" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="68" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="857" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="70" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="861" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="867" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="847" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="72" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="867" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="74" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="879" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="885" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="901"><net_src comp="873" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="891" pin="2"/><net_sink comp="897" pin=1"/></net>

<net id="907"><net_src comp="897" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="839" pin="3"/><net_sink comp="903" pin=1"/></net>

<net id="914"><net_src comp="903" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="54" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="835" pin="1"/><net_sink comp="909" pin=2"/></net>

<net id="923"><net_src comp="62" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="924"><net_src comp="909" pin="3"/><net_sink comp="917" pin=1"/></net>

<net id="925"><net_src comp="64" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="926"><net_src comp="66" pin="0"/><net_sink comp="917" pin=3"/></net>

<net id="930"><net_src comp="909" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="935"><net_src comp="917" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="72" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="927" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="70" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="931" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="937" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="953"><net_src comp="909" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="76" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="960"><net_src comp="949" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="961"><net_src comp="909" pin="3"/><net_sink comp="955" pin=1"/></net>

<net id="962"><net_src comp="76" pin="0"/><net_sink comp="955" pin=2"/></net>

<net id="968"><net_src comp="943" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="76" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="955" pin="3"/><net_sink comp="963" pin=2"/></net>

<net id="976"><net_src comp="58" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="977"><net_src comp="963" pin="3"/><net_sink comp="971" pin=1"/></net>

<net id="978"><net_src comp="60" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="985"><net_src comp="62" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="986"><net_src comp="963" pin="3"/><net_sink comp="979" pin=1"/></net>

<net id="987"><net_src comp="64" pin="0"/><net_sink comp="979" pin=2"/></net>

<net id="988"><net_src comp="66" pin="0"/><net_sink comp="979" pin=3"/></net>

<net id="992"><net_src comp="963" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="999"><net_src comp="78" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="1000"><net_src comp="74" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1001"><net_src comp="989" pin="1"/><net_sink comp="993" pin=2"/></net>

<net id="1002"><net_src comp="80" pin="0"/><net_sink comp="993" pin=3"/></net>

<net id="1006"><net_src comp="993" pin="4"/><net_sink comp="1003" pin=0"/></net>

<net id="1010"><net_src comp="979" pin="4"/><net_sink comp="1007" pin=0"/></net>

<net id="1015"><net_src comp="1007" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="82" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1022"><net_src comp="84" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1023"><net_src comp="1011" pin="2"/><net_sink comp="1017" pin=1"/></net>

<net id="1024"><net_src comp="86" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1029"><net_src comp="88" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="979" pin="4"/><net_sink comp="1025" pin=1"/></net>

<net id="1034"><net_src comp="1025" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1040"><net_src comp="1017" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1041"><net_src comp="1031" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="1042"><net_src comp="1011" pin="2"/><net_sink comp="1035" pin=2"/></net>

<net id="1046"><net_src comp="1035" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="1043" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1055"><net_src comp="1003" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1047" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1062"><net_src comp="90" pin="0"/><net_sink comp="1057" pin=0"/></net>

<net id="1063"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=1"/></net>

<net id="1064"><net_src comp="92" pin="0"/><net_sink comp="1057" pin=2"/></net>

<net id="1069"><net_src comp="110" pin="0"/><net_sink comp="1065" pin=1"/></net>

<net id="1073"><net_src comp="1065" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1088"><net_src comp="112" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1089"><net_src comp="1075" pin="2"/><net_sink comp="1082" pin=1"/></net>

<net id="1090"><net_src comp="92" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1091"><net_src comp="114" pin="0"/><net_sink comp="1082" pin=3"/></net>

<net id="1097"><net_src comp="1079" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1098"><net_src comp="1082" pin="4"/><net_sink comp="1092" pin=2"/></net>

<net id="1103"><net_src comp="116" pin="0"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="1092" pin="3"/><net_sink comp="1099" pin=1"/></net>

<net id="1110"><net_src comp="1099" pin="2"/><net_sink comp="1105" pin=1"/></net>

<net id="1111"><net_src comp="1092" pin="3"/><net_sink comp="1105" pin=2"/></net>

<net id="1120"><net_src comp="118" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1121"><net_src comp="30" pin="0"/><net_sink comp="1115" pin=2"/></net>

<net id="1126"><net_src comp="1115" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="1112" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="1122" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="1105" pin="3"/><net_sink comp="1128" pin=1"/></net>

<net id="1137"><net_src comp="1128" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1142"><net_src comp="286" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1148"><net_src comp="58" pin="0"/><net_sink comp="1143" pin=0"/></net>

<net id="1149"><net_src comp="1139" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="1150"><net_src comp="60" pin="0"/><net_sink comp="1143" pin=2"/></net>

<net id="1157"><net_src comp="62" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1158"><net_src comp="1139" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1159"><net_src comp="64" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1160"><net_src comp="66" pin="0"/><net_sink comp="1151" pin=3"/></net>

<net id="1164"><net_src comp="1139" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1169"><net_src comp="1151" pin="4"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="68" pin="0"/><net_sink comp="1165" pin=1"/></net>

<net id="1175"><net_src comp="1161" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="70" pin="0"/><net_sink comp="1171" pin=1"/></net>

<net id="1181"><net_src comp="1165" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="1171" pin="2"/><net_sink comp="1177" pin=1"/></net>

<net id="1187"><net_src comp="1151" pin="4"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="72" pin="0"/><net_sink comp="1183" pin=1"/></net>

<net id="1193"><net_src comp="1171" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="74" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1199"><net_src comp="1183" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="1189" pin="2"/><net_sink comp="1195" pin=1"/></net>

<net id="1205"><net_src comp="1177" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="1195" pin="2"/><net_sink comp="1201" pin=1"/></net>

<net id="1211"><net_src comp="1201" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="1143" pin="3"/><net_sink comp="1207" pin=1"/></net>

<net id="1218"><net_src comp="1207" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1219"><net_src comp="54" pin="0"/><net_sink comp="1213" pin=1"/></net>

<net id="1220"><net_src comp="1139" pin="1"/><net_sink comp="1213" pin=2"/></net>

<net id="1227"><net_src comp="62" pin="0"/><net_sink comp="1221" pin=0"/></net>

<net id="1228"><net_src comp="1213" pin="3"/><net_sink comp="1221" pin=1"/></net>

<net id="1229"><net_src comp="64" pin="0"/><net_sink comp="1221" pin=2"/></net>

<net id="1230"><net_src comp="66" pin="0"/><net_sink comp="1221" pin=3"/></net>

<net id="1234"><net_src comp="1213" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1239"><net_src comp="1221" pin="4"/><net_sink comp="1235" pin=0"/></net>

<net id="1240"><net_src comp="72" pin="0"/><net_sink comp="1235" pin=1"/></net>

<net id="1245"><net_src comp="1231" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="70" pin="0"/><net_sink comp="1241" pin=1"/></net>

<net id="1251"><net_src comp="1235" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="1241" pin="2"/><net_sink comp="1247" pin=1"/></net>

<net id="1257"><net_src comp="1213" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1258"><net_src comp="76" pin="0"/><net_sink comp="1253" pin=1"/></net>

<net id="1264"><net_src comp="1253" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1265"><net_src comp="1213" pin="3"/><net_sink comp="1259" pin=1"/></net>

<net id="1266"><net_src comp="76" pin="0"/><net_sink comp="1259" pin=2"/></net>

<net id="1272"><net_src comp="1247" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1273"><net_src comp="76" pin="0"/><net_sink comp="1267" pin=1"/></net>

<net id="1274"><net_src comp="1259" pin="3"/><net_sink comp="1267" pin=2"/></net>

<net id="1281"><net_src comp="62" pin="0"/><net_sink comp="1275" pin=0"/></net>

<net id="1282"><net_src comp="1267" pin="3"/><net_sink comp="1275" pin=1"/></net>

<net id="1283"><net_src comp="64" pin="0"/><net_sink comp="1275" pin=2"/></net>

<net id="1284"><net_src comp="66" pin="0"/><net_sink comp="1275" pin=3"/></net>

<net id="1288"><net_src comp="1267" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1295"><net_src comp="78" pin="0"/><net_sink comp="1289" pin=0"/></net>

<net id="1296"><net_src comp="74" pin="0"/><net_sink comp="1289" pin=1"/></net>

<net id="1297"><net_src comp="1285" pin="1"/><net_sink comp="1289" pin=2"/></net>

<net id="1298"><net_src comp="80" pin="0"/><net_sink comp="1289" pin=3"/></net>

<net id="1302"><net_src comp="1289" pin="4"/><net_sink comp="1299" pin=0"/></net>

<net id="1306"><net_src comp="1275" pin="4"/><net_sink comp="1303" pin=0"/></net>

<net id="1311"><net_src comp="1303" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1312"><net_src comp="82" pin="0"/><net_sink comp="1307" pin=1"/></net>

<net id="1318"><net_src comp="84" pin="0"/><net_sink comp="1313" pin=0"/></net>

<net id="1319"><net_src comp="1307" pin="2"/><net_sink comp="1313" pin=1"/></net>

<net id="1320"><net_src comp="86" pin="0"/><net_sink comp="1313" pin=2"/></net>

<net id="1325"><net_src comp="88" pin="0"/><net_sink comp="1321" pin=0"/></net>

<net id="1326"><net_src comp="1275" pin="4"/><net_sink comp="1321" pin=1"/></net>

<net id="1330"><net_src comp="1321" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1336"><net_src comp="1313" pin="3"/><net_sink comp="1331" pin=0"/></net>

<net id="1337"><net_src comp="1327" pin="1"/><net_sink comp="1331" pin=1"/></net>

<net id="1338"><net_src comp="1307" pin="2"/><net_sink comp="1331" pin=2"/></net>

<net id="1342"><net_src comp="1331" pin="3"/><net_sink comp="1339" pin=0"/></net>

<net id="1346"><net_src comp="1339" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1351"><net_src comp="1299" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1352"><net_src comp="1343" pin="1"/><net_sink comp="1347" pin=1"/></net>

<net id="1358"><net_src comp="90" pin="0"/><net_sink comp="1353" pin=0"/></net>

<net id="1359"><net_src comp="1347" pin="2"/><net_sink comp="1353" pin=1"/></net>

<net id="1360"><net_src comp="92" pin="0"/><net_sink comp="1353" pin=2"/></net>

<net id="1366"><net_src comp="58" pin="0"/><net_sink comp="1361" pin=0"/></net>

<net id="1367"><net_src comp="60" pin="0"/><net_sink comp="1361" pin=2"/></net>

<net id="1381"><net_src comp="102" pin="0"/><net_sink comp="1375" pin=0"/></net>

<net id="1382"><net_src comp="1368" pin="2"/><net_sink comp="1375" pin=1"/></net>

<net id="1383"><net_src comp="92" pin="0"/><net_sink comp="1375" pin=2"/></net>

<net id="1384"><net_src comp="104" pin="0"/><net_sink comp="1375" pin=3"/></net>

<net id="1390"><net_src comp="1372" pin="1"/><net_sink comp="1385" pin=1"/></net>

<net id="1391"><net_src comp="1375" pin="4"/><net_sink comp="1385" pin=2"/></net>

<net id="1396"><net_src comp="106" pin="0"/><net_sink comp="1392" pin=0"/></net>

<net id="1397"><net_src comp="1385" pin="3"/><net_sink comp="1392" pin=1"/></net>

<net id="1403"><net_src comp="1361" pin="3"/><net_sink comp="1398" pin=0"/></net>

<net id="1404"><net_src comp="1392" pin="2"/><net_sink comp="1398" pin=1"/></net>

<net id="1405"><net_src comp="1385" pin="3"/><net_sink comp="1398" pin=2"/></net>

<net id="1409"><net_src comp="1398" pin="3"/><net_sink comp="1406" pin=0"/></net>

<net id="1414"><net_src comp="1406" pin="1"/><net_sink comp="1410" pin=1"/></net>

<net id="1418"><net_src comp="1410" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1422"><net_src comp="1410" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1428"><net_src comp="118" pin="0"/><net_sink comp="1423" pin=0"/></net>

<net id="1429"><net_src comp="1419" pin="1"/><net_sink comp="1423" pin=1"/></net>

<net id="1430"><net_src comp="30" pin="0"/><net_sink comp="1423" pin=2"/></net>

<net id="1435"><net_src comp="1423" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1436"><net_src comp="1415" pin="1"/><net_sink comp="1431" pin=1"/></net>

<net id="1441"><net_src comp="1431" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1445"><net_src comp="1437" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1450"><net_src comp="1447" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1459"><net_src comp="58" pin="0"/><net_sink comp="1454" pin=0"/></net>

<net id="1460"><net_src comp="1451" pin="1"/><net_sink comp="1454" pin=1"/></net>

<net id="1461"><net_src comp="60" pin="0"/><net_sink comp="1454" pin=2"/></net>

<net id="1468"><net_src comp="62" pin="0"/><net_sink comp="1462" pin=0"/></net>

<net id="1469"><net_src comp="1451" pin="1"/><net_sink comp="1462" pin=1"/></net>

<net id="1470"><net_src comp="64" pin="0"/><net_sink comp="1462" pin=2"/></net>

<net id="1471"><net_src comp="66" pin="0"/><net_sink comp="1462" pin=3"/></net>

<net id="1475"><net_src comp="1451" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1480"><net_src comp="1462" pin="4"/><net_sink comp="1476" pin=0"/></net>

<net id="1481"><net_src comp="68" pin="0"/><net_sink comp="1476" pin=1"/></net>

<net id="1486"><net_src comp="1472" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1487"><net_src comp="70" pin="0"/><net_sink comp="1482" pin=1"/></net>

<net id="1492"><net_src comp="1476" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1493"><net_src comp="1482" pin="2"/><net_sink comp="1488" pin=1"/></net>

<net id="1498"><net_src comp="1462" pin="4"/><net_sink comp="1494" pin=0"/></net>

<net id="1499"><net_src comp="72" pin="0"/><net_sink comp="1494" pin=1"/></net>

<net id="1504"><net_src comp="1482" pin="2"/><net_sink comp="1500" pin=0"/></net>

<net id="1505"><net_src comp="74" pin="0"/><net_sink comp="1500" pin=1"/></net>

<net id="1510"><net_src comp="1494" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1511"><net_src comp="1500" pin="2"/><net_sink comp="1506" pin=1"/></net>

<net id="1516"><net_src comp="1488" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1517"><net_src comp="1506" pin="2"/><net_sink comp="1512" pin=1"/></net>

<net id="1522"><net_src comp="1512" pin="2"/><net_sink comp="1518" pin=0"/></net>

<net id="1523"><net_src comp="1454" pin="3"/><net_sink comp="1518" pin=1"/></net>

<net id="1529"><net_src comp="1518" pin="2"/><net_sink comp="1524" pin=0"/></net>

<net id="1530"><net_src comp="54" pin="0"/><net_sink comp="1524" pin=1"/></net>

<net id="1531"><net_src comp="1451" pin="1"/><net_sink comp="1524" pin=2"/></net>

<net id="1538"><net_src comp="62" pin="0"/><net_sink comp="1532" pin=0"/></net>

<net id="1539"><net_src comp="1524" pin="3"/><net_sink comp="1532" pin=1"/></net>

<net id="1540"><net_src comp="64" pin="0"/><net_sink comp="1532" pin=2"/></net>

<net id="1541"><net_src comp="66" pin="0"/><net_sink comp="1532" pin=3"/></net>

<net id="1545"><net_src comp="1524" pin="3"/><net_sink comp="1542" pin=0"/></net>

<net id="1550"><net_src comp="1532" pin="4"/><net_sink comp="1546" pin=0"/></net>

<net id="1551"><net_src comp="72" pin="0"/><net_sink comp="1546" pin=1"/></net>

<net id="1556"><net_src comp="1542" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1557"><net_src comp="70" pin="0"/><net_sink comp="1552" pin=1"/></net>

<net id="1562"><net_src comp="1546" pin="2"/><net_sink comp="1558" pin=0"/></net>

<net id="1563"><net_src comp="1552" pin="2"/><net_sink comp="1558" pin=1"/></net>

<net id="1568"><net_src comp="1524" pin="3"/><net_sink comp="1564" pin=0"/></net>

<net id="1569"><net_src comp="76" pin="0"/><net_sink comp="1564" pin=1"/></net>

<net id="1575"><net_src comp="1564" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1576"><net_src comp="1524" pin="3"/><net_sink comp="1570" pin=1"/></net>

<net id="1577"><net_src comp="76" pin="0"/><net_sink comp="1570" pin=2"/></net>

<net id="1583"><net_src comp="1558" pin="2"/><net_sink comp="1578" pin=0"/></net>

<net id="1584"><net_src comp="76" pin="0"/><net_sink comp="1578" pin=1"/></net>

<net id="1585"><net_src comp="1570" pin="3"/><net_sink comp="1578" pin=2"/></net>

<net id="1592"><net_src comp="62" pin="0"/><net_sink comp="1586" pin=0"/></net>

<net id="1593"><net_src comp="1578" pin="3"/><net_sink comp="1586" pin=1"/></net>

<net id="1594"><net_src comp="64" pin="0"/><net_sink comp="1586" pin=2"/></net>

<net id="1595"><net_src comp="66" pin="0"/><net_sink comp="1586" pin=3"/></net>

<net id="1599"><net_src comp="1578" pin="3"/><net_sink comp="1596" pin=0"/></net>

<net id="1606"><net_src comp="78" pin="0"/><net_sink comp="1600" pin=0"/></net>

<net id="1607"><net_src comp="74" pin="0"/><net_sink comp="1600" pin=1"/></net>

<net id="1608"><net_src comp="1596" pin="1"/><net_sink comp="1600" pin=2"/></net>

<net id="1609"><net_src comp="80" pin="0"/><net_sink comp="1600" pin=3"/></net>

<net id="1613"><net_src comp="1600" pin="4"/><net_sink comp="1610" pin=0"/></net>

<net id="1617"><net_src comp="1586" pin="4"/><net_sink comp="1614" pin=0"/></net>

<net id="1622"><net_src comp="1614" pin="1"/><net_sink comp="1618" pin=0"/></net>

<net id="1623"><net_src comp="82" pin="0"/><net_sink comp="1618" pin=1"/></net>

<net id="1629"><net_src comp="84" pin="0"/><net_sink comp="1624" pin=0"/></net>

<net id="1630"><net_src comp="1618" pin="2"/><net_sink comp="1624" pin=1"/></net>

<net id="1631"><net_src comp="86" pin="0"/><net_sink comp="1624" pin=2"/></net>

<net id="1636"><net_src comp="88" pin="0"/><net_sink comp="1632" pin=0"/></net>

<net id="1637"><net_src comp="1586" pin="4"/><net_sink comp="1632" pin=1"/></net>

<net id="1641"><net_src comp="1632" pin="2"/><net_sink comp="1638" pin=0"/></net>

<net id="1647"><net_src comp="1624" pin="3"/><net_sink comp="1642" pin=0"/></net>

<net id="1648"><net_src comp="1638" pin="1"/><net_sink comp="1642" pin=1"/></net>

<net id="1649"><net_src comp="1618" pin="2"/><net_sink comp="1642" pin=2"/></net>

<net id="1653"><net_src comp="1642" pin="3"/><net_sink comp="1650" pin=0"/></net>

<net id="1657"><net_src comp="1650" pin="1"/><net_sink comp="1654" pin=0"/></net>

<net id="1662"><net_src comp="1610" pin="1"/><net_sink comp="1658" pin=0"/></net>

<net id="1663"><net_src comp="1654" pin="1"/><net_sink comp="1658" pin=1"/></net>

<net id="1669"><net_src comp="90" pin="0"/><net_sink comp="1664" pin=0"/></net>

<net id="1670"><net_src comp="1658" pin="2"/><net_sink comp="1664" pin=1"/></net>

<net id="1671"><net_src comp="92" pin="0"/><net_sink comp="1664" pin=2"/></net>

<net id="1675"><net_src comp="1672" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1681"><net_src comp="58" pin="0"/><net_sink comp="1676" pin=0"/></net>

<net id="1682"><net_src comp="60" pin="0"/><net_sink comp="1676" pin=2"/></net>

<net id="1696"><net_src comp="102" pin="0"/><net_sink comp="1690" pin=0"/></net>

<net id="1697"><net_src comp="1683" pin="2"/><net_sink comp="1690" pin=1"/></net>

<net id="1698"><net_src comp="92" pin="0"/><net_sink comp="1690" pin=2"/></net>

<net id="1699"><net_src comp="104" pin="0"/><net_sink comp="1690" pin=3"/></net>

<net id="1705"><net_src comp="1687" pin="1"/><net_sink comp="1700" pin=1"/></net>

<net id="1706"><net_src comp="1690" pin="4"/><net_sink comp="1700" pin=2"/></net>

<net id="1711"><net_src comp="106" pin="0"/><net_sink comp="1707" pin=0"/></net>

<net id="1712"><net_src comp="1700" pin="3"/><net_sink comp="1707" pin=1"/></net>

<net id="1718"><net_src comp="1676" pin="3"/><net_sink comp="1713" pin=0"/></net>

<net id="1719"><net_src comp="1707" pin="2"/><net_sink comp="1713" pin=1"/></net>

<net id="1720"><net_src comp="1700" pin="3"/><net_sink comp="1713" pin=2"/></net>

<net id="1724"><net_src comp="1713" pin="3"/><net_sink comp="1721" pin=0"/></net>

<net id="1729"><net_src comp="1721" pin="1"/><net_sink comp="1725" pin=1"/></net>

<net id="1733"><net_src comp="1725" pin="2"/><net_sink comp="1730" pin=0"/></net>

<net id="1737"><net_src comp="1725" pin="2"/><net_sink comp="1734" pin=0"/></net>

<net id="1743"><net_src comp="118" pin="0"/><net_sink comp="1738" pin=0"/></net>

<net id="1744"><net_src comp="1734" pin="1"/><net_sink comp="1738" pin=1"/></net>

<net id="1745"><net_src comp="30" pin="0"/><net_sink comp="1738" pin=2"/></net>

<net id="1750"><net_src comp="1738" pin="3"/><net_sink comp="1746" pin=0"/></net>

<net id="1751"><net_src comp="1730" pin="1"/><net_sink comp="1746" pin=1"/></net>

<net id="1756"><net_src comp="1746" pin="2"/><net_sink comp="1752" pin=0"/></net>

<net id="1760"><net_src comp="1752" pin="2"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="1765"><net_src comp="286" pin="1"/><net_sink comp="1762" pin=0"/></net>

<net id="1771"><net_src comp="58" pin="0"/><net_sink comp="1766" pin=0"/></net>

<net id="1772"><net_src comp="1762" pin="1"/><net_sink comp="1766" pin=1"/></net>

<net id="1773"><net_src comp="60" pin="0"/><net_sink comp="1766" pin=2"/></net>

<net id="1780"><net_src comp="62" pin="0"/><net_sink comp="1774" pin=0"/></net>

<net id="1781"><net_src comp="1762" pin="1"/><net_sink comp="1774" pin=1"/></net>

<net id="1782"><net_src comp="64" pin="0"/><net_sink comp="1774" pin=2"/></net>

<net id="1783"><net_src comp="66" pin="0"/><net_sink comp="1774" pin=3"/></net>

<net id="1787"><net_src comp="1762" pin="1"/><net_sink comp="1784" pin=0"/></net>

<net id="1792"><net_src comp="1774" pin="4"/><net_sink comp="1788" pin=0"/></net>

<net id="1793"><net_src comp="68" pin="0"/><net_sink comp="1788" pin=1"/></net>

<net id="1798"><net_src comp="1784" pin="1"/><net_sink comp="1794" pin=0"/></net>

<net id="1799"><net_src comp="70" pin="0"/><net_sink comp="1794" pin=1"/></net>

<net id="1804"><net_src comp="1788" pin="2"/><net_sink comp="1800" pin=0"/></net>

<net id="1805"><net_src comp="1794" pin="2"/><net_sink comp="1800" pin=1"/></net>

<net id="1810"><net_src comp="1774" pin="4"/><net_sink comp="1806" pin=0"/></net>

<net id="1811"><net_src comp="72" pin="0"/><net_sink comp="1806" pin=1"/></net>

<net id="1816"><net_src comp="1794" pin="2"/><net_sink comp="1812" pin=0"/></net>

<net id="1817"><net_src comp="74" pin="0"/><net_sink comp="1812" pin=1"/></net>

<net id="1822"><net_src comp="1806" pin="2"/><net_sink comp="1818" pin=0"/></net>

<net id="1823"><net_src comp="1812" pin="2"/><net_sink comp="1818" pin=1"/></net>

<net id="1828"><net_src comp="1800" pin="2"/><net_sink comp="1824" pin=0"/></net>

<net id="1829"><net_src comp="1818" pin="2"/><net_sink comp="1824" pin=1"/></net>

<net id="1834"><net_src comp="1824" pin="2"/><net_sink comp="1830" pin=0"/></net>

<net id="1835"><net_src comp="1766" pin="3"/><net_sink comp="1830" pin=1"/></net>

<net id="1841"><net_src comp="1830" pin="2"/><net_sink comp="1836" pin=0"/></net>

<net id="1842"><net_src comp="54" pin="0"/><net_sink comp="1836" pin=1"/></net>

<net id="1843"><net_src comp="1762" pin="1"/><net_sink comp="1836" pin=2"/></net>

<net id="1850"><net_src comp="62" pin="0"/><net_sink comp="1844" pin=0"/></net>

<net id="1851"><net_src comp="1836" pin="3"/><net_sink comp="1844" pin=1"/></net>

<net id="1852"><net_src comp="64" pin="0"/><net_sink comp="1844" pin=2"/></net>

<net id="1853"><net_src comp="66" pin="0"/><net_sink comp="1844" pin=3"/></net>

<net id="1857"><net_src comp="1836" pin="3"/><net_sink comp="1854" pin=0"/></net>

<net id="1862"><net_src comp="1844" pin="4"/><net_sink comp="1858" pin=0"/></net>

<net id="1863"><net_src comp="72" pin="0"/><net_sink comp="1858" pin=1"/></net>

<net id="1868"><net_src comp="1854" pin="1"/><net_sink comp="1864" pin=0"/></net>

<net id="1869"><net_src comp="70" pin="0"/><net_sink comp="1864" pin=1"/></net>

<net id="1874"><net_src comp="1858" pin="2"/><net_sink comp="1870" pin=0"/></net>

<net id="1875"><net_src comp="1864" pin="2"/><net_sink comp="1870" pin=1"/></net>

<net id="1880"><net_src comp="1836" pin="3"/><net_sink comp="1876" pin=0"/></net>

<net id="1881"><net_src comp="76" pin="0"/><net_sink comp="1876" pin=1"/></net>

<net id="1887"><net_src comp="1876" pin="2"/><net_sink comp="1882" pin=0"/></net>

<net id="1888"><net_src comp="1836" pin="3"/><net_sink comp="1882" pin=1"/></net>

<net id="1889"><net_src comp="76" pin="0"/><net_sink comp="1882" pin=2"/></net>

<net id="1895"><net_src comp="1870" pin="2"/><net_sink comp="1890" pin=0"/></net>

<net id="1896"><net_src comp="76" pin="0"/><net_sink comp="1890" pin=1"/></net>

<net id="1897"><net_src comp="1882" pin="3"/><net_sink comp="1890" pin=2"/></net>

<net id="1904"><net_src comp="62" pin="0"/><net_sink comp="1898" pin=0"/></net>

<net id="1905"><net_src comp="1890" pin="3"/><net_sink comp="1898" pin=1"/></net>

<net id="1906"><net_src comp="64" pin="0"/><net_sink comp="1898" pin=2"/></net>

<net id="1907"><net_src comp="66" pin="0"/><net_sink comp="1898" pin=3"/></net>

<net id="1911"><net_src comp="1890" pin="3"/><net_sink comp="1908" pin=0"/></net>

<net id="1918"><net_src comp="78" pin="0"/><net_sink comp="1912" pin=0"/></net>

<net id="1919"><net_src comp="74" pin="0"/><net_sink comp="1912" pin=1"/></net>

<net id="1920"><net_src comp="1908" pin="1"/><net_sink comp="1912" pin=2"/></net>

<net id="1921"><net_src comp="80" pin="0"/><net_sink comp="1912" pin=3"/></net>

<net id="1925"><net_src comp="1912" pin="4"/><net_sink comp="1922" pin=0"/></net>

<net id="1929"><net_src comp="1898" pin="4"/><net_sink comp="1926" pin=0"/></net>

<net id="1934"><net_src comp="1926" pin="1"/><net_sink comp="1930" pin=0"/></net>

<net id="1935"><net_src comp="82" pin="0"/><net_sink comp="1930" pin=1"/></net>

<net id="1941"><net_src comp="84" pin="0"/><net_sink comp="1936" pin=0"/></net>

<net id="1942"><net_src comp="1930" pin="2"/><net_sink comp="1936" pin=1"/></net>

<net id="1943"><net_src comp="86" pin="0"/><net_sink comp="1936" pin=2"/></net>

<net id="1948"><net_src comp="88" pin="0"/><net_sink comp="1944" pin=0"/></net>

<net id="1949"><net_src comp="1898" pin="4"/><net_sink comp="1944" pin=1"/></net>

<net id="1953"><net_src comp="1944" pin="2"/><net_sink comp="1950" pin=0"/></net>

<net id="1959"><net_src comp="1936" pin="3"/><net_sink comp="1954" pin=0"/></net>

<net id="1960"><net_src comp="1950" pin="1"/><net_sink comp="1954" pin=1"/></net>

<net id="1961"><net_src comp="1930" pin="2"/><net_sink comp="1954" pin=2"/></net>

<net id="1965"><net_src comp="1954" pin="3"/><net_sink comp="1962" pin=0"/></net>

<net id="1969"><net_src comp="1962" pin="1"/><net_sink comp="1966" pin=0"/></net>

<net id="1974"><net_src comp="1922" pin="1"/><net_sink comp="1970" pin=0"/></net>

<net id="1975"><net_src comp="1966" pin="1"/><net_sink comp="1970" pin=1"/></net>

<net id="1981"><net_src comp="90" pin="0"/><net_sink comp="1976" pin=0"/></net>

<net id="1982"><net_src comp="1970" pin="2"/><net_sink comp="1976" pin=1"/></net>

<net id="1983"><net_src comp="92" pin="0"/><net_sink comp="1976" pin=2"/></net>

<net id="1987"><net_src comp="1984" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1993"><net_src comp="58" pin="0"/><net_sink comp="1988" pin=0"/></net>

<net id="1994"><net_src comp="60" pin="0"/><net_sink comp="1988" pin=2"/></net>

<net id="2008"><net_src comp="102" pin="0"/><net_sink comp="2002" pin=0"/></net>

<net id="2009"><net_src comp="1995" pin="2"/><net_sink comp="2002" pin=1"/></net>

<net id="2010"><net_src comp="92" pin="0"/><net_sink comp="2002" pin=2"/></net>

<net id="2011"><net_src comp="104" pin="0"/><net_sink comp="2002" pin=3"/></net>

<net id="2017"><net_src comp="1999" pin="1"/><net_sink comp="2012" pin=1"/></net>

<net id="2018"><net_src comp="2002" pin="4"/><net_sink comp="2012" pin=2"/></net>

<net id="2023"><net_src comp="106" pin="0"/><net_sink comp="2019" pin=0"/></net>

<net id="2024"><net_src comp="2012" pin="3"/><net_sink comp="2019" pin=1"/></net>

<net id="2030"><net_src comp="1988" pin="3"/><net_sink comp="2025" pin=0"/></net>

<net id="2031"><net_src comp="2019" pin="2"/><net_sink comp="2025" pin=1"/></net>

<net id="2032"><net_src comp="2012" pin="3"/><net_sink comp="2025" pin=2"/></net>

<net id="2036"><net_src comp="2025" pin="3"/><net_sink comp="2033" pin=0"/></net>

<net id="2041"><net_src comp="2033" pin="1"/><net_sink comp="2037" pin=1"/></net>

<net id="2045"><net_src comp="2037" pin="2"/><net_sink comp="2042" pin=0"/></net>

<net id="2049"><net_src comp="2037" pin="2"/><net_sink comp="2046" pin=0"/></net>

<net id="2055"><net_src comp="118" pin="0"/><net_sink comp="2050" pin=0"/></net>

<net id="2056"><net_src comp="2046" pin="1"/><net_sink comp="2050" pin=1"/></net>

<net id="2057"><net_src comp="30" pin="0"/><net_sink comp="2050" pin=2"/></net>

<net id="2062"><net_src comp="2050" pin="3"/><net_sink comp="2058" pin=0"/></net>

<net id="2063"><net_src comp="2042" pin="1"/><net_sink comp="2058" pin=1"/></net>

<net id="2068"><net_src comp="2058" pin="2"/><net_sink comp="2064" pin=0"/></net>

<net id="2072"><net_src comp="2064" pin="2"/><net_sink comp="2069" pin=0"/></net>

<net id="2073"><net_src comp="2069" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="2077"><net_src comp="2074" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="2086"><net_src comp="58" pin="0"/><net_sink comp="2081" pin=0"/></net>

<net id="2087"><net_src comp="2078" pin="1"/><net_sink comp="2081" pin=1"/></net>

<net id="2088"><net_src comp="60" pin="0"/><net_sink comp="2081" pin=2"/></net>

<net id="2095"><net_src comp="62" pin="0"/><net_sink comp="2089" pin=0"/></net>

<net id="2096"><net_src comp="2078" pin="1"/><net_sink comp="2089" pin=1"/></net>

<net id="2097"><net_src comp="64" pin="0"/><net_sink comp="2089" pin=2"/></net>

<net id="2098"><net_src comp="66" pin="0"/><net_sink comp="2089" pin=3"/></net>

<net id="2102"><net_src comp="2078" pin="1"/><net_sink comp="2099" pin=0"/></net>

<net id="2107"><net_src comp="2089" pin="4"/><net_sink comp="2103" pin=0"/></net>

<net id="2108"><net_src comp="68" pin="0"/><net_sink comp="2103" pin=1"/></net>

<net id="2113"><net_src comp="2099" pin="1"/><net_sink comp="2109" pin=0"/></net>

<net id="2114"><net_src comp="70" pin="0"/><net_sink comp="2109" pin=1"/></net>

<net id="2119"><net_src comp="2103" pin="2"/><net_sink comp="2115" pin=0"/></net>

<net id="2120"><net_src comp="2109" pin="2"/><net_sink comp="2115" pin=1"/></net>

<net id="2125"><net_src comp="2089" pin="4"/><net_sink comp="2121" pin=0"/></net>

<net id="2126"><net_src comp="72" pin="0"/><net_sink comp="2121" pin=1"/></net>

<net id="2131"><net_src comp="2109" pin="2"/><net_sink comp="2127" pin=0"/></net>

<net id="2132"><net_src comp="74" pin="0"/><net_sink comp="2127" pin=1"/></net>

<net id="2137"><net_src comp="2121" pin="2"/><net_sink comp="2133" pin=0"/></net>

<net id="2138"><net_src comp="2127" pin="2"/><net_sink comp="2133" pin=1"/></net>

<net id="2143"><net_src comp="2115" pin="2"/><net_sink comp="2139" pin=0"/></net>

<net id="2144"><net_src comp="2133" pin="2"/><net_sink comp="2139" pin=1"/></net>

<net id="2149"><net_src comp="2139" pin="2"/><net_sink comp="2145" pin=0"/></net>

<net id="2150"><net_src comp="2081" pin="3"/><net_sink comp="2145" pin=1"/></net>

<net id="2156"><net_src comp="2145" pin="2"/><net_sink comp="2151" pin=0"/></net>

<net id="2157"><net_src comp="54" pin="0"/><net_sink comp="2151" pin=1"/></net>

<net id="2158"><net_src comp="2078" pin="1"/><net_sink comp="2151" pin=2"/></net>

<net id="2165"><net_src comp="62" pin="0"/><net_sink comp="2159" pin=0"/></net>

<net id="2166"><net_src comp="2151" pin="3"/><net_sink comp="2159" pin=1"/></net>

<net id="2167"><net_src comp="64" pin="0"/><net_sink comp="2159" pin=2"/></net>

<net id="2168"><net_src comp="66" pin="0"/><net_sink comp="2159" pin=3"/></net>

<net id="2172"><net_src comp="2151" pin="3"/><net_sink comp="2169" pin=0"/></net>

<net id="2177"><net_src comp="2159" pin="4"/><net_sink comp="2173" pin=0"/></net>

<net id="2178"><net_src comp="72" pin="0"/><net_sink comp="2173" pin=1"/></net>

<net id="2183"><net_src comp="2169" pin="1"/><net_sink comp="2179" pin=0"/></net>

<net id="2184"><net_src comp="70" pin="0"/><net_sink comp="2179" pin=1"/></net>

<net id="2189"><net_src comp="2173" pin="2"/><net_sink comp="2185" pin=0"/></net>

<net id="2190"><net_src comp="2179" pin="2"/><net_sink comp="2185" pin=1"/></net>

<net id="2195"><net_src comp="2151" pin="3"/><net_sink comp="2191" pin=0"/></net>

<net id="2196"><net_src comp="76" pin="0"/><net_sink comp="2191" pin=1"/></net>

<net id="2202"><net_src comp="2191" pin="2"/><net_sink comp="2197" pin=0"/></net>

<net id="2203"><net_src comp="2151" pin="3"/><net_sink comp="2197" pin=1"/></net>

<net id="2204"><net_src comp="76" pin="0"/><net_sink comp="2197" pin=2"/></net>

<net id="2210"><net_src comp="2185" pin="2"/><net_sink comp="2205" pin=0"/></net>

<net id="2211"><net_src comp="76" pin="0"/><net_sink comp="2205" pin=1"/></net>

<net id="2212"><net_src comp="2197" pin="3"/><net_sink comp="2205" pin=2"/></net>

<net id="2219"><net_src comp="62" pin="0"/><net_sink comp="2213" pin=0"/></net>

<net id="2220"><net_src comp="2205" pin="3"/><net_sink comp="2213" pin=1"/></net>

<net id="2221"><net_src comp="64" pin="0"/><net_sink comp="2213" pin=2"/></net>

<net id="2222"><net_src comp="66" pin="0"/><net_sink comp="2213" pin=3"/></net>

<net id="2226"><net_src comp="2205" pin="3"/><net_sink comp="2223" pin=0"/></net>

<net id="2233"><net_src comp="78" pin="0"/><net_sink comp="2227" pin=0"/></net>

<net id="2234"><net_src comp="74" pin="0"/><net_sink comp="2227" pin=1"/></net>

<net id="2235"><net_src comp="2223" pin="1"/><net_sink comp="2227" pin=2"/></net>

<net id="2236"><net_src comp="80" pin="0"/><net_sink comp="2227" pin=3"/></net>

<net id="2240"><net_src comp="2227" pin="4"/><net_sink comp="2237" pin=0"/></net>

<net id="2244"><net_src comp="2213" pin="4"/><net_sink comp="2241" pin=0"/></net>

<net id="2249"><net_src comp="2241" pin="1"/><net_sink comp="2245" pin=0"/></net>

<net id="2250"><net_src comp="82" pin="0"/><net_sink comp="2245" pin=1"/></net>

<net id="2256"><net_src comp="84" pin="0"/><net_sink comp="2251" pin=0"/></net>

<net id="2257"><net_src comp="2245" pin="2"/><net_sink comp="2251" pin=1"/></net>

<net id="2258"><net_src comp="86" pin="0"/><net_sink comp="2251" pin=2"/></net>

<net id="2263"><net_src comp="88" pin="0"/><net_sink comp="2259" pin=0"/></net>

<net id="2264"><net_src comp="2213" pin="4"/><net_sink comp="2259" pin=1"/></net>

<net id="2268"><net_src comp="2259" pin="2"/><net_sink comp="2265" pin=0"/></net>

<net id="2274"><net_src comp="2251" pin="3"/><net_sink comp="2269" pin=0"/></net>

<net id="2275"><net_src comp="2265" pin="1"/><net_sink comp="2269" pin=1"/></net>

<net id="2276"><net_src comp="2245" pin="2"/><net_sink comp="2269" pin=2"/></net>

<net id="2280"><net_src comp="2269" pin="3"/><net_sink comp="2277" pin=0"/></net>

<net id="2284"><net_src comp="2277" pin="1"/><net_sink comp="2281" pin=0"/></net>

<net id="2289"><net_src comp="2237" pin="1"/><net_sink comp="2285" pin=0"/></net>

<net id="2290"><net_src comp="2281" pin="1"/><net_sink comp="2285" pin=1"/></net>

<net id="2296"><net_src comp="90" pin="0"/><net_sink comp="2291" pin=0"/></net>

<net id="2297"><net_src comp="2285" pin="2"/><net_sink comp="2291" pin=1"/></net>

<net id="2298"><net_src comp="92" pin="0"/><net_sink comp="2291" pin=2"/></net>

<net id="2302"><net_src comp="2299" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="2308"><net_src comp="58" pin="0"/><net_sink comp="2303" pin=0"/></net>

<net id="2309"><net_src comp="60" pin="0"/><net_sink comp="2303" pin=2"/></net>

<net id="2323"><net_src comp="102" pin="0"/><net_sink comp="2317" pin=0"/></net>

<net id="2324"><net_src comp="2310" pin="2"/><net_sink comp="2317" pin=1"/></net>

<net id="2325"><net_src comp="92" pin="0"/><net_sink comp="2317" pin=2"/></net>

<net id="2326"><net_src comp="104" pin="0"/><net_sink comp="2317" pin=3"/></net>

<net id="2332"><net_src comp="2314" pin="1"/><net_sink comp="2327" pin=1"/></net>

<net id="2333"><net_src comp="2317" pin="4"/><net_sink comp="2327" pin=2"/></net>

<net id="2338"><net_src comp="106" pin="0"/><net_sink comp="2334" pin=0"/></net>

<net id="2339"><net_src comp="2327" pin="3"/><net_sink comp="2334" pin=1"/></net>

<net id="2345"><net_src comp="2303" pin="3"/><net_sink comp="2340" pin=0"/></net>

<net id="2346"><net_src comp="2334" pin="2"/><net_sink comp="2340" pin=1"/></net>

<net id="2347"><net_src comp="2327" pin="3"/><net_sink comp="2340" pin=2"/></net>

<net id="2351"><net_src comp="2340" pin="3"/><net_sink comp="2348" pin=0"/></net>

<net id="2356"><net_src comp="2348" pin="1"/><net_sink comp="2352" pin=1"/></net>

<net id="2360"><net_src comp="2352" pin="2"/><net_sink comp="2357" pin=0"/></net>

<net id="2364"><net_src comp="2352" pin="2"/><net_sink comp="2361" pin=0"/></net>

<net id="2370"><net_src comp="118" pin="0"/><net_sink comp="2365" pin=0"/></net>

<net id="2371"><net_src comp="2361" pin="1"/><net_sink comp="2365" pin=1"/></net>

<net id="2372"><net_src comp="30" pin="0"/><net_sink comp="2365" pin=2"/></net>

<net id="2377"><net_src comp="2365" pin="3"/><net_sink comp="2373" pin=0"/></net>

<net id="2378"><net_src comp="2357" pin="1"/><net_sink comp="2373" pin=1"/></net>

<net id="2383"><net_src comp="2373" pin="2"/><net_sink comp="2379" pin=0"/></net>

<net id="2387"><net_src comp="2379" pin="2"/><net_sink comp="2384" pin=0"/></net>

<net id="2388"><net_src comp="2384" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="2392"><net_src comp="2389" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="2397"><net_src comp="120" pin="0"/><net_sink comp="2393" pin=1"/></net>

<net id="2402"><net_src comp="2393" pin="2"/><net_sink comp="2398" pin=0"/></net>

<net id="2407"><net_src comp="275" pin="2"/><net_sink comp="2403" pin=0"/></net>

<net id="2411"><net_src comp="2408" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="2415"><net_src comp="134" pin="1"/><net_sink comp="2412" pin=0"/></net>

<net id="2416"><net_src comp="2412" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="2417"><net_src comp="2412" pin="1"/><net_sink comp="2074" pin=0"/></net>

<net id="2418"><net_src comp="2412" pin="1"/><net_sink comp="2403" pin=1"/></net>

<net id="2419"><net_src comp="2412" pin="1"/><net_sink comp="2408" pin=0"/></net>

<net id="2423"><net_src comp="138" pin="1"/><net_sink comp="2420" pin=0"/></net>

<net id="2424"><net_src comp="2420" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="2425"><net_src comp="2420" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="2426"><net_src comp="2420" pin="1"/><net_sink comp="2398" pin=1"/></net>

<net id="2430"><net_src comp="142" pin="1"/><net_sink comp="2427" pin=0"/></net>

<net id="2431"><net_src comp="2427" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="2432"><net_src comp="2427" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="2433"><net_src comp="2427" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="2437"><net_src comp="146" pin="1"/><net_sink comp="2434" pin=0"/></net>

<net id="2438"><net_src comp="2434" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="2439"><net_src comp="2434" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="2440"><net_src comp="2434" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="2444"><net_src comp="150" pin="2"/><net_sink comp="2441" pin=0"/></net>

<net id="2445"><net_src comp="2441" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="2449"><net_src comp="310" pin="1"/><net_sink comp="2446" pin=0"/></net>

<net id="2450"><net_src comp="2446" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="2451"><net_src comp="2446" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="2452"><net_src comp="2446" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="2456"><net_src comp="341" pin="2"/><net_sink comp="2453" pin=0"/></net>

<net id="2460"><net_src comp="371" pin="3"/><net_sink comp="2457" pin=0"/></net>

<net id="2461"><net_src comp="2457" pin="1"/><net_sink comp="2393" pin=0"/></net>

<net id="2465"><net_src comp="379" pin="3"/><net_sink comp="2462" pin=0"/></net>

<net id="2466"><net_src comp="2462" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="2467"><net_src comp="2462" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="2471"><net_src comp="391" pin="2"/><net_sink comp="2468" pin=0"/></net>

<net id="2472"><net_src comp="2468" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="2473"><net_src comp="2468" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="2474"><net_src comp="2468" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="2478"><net_src comp="403" pin="1"/><net_sink comp="2475" pin=0"/></net>

<net id="2479"><net_src comp="2475" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="2480"><net_src comp="2475" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="2481"><net_src comp="2475" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="2485"><net_src comp="181" pin="3"/><net_sink comp="2482" pin=0"/></net>

<net id="2486"><net_src comp="2482" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="2490"><net_src comp="188" pin="3"/><net_sink comp="2487" pin=0"/></net>

<net id="2491"><net_src comp="2487" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="2495"><net_src comp="445" pin="1"/><net_sink comp="2492" pin=0"/></net>

<net id="2496"><net_src comp="2492" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="2500"><net_src comp="574" pin="3"/><net_sink comp="2497" pin=0"/></net>

<net id="2501"><net_src comp="2497" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="2505"><net_src comp="606" pin="1"/><net_sink comp="2502" pin=0"/></net>

<net id="2506"><net_src comp="2502" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="2510"><net_src comp="620" pin="3"/><net_sink comp="2507" pin=0"/></net>

<net id="2511"><net_src comp="2507" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="2515"><net_src comp="650" pin="1"/><net_sink comp="2512" pin=0"/></net>

<net id="2516"><net_src comp="2512" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="2520"><net_src comp="660" pin="3"/><net_sink comp="2517" pin=0"/></net>

<net id="2521"><net_src comp="2517" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="2525"><net_src comp="698" pin="1"/><net_sink comp="2522" pin=0"/></net>

<net id="2526"><net_src comp="2522" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="2527"><net_src comp="2522" pin="1"/><net_sink comp="1725" pin=0"/></net>

<net id="2528"><net_src comp="2522" pin="1"/><net_sink comp="2037" pin=0"/></net>

<net id="2529"><net_src comp="2522" pin="1"/><net_sink comp="2352" pin=0"/></net>

<net id="2533"><net_src comp="206" pin="3"/><net_sink comp="2530" pin=0"/></net>

<net id="2534"><net_src comp="2530" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="2538"><net_src comp="213" pin="3"/><net_sink comp="2535" pin=0"/></net>

<net id="2539"><net_src comp="2535" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="2543"><net_src comp="737" pin="2"/><net_sink comp="2540" pin=0"/></net>

<net id="2544"><net_src comp="2540" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="2548"><net_src comp="747" pin="1"/><net_sink comp="2545" pin=0"/></net>

<net id="2549"><net_src comp="2545" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="2553"><net_src comp="195" pin="7"/><net_sink comp="2550" pin=0"/></net>

<net id="2554"><net_src comp="2550" pin="1"/><net_sink comp="1672" pin=0"/></net>

<net id="2558"><net_src comp="195" pin="3"/><net_sink comp="2555" pin=0"/></net>

<net id="2559"><net_src comp="2555" pin="1"/><net_sink comp="1984" pin=0"/></net>

<net id="2563"><net_src comp="801" pin="2"/><net_sink comp="2560" pin=0"/></net>

<net id="2564"><net_src comp="2560" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="2568"><net_src comp="807" pin="1"/><net_sink comp="2565" pin=0"/></net>

<net id="2569"><net_src comp="2565" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="2573"><net_src comp="222" pin="3"/><net_sink comp="2570" pin=0"/></net>

<net id="2574"><net_src comp="2570" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="2578"><net_src comp="820" pin="1"/><net_sink comp="2575" pin=0"/></net>

<net id="2579"><net_src comp="2575" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="2583"><net_src comp="195" pin="7"/><net_sink comp="2580" pin=0"/></net>

<net id="2584"><net_src comp="2580" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="2588"><net_src comp="195" pin="3"/><net_sink comp="2585" pin=0"/></net>

<net id="2589"><net_src comp="2585" pin="1"/><net_sink comp="2299" pin=0"/></net>

<net id="2593"><net_src comp="830" pin="1"/><net_sink comp="2590" pin=0"/></net>

<net id="2594"><net_src comp="2590" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="2598"><net_src comp="195" pin="3"/><net_sink comp="2595" pin=0"/></net>

<net id="2599"><net_src comp="2595" pin="1"/><net_sink comp="2389" pin=0"/></net>

<net id="2603"><net_src comp="971" pin="3"/><net_sink comp="2600" pin=0"/></net>

<net id="2604"><net_src comp="2600" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="2608"><net_src comp="1003" pin="1"/><net_sink comp="2605" pin=0"/></net>

<net id="2609"><net_src comp="2605" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="2613"><net_src comp="1017" pin="3"/><net_sink comp="2610" pin=0"/></net>

<net id="2614"><net_src comp="2610" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="2618"><net_src comp="1047" pin="1"/><net_sink comp="2615" pin=0"/></net>

<net id="2619"><net_src comp="2615" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="2623"><net_src comp="1057" pin="3"/><net_sink comp="2620" pin=0"/></net>

<net id="2624"><net_src comp="2620" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="2628"><net_src comp="1070" pin="1"/><net_sink comp="2625" pin=0"/></net>

<net id="2629"><net_src comp="2625" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="2633"><net_src comp="1105" pin="3"/><net_sink comp="2630" pin=0"/></net>

<net id="2634"><net_src comp="2630" pin="1"/><net_sink comp="1437" pin=1"/></net>

<net id="2635"><net_src comp="2630" pin="1"/><net_sink comp="1752" pin=1"/></net>

<net id="2636"><net_src comp="2630" pin="1"/><net_sink comp="2064" pin=1"/></net>

<net id="2637"><net_src comp="2630" pin="1"/><net_sink comp="2379" pin=1"/></net>

<net id="2641"><net_src comp="283" pin="1"/><net_sink comp="2638" pin=0"/></net>

<net id="2642"><net_src comp="2638" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="2646"><net_src comp="230" pin="3"/><net_sink comp="2643" pin=0"/></net>

<net id="2647"><net_src comp="2643" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="2651"><net_src comp="1267" pin="3"/><net_sink comp="2648" pin=0"/></net>

<net id="2652"><net_src comp="2648" pin="1"/><net_sink comp="1361" pin=1"/></net>

<net id="2656"><net_src comp="1299" pin="1"/><net_sink comp="2653" pin=0"/></net>

<net id="2657"><net_src comp="2653" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="2661"><net_src comp="1313" pin="3"/><net_sink comp="2658" pin=0"/></net>

<net id="2662"><net_src comp="2658" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="2666"><net_src comp="1343" pin="1"/><net_sink comp="2663" pin=0"/></net>

<net id="2667"><net_src comp="2663" pin="1"/><net_sink comp="1368" pin=1"/></net>

<net id="2671"><net_src comp="1353" pin="3"/><net_sink comp="2668" pin=0"/></net>

<net id="2672"><net_src comp="2668" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="2676"><net_src comp="243" pin="3"/><net_sink comp="2673" pin=0"/></net>

<net id="2677"><net_src comp="2673" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="2681"><net_src comp="1447" pin="1"/><net_sink comp="2678" pin=0"/></net>

<net id="2682"><net_src comp="2678" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="2686"><net_src comp="283" pin="1"/><net_sink comp="2683" pin=0"/></net>

<net id="2687"><net_src comp="2683" pin="1"/><net_sink comp="2078" pin=0"/></net>

<net id="2691"><net_src comp="1578" pin="3"/><net_sink comp="2688" pin=0"/></net>

<net id="2692"><net_src comp="2688" pin="1"/><net_sink comp="1676" pin=1"/></net>

<net id="2696"><net_src comp="1610" pin="1"/><net_sink comp="2693" pin=0"/></net>

<net id="2697"><net_src comp="2693" pin="1"/><net_sink comp="1683" pin=0"/></net>

<net id="2701"><net_src comp="1624" pin="3"/><net_sink comp="2698" pin=0"/></net>

<net id="2702"><net_src comp="2698" pin="1"/><net_sink comp="1700" pin=0"/></net>

<net id="2706"><net_src comp="1654" pin="1"/><net_sink comp="2703" pin=0"/></net>

<net id="2707"><net_src comp="2703" pin="1"/><net_sink comp="1683" pin=1"/></net>

<net id="2711"><net_src comp="1664" pin="3"/><net_sink comp="2708" pin=0"/></net>

<net id="2712"><net_src comp="2708" pin="1"/><net_sink comp="1687" pin=0"/></net>

<net id="2716"><net_src comp="1672" pin="1"/><net_sink comp="2713" pin=0"/></net>

<net id="2717"><net_src comp="2713" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="2721"><net_src comp="251" pin="3"/><net_sink comp="2718" pin=0"/></net>

<net id="2722"><net_src comp="2718" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="2726"><net_src comp="279" pin="2"/><net_sink comp="2723" pin=0"/></net>

<net id="2727"><net_src comp="2723" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="2731"><net_src comp="1890" pin="3"/><net_sink comp="2728" pin=0"/></net>

<net id="2732"><net_src comp="2728" pin="1"/><net_sink comp="1988" pin=1"/></net>

<net id="2736"><net_src comp="1922" pin="1"/><net_sink comp="2733" pin=0"/></net>

<net id="2737"><net_src comp="2733" pin="1"/><net_sink comp="1995" pin=0"/></net>

<net id="2741"><net_src comp="1936" pin="3"/><net_sink comp="2738" pin=0"/></net>

<net id="2742"><net_src comp="2738" pin="1"/><net_sink comp="2012" pin=0"/></net>

<net id="2746"><net_src comp="1966" pin="1"/><net_sink comp="2743" pin=0"/></net>

<net id="2747"><net_src comp="2743" pin="1"/><net_sink comp="1995" pin=1"/></net>

<net id="2751"><net_src comp="1976" pin="3"/><net_sink comp="2748" pin=0"/></net>

<net id="2752"><net_src comp="2748" pin="1"/><net_sink comp="1999" pin=0"/></net>

<net id="2756"><net_src comp="1984" pin="1"/><net_sink comp="2753" pin=0"/></net>

<net id="2757"><net_src comp="2753" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="2761"><net_src comp="259" pin="3"/><net_sink comp="2758" pin=0"/></net>

<net id="2762"><net_src comp="2758" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="2766"><net_src comp="2074" pin="1"/><net_sink comp="2763" pin=0"/></net>

<net id="2767"><net_src comp="2763" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="2771"><net_src comp="2205" pin="3"/><net_sink comp="2768" pin=0"/></net>

<net id="2772"><net_src comp="2768" pin="1"/><net_sink comp="2303" pin=1"/></net>

<net id="2776"><net_src comp="2237" pin="1"/><net_sink comp="2773" pin=0"/></net>

<net id="2777"><net_src comp="2773" pin="1"/><net_sink comp="2310" pin=0"/></net>

<net id="2781"><net_src comp="2251" pin="3"/><net_sink comp="2778" pin=0"/></net>

<net id="2782"><net_src comp="2778" pin="1"/><net_sink comp="2327" pin=0"/></net>

<net id="2786"><net_src comp="2281" pin="1"/><net_sink comp="2783" pin=0"/></net>

<net id="2787"><net_src comp="2783" pin="1"/><net_sink comp="2310" pin=1"/></net>

<net id="2791"><net_src comp="2291" pin="3"/><net_sink comp="2788" pin=0"/></net>

<net id="2792"><net_src comp="2788" pin="1"/><net_sink comp="2314" pin=0"/></net>

<net id="2796"><net_src comp="279" pin="2"/><net_sink comp="2793" pin=0"/></net>

<net id="2797"><net_src comp="2793" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="2801"><net_src comp="2299" pin="1"/><net_sink comp="2798" pin=0"/></net>

<net id="2802"><net_src comp="2798" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="2806"><net_src comp="267" pin="3"/><net_sink comp="2803" pin=0"/></net>

<net id="2807"><net_src comp="2803" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="2811"><net_src comp="2389" pin="1"/><net_sink comp="2808" pin=0"/></net>

<net id="2812"><net_src comp="2808" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="2816"><net_src comp="279" pin="2"/><net_sink comp="2813" pin=0"/></net>

<net id="2817"><net_src comp="2813" pin="1"/><net_sink comp="275" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: convolution_out | {12 }
 - Input state : 
	Port: conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5 : conv3_weights | {1 2 3 4 }
	Port: conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5 : zext_ln26 | {1 }
	Port: conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5 : zext_ln13_1 | {1 }
	Port: conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5 : bitcast_ln13 | {1 }
	Port: conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5 : select_ln13_1 | {1 }
	Port: conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5 : layer2_output | {6 7 8 9 10 11 12 13 14 15 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln26 : 2
		add_ln26_1 : 2
		br_ln26 : 3
		kernel_x_load : 1
		in_feat_load : 1
		add_ln26 : 2
		icmp_ln28 : 2
		select_ln26 : 3
		select_ln26_1 : 3
		zext_ln33 : 4
		mul_ln33 : 5
		add_ln33 : 6
		zext_ln33_3 : 4
		add_ln33_4 : 6
		zext_ln33_4 : 7
		conv3_weights_addr : 8
		add_ln33_5 : 7
		zext_ln33_5 : 8
		conv3_weights_addr_1 : 9
		add_ln1432_5 : 1
		sext_ln1432 : 2
		add_ln1432 : 5
		sext_ln1432_1 : 6
		x_assign : 7
		conv3_weights_load : 9
		conv3_weights_load_1 : 10
		icmp_ln25_7 : 1
		icmp_ln25_8 : 1
		and_ln25_3 : 2
		icmp_ln18_10 : 1
		xor_ln18_3 : 2
		and_ln18_6 : 2
		or_ln18_7 : 2
		or_ln18_8 : 2
		data_15 : 2
		x_fp_exp_7 : 3
		x_fp_sig_7 : 3
		icmp_ln18_11 : 4
		icmp_ln18_12 : 4
		and_ln18_7 : 5
		ymaggreater_7 : 3
		select_ln488_6 : 4
		select_ln488_7 : 5
		xs_exp_1_1 : 6
		trunc_ln534_3 : 6
		zext_ln515_5_cast : 7
		zext_ln515_5 : 8
		zext_ln515_6 : 7
		add_ln515_3 : 8
		tmp_19 : 9
		sub_ln18_3 : 7
		sext_ln18_6 : 8
		select_ln18_6 : 10
		sext_ln18_7 : 11
		zext_ln18_3 : 12
		lshr_ln18_3 : 13
		tmp_20 : 14
		store_ln28 : 3
		store_ln28 : 4
	State 2
		zext_ln33_2 : 1
		sub_ln33 : 2
		sext_ln33 : 3
		add_ln33_6 : 1
		zext_ln33_6 : 2
		conv3_weights_addr_2 : 3
		add_ln33_7 : 1
		zext_ln33_7 : 2
		conv3_weights_addr_3 : 3
		add_ln33_8 : 1
		sext_ln1432_2 : 1
		x_assign_3 : 2
		tmp_s : 1
		select_ln18_7 : 2
		sub_ln59_2 : 3
		select_ln59_2 : 4
		conv3_weights_load_2 : 4
		zext_ln33_13 : 5
		add_ln33_13 : 6
		trunc_ln33_2 : 7
		conv3_weights_load_3 : 4
	State 3
		conv3_weights_addr_4 : 1
		sext_ln1432_3 : 1
		x_assign_3_1 : 2
		conv3_weights_load_4 : 2
	State 4
		zext_ln1432 : 1
		x_assign_3_3 : 2
	State 5
		x_fp_sign : 1
		x_fp_exp : 1
		x_fp_sig : 1
		icmp_ln25 : 2
		icmp_ln25_2 : 2
		and_ln25 : 3
		icmp_ln18 : 2
		xor_ln18 : 3
		and_ln18 : 3
		or_ln18 : 3
		or_ln18_2 : 3
		data_12 : 3
		x_fp_exp_1 : 4
		x_fp_sig_1 : 4
		icmp_ln18_2 : 5
		icmp_ln18_3 : 5
		and_ln18_1 : 6
		ymaggreater_1 : 4
		select_ln488 : 5
		data : 6
		xs_sign : 7
		xs_exp : 7
		trunc_ln534 : 7
		mantissa : 8
		zext_ln15 : 9
		zext_ln515 : 8
		add_ln515 : 9
		tmp : 10
		sub_ln18 : 8
		sext_ln18 : 9
		select_ln18 : 11
		sext_ln18_1 : 12
		zext_ln18 : 13
		lshr_ln18 : 14
		tmp_1 : 15
		zext_ln1432_1 : 1
		x_assign_3_4 : 2
	State 6
		tmp_4 : 1
		val : 2
		result_2 : 3
		result : 4
		sub_ln33_3 : 1
		add_ln33_14 : 5
		zext_ln33_14 : 6
		layer2_output_addr_2 : 7
		layer2_output_load_2 : 8
	State 7
		x_fp_sign_1 : 1
		x_fp_exp_2 : 1
		x_fp_sig_2 : 1
		icmp_ln25_3 : 2
		icmp_ln25_4 : 2
		and_ln25_1 : 3
		icmp_ln18_4 : 2
		xor_ln18_1 : 3
		and_ln18_2 : 3
		or_ln18_3 : 3
		or_ln18_4 : 3
		data_13 : 3
		x_fp_exp_3 : 4
		x_fp_sig_3 : 4
		icmp_ln18_5 : 5
		icmp_ln18_6 : 5
		and_ln18_3 : 6
		ymaggreater_3 : 4
		select_ln488_2 : 5
		select_ln488_3 : 6
		xs_exp_s : 7
		trunc_ln534_1 : 7
		zext_ln515_1_cast : 8
		zext_ln515_1 : 9
		zext_ln515_2 : 8
		add_ln515_1 : 9
		tmp_7 : 10
		sub_ln18_1 : 8
		sext_ln18_2 : 9
		select_ln18_2 : 11
		sext_ln18_3 : 12
		zext_ln18_1 : 13
		lshr_ln18_1 : 14
		tmp_8 : 15
	State 8
		tmp_6 : 1
		select_ln18_3 : 2
		sub_ln59 : 3
		select_ln59 : 4
		zext_ln33_9 : 5
		add_ln33_9 : 6
		sext_ln33_1 : 7
		trunc_ln33 : 7
		p_shl5 : 8
		sub_ln33_1 : 9
		add_ln33_10 : 10
		zext_ln33_10 : 11
		layer2_output_addr : 12
		layer2_output_load : 13
		mul_2 : 1
	State 9
		x_fp_sign_2 : 1
		x_fp_exp_4 : 1
		x_fp_sig_4 : 1
		icmp_ln25_5 : 2
		icmp_ln25_6 : 2
		and_ln25_2 : 3
		icmp_ln18_7 : 2
		xor_ln18_2 : 3
		and_ln18_4 : 3
		or_ln18_5 : 3
		or_ln18_6 : 3
		data_14 : 3
		x_fp_exp_5 : 4
		x_fp_sig_5 : 4
		icmp_ln18_8 : 5
		icmp_ln18_9 : 5
		and_ln18_5 : 6
		ymaggreater_5 : 4
		select_ln488_4 : 5
		select_ln488_5 : 6
		xs_exp_1_s : 7
		trunc_ln534_2 : 7
		zext_ln515_3_cast : 8
		zext_ln515_3 : 9
		zext_ln515_4 : 8
		add_ln515_2 : 9
		tmp_13 : 10
		sub_ln18_2 : 8
		sext_ln18_4 : 9
		select_ln18_4 : 11
		sext_ln18_5 : 12
		zext_ln18_2 : 13
		lshr_ln18_2 : 14
		tmp_14 : 15
	State 10
		mul : 1
		tmp_9 : 1
		select_ln18_5 : 2
		sub_ln59_1 : 3
		select_ln59_1 : 4
		zext_ln33_11 : 5
		add_ln33_11 : 6
		sext_ln33_2 : 7
		trunc_ln33_1 : 7
		p_shl4 : 8
		sub_ln33_2 : 9
		add_ln33_12 : 10
		zext_ln33_12 : 11
		layer2_output_addr_1 : 12
		layer2_output_load_1 : 13
	State 11
		x_fp_sign_4 : 1
		x_fp_exp_8 : 1
		x_fp_sig_8 : 1
		icmp_ln25_9 : 2
		icmp_ln25_10 : 2
		and_ln25_4 : 3
		icmp_ln18_13 : 2
		xor_ln18_4 : 3
		and_ln18_8 : 3
		or_ln18_9 : 3
		or_ln18_10 : 3
		data_16 : 3
		x_fp_exp_9 : 4
		x_fp_sig_9 : 4
		icmp_ln18_14 : 5
		icmp_ln18_15 : 5
		and_ln18_9 : 6
		ymaggreater_9 : 4
		select_ln488_8 : 5
		select_ln488_9 : 6
		xs_exp_1_2 : 7
		trunc_ln534_4 : 7
		zext_ln515_7_cast : 8
		zext_ln515_7 : 9
		zext_ln515_8 : 8
		add_ln515_4 : 9
		tmp_23 : 10
		sub_ln18_4 : 8
		sext_ln18_8 : 9
		select_ln18_8 : 11
		sext_ln18_9 : 12
		zext_ln18_4 : 13
		lshr_ln18_4 : 14
		tmp_24 : 15
	State 12
		mul_1 : 1
		tmp_3 : 1
		select_ln18_9 : 2
		sub_ln59_3 : 3
		select_ln59_3 : 4
		zext_ln33_15 : 5
		add_ln33_15 : 6
		sext_ln33_4 : 7
		trunc_ln33_3 : 7
		p_shl2 : 8
		sub_ln33_4 : 9
		add_ln33_16 : 10
		zext_ln33_16 : 11
		layer2_output_addr_3 : 12
		layer2_output_load_3 : 13
		write_ln0 : 1
	State 13
		convolution_s : 1
		x_fp_sign_5 : 1
		x_fp_exp_10 : 1
		x_fp_sig_10 : 1
		icmp_ln25_11 : 2
		icmp_ln25_12 : 2
		and_ln25_5 : 3
		icmp_ln18_16 : 2
		xor_ln18_5 : 3
		and_ln18_10 : 3
		or_ln18_11 : 3
		or_ln18_12 : 3
		data_17 : 3
		x_fp_exp_11 : 4
		x_fp_sig_11 : 4
		icmp_ln18_17 : 5
		icmp_ln18_18 : 5
		and_ln18_11 : 6
		ymaggreater_11 : 4
		select_ln488_10 : 5
		select_ln488_11 : 6
		xs_exp_1_3 : 7
		trunc_ln534_5 : 7
		zext_ln515_9_cast : 8
		zext_ln515_9 : 9
		zext_ln515_10 : 8
		add_ln515_5 : 9
		tmp_27 : 10
		sub_ln18_5 : 8
		sext_ln18_10 : 9
		select_ln18_10 : 11
		sext_ln18_11 : 12
		zext_ln18_5 : 13
		lshr_ln18_5 : 14
		tmp_28 : 15
	State 14
		mul_3 : 1
		tmp_10 : 1
		select_ln18_11 : 2
		sub_ln59_4 : 3
		select_ln59_4 : 4
		zext_ln33_17 : 5
		add_ln33_17 : 6
		sext_ln33_5 : 7
		trunc_ln33_4 : 7
		p_shl1 : 8
		sub_ln33_5 : 9
		add_ln33_18 : 10
		zext_ln33_18 : 11
		layer2_output_addr_4 : 12
		layer2_output_load_4 : 13
	State 15
	State 16
		mul_4 : 1
	State 17
	State 18
	State 19
	State 20
		store_ln28 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		store_ln28 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln26_fu_341        |    0    |    0    |    15   |
|          |        icmp_ln28_fu_365        |    0    |    0    |    10   |
|          |       icmp_ln25_7_fu_472       |    0    |    0    |    18   |
|          |       icmp_ln25_8_fu_478       |    0    |    0    |    59   |
|          |       icmp_ln18_10_fu_490      |    0    |    0    |    18   |
|          |       icmp_ln18_11_fu_542      |    0    |    0    |    18   |
|          |       icmp_ln18_12_fu_548      |    0    |    0    |    59   |
|          |      ymaggreater_7_fu_560      |    0    |    0    |    71   |
|          |        icmp_ln25_fu_861        |    0    |    0    |    18   |
|          |       icmp_ln25_2_fu_867       |    0    |    0    |    59   |
|          |        icmp_ln18_fu_879        |    0    |    0    |    18   |
|          |       icmp_ln18_2_fu_931       |    0    |    0    |    18   |
|          |       icmp_ln18_3_fu_937       |    0    |    0    |    59   |
|          |      ymaggreater_1_fu_949      |    0    |    0    |    71   |
|          |       icmp_ln25_3_fu_1165      |    0    |    0    |    18   |
|          |       icmp_ln25_4_fu_1171      |    0    |    0    |    59   |
|          |       icmp_ln18_4_fu_1183      |    0    |    0    |    18   |
|          |       icmp_ln18_5_fu_1235      |    0    |    0    |    18   |
|   icmp   |       icmp_ln18_6_fu_1241      |    0    |    0    |    59   |
|          |      ymaggreater_3_fu_1253     |    0    |    0    |    71   |
|          |       icmp_ln25_5_fu_1476      |    0    |    0    |    18   |
|          |       icmp_ln25_6_fu_1482      |    0    |    0    |    59   |
|          |       icmp_ln18_7_fu_1494      |    0    |    0    |    18   |
|          |       icmp_ln18_8_fu_1546      |    0    |    0    |    18   |
|          |       icmp_ln18_9_fu_1552      |    0    |    0    |    59   |
|          |      ymaggreater_5_fu_1564     |    0    |    0    |    71   |
|          |       icmp_ln25_9_fu_1788      |    0    |    0    |    18   |
|          |      icmp_ln25_10_fu_1794      |    0    |    0    |    59   |
|          |      icmp_ln18_13_fu_1806      |    0    |    0    |    18   |
|          |      icmp_ln18_14_fu_1858      |    0    |    0    |    18   |
|          |      icmp_ln18_15_fu_1864      |    0    |    0    |    59   |
|          |      ymaggreater_9_fu_1876     |    0    |    0    |    71   |
|          |      icmp_ln25_11_fu_2103      |    0    |    0    |    18   |
|          |      icmp_ln25_12_fu_2109      |    0    |    0    |    59   |
|          |      icmp_ln18_16_fu_2121      |    0    |    0    |    18   |
|          |      icmp_ln18_17_fu_2173      |    0    |    0    |    18   |
|          |      icmp_ln18_18_fu_2179      |    0    |    0    |    59   |
|          |     ymaggreater_11_fu_2191     |    0    |    0    |    71   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln26_fu_371       |    0    |    0    |    3    |
|          |      select_ln26_1_fu_379      |    0    |    0    |    6    |
|          |         data_15_fu_520         |    0    |    0    |    64   |
|          |      select_ln488_6_fu_566     |    0    |    0    |    64   |
|          |      select_ln488_7_fu_574     |    0    |    0    |    64   |
|          |      select_ln18_6_fu_638      |    0    |    0    |    11   |
|          |      select_ln18_7_fu_776      |    0    |    0    |    12   |
|          |      select_ln59_2_fu_789      |    0    |    0    |    12   |
|          |         data_12_fu_909         |    0    |    0    |    64   |
|          |       select_ln488_fu_955      |    0    |    0    |    64   |
|          |           data_fu_963          |    0    |    0    |    64   |
|          |       select_ln18_fu_1035      |    0    |    0    |    11   |
|          |           val_fu_1092          |    0    |    0    |    20   |
|          |         result_fu_1105         |    0    |    0    |    20   |
|          |         data_13_fu_1213        |    0    |    0    |    64   |
|          |     select_ln488_2_fu_1259     |    0    |    0    |    64   |
|          |     select_ln488_3_fu_1267     |    0    |    0    |    64   |
|          |      select_ln18_2_fu_1331     |    0    |    0    |    11   |
|  select  |      select_ln18_3_fu_1385     |    0    |    0    |    12   |
|          |       select_ln59_fu_1398      |    0    |    0    |    12   |
|          |         data_14_fu_1524        |    0    |    0    |    64   |
|          |     select_ln488_4_fu_1570     |    0    |    0    |    64   |
|          |     select_ln488_5_fu_1578     |    0    |    0    |    64   |
|          |      select_ln18_4_fu_1642     |    0    |    0    |    11   |
|          |      select_ln18_5_fu_1700     |    0    |    0    |    12   |
|          |      select_ln59_1_fu_1713     |    0    |    0    |    12   |
|          |         data_16_fu_1836        |    0    |    0    |    64   |
|          |     select_ln488_8_fu_1882     |    0    |    0    |    64   |
|          |     select_ln488_9_fu_1890     |    0    |    0    |    64   |
|          |      select_ln18_8_fu_1954     |    0    |    0    |    11   |
|          |      select_ln18_9_fu_2012     |    0    |    0    |    12   |
|          |      select_ln59_3_fu_2025     |    0    |    0    |    12   |
|          |         data_17_fu_2151        |    0    |    0    |    64   |
|          |     select_ln488_10_fu_2197    |    0    |    0    |    64   |
|          |     select_ln488_11_fu_2205    |    0    |    0    |    64   |
|          |     select_ln18_10_fu_2269     |    0    |    0    |    11   |
|          |     select_ln18_11_fu_2327     |    0    |    0    |    12   |
|          |      select_ln59_4_fu_2340     |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|
|          |       lshr_ln18_3_fu_654       |    0    |    0    |   159   |
|          |        lshr_ln18_fu_1051       |    0    |    0    |   159   |
|   lshr   |       lshr_ln18_1_fu_1347      |    0    |    0    |   159   |
|          |       lshr_ln18_2_fu_1658      |    0    |    0    |   159   |
|          |       lshr_ln18_4_fu_1970      |    0    |    0    |   159   |
|          |       lshr_ln18_5_fu_2285      |    0    |    0    |   159   |
|----------|--------------------------------|---------|---------|---------|
|          |        shl_ln18_3_fu_759       |    0    |    0    |   159   |
|          |        shl_ln18_fu_1075        |    0    |    0    |   159   |
|    shl   |       shl_ln18_1_fu_1368       |    0    |    0    |   159   |
|          |       shl_ln18_2_fu_1683       |    0    |    0    |   159   |
|          |       shl_ln18_4_fu_1995       |    0    |    0    |   159   |
|          |       shl_ln18_5_fu_2310       |    0    |    0    |   159   |
|----------|--------------------------------|---------|---------|---------|
|          |        add_ln26_1_fu_347       |    0    |    0    |    15   |
|          |         add_ln26_fu_359        |    0    |    0    |    13   |
|          |         add_ln33_fu_397        |    0    |    0    |    18   |
|          |        add_ln33_4_fu_407       |    0    |    0    |    17   |
|          |        add_ln33_5_fu_418       |    0    |    0    |    18   |
|          |       add_ln1432_5_fu_429      |    0    |    0    |    15   |
|          |        add_ln1432_fu_439       |    0    |    0    |    16   |
|          |       add_ln515_3_fu_614       |    0    |    0    |    18   |
|          |        add_ln33_1_fu_702       |    0    |    0    |    18   |
|          |        add_ln33_2_fu_707       |    0    |    0    |    18   |
|          |        add_ln33_3_fu_712       |    0    |    0    |    18   |
|          |        add_ln33_6_fu_717       |    0    |    0    |    18   |
|          |        add_ln33_7_fu_727       |    0    |    0    |    18   |
|          |        add_ln33_8_fu_737       |    0    |    0    |    18   |
|          |       add_ln1432_1_fu_742      |    0    |    0    |    15   |
|          |       add_ln33_13_fu_801       |    0    |    0    |    22   |
|    add   |       add_ln1432_2_fu_815      |    0    |    0    |    15   |
|          |       add_ln1432_3_fu_825      |    0    |    0    |    15   |
|          |        add_ln515_fu_1011       |    0    |    0    |    18   |
|          |      add_ln1432_4_fu_1065      |    0    |    0    |    15   |
|          |       add_ln33_14_fu_1128      |    0    |    0    |    21   |
|          |       add_ln515_1_fu_1307      |    0    |    0    |    18   |
|          |       add_ln33_9_fu_1410       |    0    |    0    |    22   |
|          |       add_ln33_10_fu_1437      |    0    |    0    |    21   |
|          |       add_ln515_2_fu_1618      |    0    |    0    |    18   |
|          |       add_ln33_11_fu_1725      |    0    |    0    |    22   |
|          |       add_ln33_12_fu_1752      |    0    |    0    |    21   |
|          |       add_ln515_4_fu_1930      |    0    |    0    |    18   |
|          |       add_ln33_15_fu_2037      |    0    |    0    |    22   |
|          |       add_ln33_16_fu_2064      |    0    |    0    |    21   |
|          |       add_ln515_5_fu_2245      |    0    |    0    |    18   |
|          |       add_ln33_17_fu_2352      |    0    |    0    |    22   |
|          |       add_ln33_18_fu_2379      |    0    |    0    |    21   |
|          |        add_ln28_fu_2393        |    0    |    0    |    10   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_275           |    2    |   227   |   214   |
|----------|--------------------------------|---------|---------|---------|
|          |        sub_ln18_3_fu_628       |    0    |    0    |    18   |
|          |         sub_ln33_fu_692        |    0    |    0    |    21   |
|          |        sub_ln59_2_fu_783       |    0    |    0    |    20   |
|          |        sub_ln18_fu_1025        |    0    |    0    |    18   |
|          |        result_2_fu_1099        |    0    |    0    |    28   |
|          |       sub_ln33_3_fu_1122       |    0    |    0    |    21   |
|          |       sub_ln18_1_fu_1321       |    0    |    0    |    18   |
|          |        sub_ln59_fu_1392        |    0    |    0    |    20   |
|    sub   |       sub_ln33_1_fu_1431       |    0    |    0    |    21   |
|          |       sub_ln18_2_fu_1632       |    0    |    0    |    18   |
|          |       sub_ln59_1_fu_1707       |    0    |    0    |    20   |
|          |       sub_ln33_2_fu_1746       |    0    |    0    |    21   |
|          |       sub_ln18_4_fu_1944       |    0    |    0    |    18   |
|          |       sub_ln59_3_fu_2019       |    0    |    0    |    20   |
|          |       sub_ln33_4_fu_2058       |    0    |    0    |    21   |
|          |       sub_ln18_5_fu_2259       |    0    |    0    |    18   |
|          |       sub_ln59_4_fu_2334       |    0    |    0    |    20   |
|          |       sub_ln33_5_fu_2373       |    0    |    0    |    21   |
|----------|--------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_279           |    3    |   128   |   135   |
|----------|--------------------------------|---------|---------|---------|
|          |        and_ln25_3_fu_484       |    0    |    0    |    2    |
|          |        and_ln18_6_fu_502       |    0    |    0    |    2    |
|          |        and_ln18_7_fu_554       |    0    |    0    |    2    |
|          |         and_ln25_fu_873        |    0    |    0    |    2    |
|          |         and_ln18_fu_891        |    0    |    0    |    2    |
|          |        and_ln18_1_fu_943       |    0    |    0    |    2    |
|          |       and_ln25_1_fu_1177       |    0    |    0    |    2    |
|          |       and_ln18_2_fu_1195       |    0    |    0    |    2    |
|    and   |       and_ln18_3_fu_1247       |    0    |    0    |    2    |
|          |       and_ln25_2_fu_1488       |    0    |    0    |    2    |
|          |       and_ln18_4_fu_1506       |    0    |    0    |    2    |
|          |       and_ln18_5_fu_1558       |    0    |    0    |    2    |
|          |       and_ln25_4_fu_1800       |    0    |    0    |    2    |
|          |       and_ln18_8_fu_1818       |    0    |    0    |    2    |
|          |       and_ln18_9_fu_1870       |    0    |    0    |    2    |
|          |       and_ln25_5_fu_2115       |    0    |    0    |    2    |
|          |       and_ln18_10_fu_2133      |    0    |    0    |    2    |
|          |       and_ln18_11_fu_2185      |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |        or_ln18_7_fu_508        |    0    |    0    |    2    |
|          |        or_ln18_8_fu_514        |    0    |    0    |    2    |
|          |         or_ln18_fu_897         |    0    |    0    |    2    |
|          |        or_ln18_2_fu_903        |    0    |    0    |    2    |
|          |        or_ln18_3_fu_1201       |    0    |    0    |    2    |
|    or    |        or_ln18_4_fu_1207       |    0    |    0    |    2    |
|          |        or_ln18_5_fu_1512       |    0    |    0    |    2    |
|          |        or_ln18_6_fu_1518       |    0    |    0    |    2    |
|          |        or_ln18_9_fu_1824       |    0    |    0    |    2    |
|          |       or_ln18_10_fu_1830       |    0    |    0    |    2    |
|          |       or_ln18_11_fu_2139       |    0    |    0    |    2    |
|          |       or_ln18_12_fu_2145       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    mul   |         mul_ln33_fu_391        |    0    |    0    |    23   |
|----------|--------------------------------|---------|---------|---------|
|          |        xor_ln18_3_fu_496       |    0    |    0    |    2    |
|          |         xor_ln18_fu_885        |    0    |    0    |    2    |
|    xor   |       xor_ln18_1_fu_1189       |    0    |    0    |    2    |
|          |       xor_ln18_2_fu_1500       |    0    |    0    |    2    |
|          |       xor_ln18_4_fu_1812       |    0    |    0    |    2    |
|          |       xor_ln18_5_fu_2127       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          | select_ln13_1_read_read_fu_150 |    0    |    0    |    0    |
|   read   |  bitcast_ln13_read_read_fu_156 |    0    |    0    |    0    |
|          |  zext_ln13_1_read_read_fu_162  |    0    |    0    |    0    |
|          |   zext_ln26_read_read_fu_168   |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_174     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|  sitodp  |           grp_fu_283           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |     zext_ln13_1_cast_fu_310    |    0    |    0    |    0    |
|          |      zext_ln26_cast_fu_314     |    0    |    0    |    0    |
|          |        zext_ln33_fu_387        |    0    |    0    |    0    |
|          |       zext_ln33_3_fu_403       |    0    |    0    |    0    |
|          |       zext_ln33_4_fu_413       |    0    |    0    |    0    |
|          |       zext_ln33_5_fu_424       |    0    |    0    |    0    |
|          |       zext_ln515_5_fu_606      |    0    |    0    |    0    |
|          |       zext_ln515_6_fu_610      |    0    |    0    |    0    |
|          |       zext_ln18_3_fu_650       |    0    |    0    |    0    |
|          |       zext_ln33_1_fu_678       |    0    |    0    |    0    |
|          |       zext_ln33_2_fu_688       |    0    |    0    |    0    |
|          |       zext_ln33_6_fu_722       |    0    |    0    |    0    |
|          |       zext_ln33_7_fu_732       |    0    |    0    |    0    |
|          |       zext_ln21_3_fu_763       |    0    |    0    |    0    |
|          |       zext_ln33_13_fu_797      |    0    |    0    |    0    |
|          |       zext_ln33_8_fu_811       |    0    |    0    |    0    |
|          |       zext_ln1432_fu_830       |    0    |    0    |    0    |
|          |        zext_ln15_fu_1003       |    0    |    0    |    0    |
|          |       zext_ln515_fu_1007       |    0    |    0    |    0    |
|          |        zext_ln18_fu_1047       |    0    |    0    |    0    |
|          |      zext_ln1432_1_fu_1070     |    0    |    0    |    0    |
|          |        zext_ln21_fu_1079       |    0    |    0    |    0    |
|          |      zext_ln33_14_fu_1134      |    0    |    0    |    0    |
|   zext   |      zext_ln515_1_fu_1299      |    0    |    0    |    0    |
|          |      zext_ln515_2_fu_1303      |    0    |    0    |    0    |
|          |       zext_ln18_1_fu_1343      |    0    |    0    |    0    |
|          |       zext_ln21_1_fu_1372      |    0    |    0    |    0    |
|          |       zext_ln33_9_fu_1406      |    0    |    0    |    0    |
|          |      zext_ln33_10_fu_1442      |    0    |    0    |    0    |
|          |      zext_ln515_3_fu_1610      |    0    |    0    |    0    |
|          |      zext_ln515_4_fu_1614      |    0    |    0    |    0    |
|          |       zext_ln18_2_fu_1654      |    0    |    0    |    0    |
|          |       zext_ln21_2_fu_1687      |    0    |    0    |    0    |
|          |      zext_ln33_11_fu_1721      |    0    |    0    |    0    |
|          |      zext_ln33_12_fu_1757      |    0    |    0    |    0    |
|          |      zext_ln515_7_fu_1922      |    0    |    0    |    0    |
|          |      zext_ln515_8_fu_1926      |    0    |    0    |    0    |
|          |       zext_ln18_4_fu_1966      |    0    |    0    |    0    |
|          |       zext_ln21_4_fu_1999      |    0    |    0    |    0    |
|          |      zext_ln33_15_fu_2033      |    0    |    0    |    0    |
|          |      zext_ln33_16_fu_2069      |    0    |    0    |    0    |
|          |      zext_ln515_9_fu_2237      |    0    |    0    |    0    |
|          |      zext_ln515_10_fu_2241     |    0    |    0    |    0    |
|          |       zext_ln18_5_fu_2281      |    0    |    0    |    0    |
|          |       zext_ln21_5_fu_2314      |    0    |    0    |    0    |
|          |      zext_ln33_17_fu_2348      |    0    |    0    |    0    |
|          |      zext_ln33_18_fu_2384      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       sext_ln1432_fu_435       |    0    |    0    |    0    |
|          |      sext_ln1432_1_fu_445      |    0    |    0    |    0    |
|          |       sext_ln18_6_fu_634       |    0    |    0    |    0    |
|          |       sext_ln18_7_fu_646       |    0    |    0    |    0    |
|          |        sext_ln33_fu_698        |    0    |    0    |    0    |
|          |      sext_ln1432_2_fu_747      |    0    |    0    |    0    |
|          |      sext_ln1432_3_fu_820      |    0    |    0    |    0    |
|          |        sext_ln18_fu_1031       |    0    |    0    |    0    |
|          |       sext_ln18_1_fu_1043      |    0    |    0    |    0    |
|          |       sext_ln33_3_fu_1112      |    0    |    0    |    0    |
|   sext   |       sext_ln18_2_fu_1327      |    0    |    0    |    0    |
|          |       sext_ln18_3_fu_1339      |    0    |    0    |    0    |
|          |       sext_ln33_1_fu_1415      |    0    |    0    |    0    |
|          |       sext_ln18_4_fu_1638      |    0    |    0    |    0    |
|          |       sext_ln18_5_fu_1650      |    0    |    0    |    0    |
|          |       sext_ln33_2_fu_1730      |    0    |    0    |    0    |
|          |       sext_ln18_8_fu_1950      |    0    |    0    |    0    |
|          |       sext_ln18_9_fu_1962      |    0    |    0    |    0    |
|          |       sext_ln33_4_fu_2042      |    0    |    0    |    0    |
|          |      sext_ln18_10_fu_2265      |    0    |    0    |    0    |
|          |      sext_ln18_11_fu_2277      |    0    |    0    |    0    |
|          |       sext_ln33_5_fu_2357      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       x_fp_sign_3_fu_450       |    0    |    0    |    0    |
|          |          tmp_19_fu_620         |    0    |    0    |    0    |
|          |          tmp_20_fu_660         |    0    |    0    |    0    |
|          |          tmp_17_fu_752         |    0    |    0    |    0    |
|          |        x_fp_sign_fu_839        |    0    |    0    |    0    |
|          |         xs_sign_fu_971         |    0    |    0    |    0    |
|          |           tmp_fu_1017          |    0    |    0    |    0    |
|          |          tmp_1_fu_1057         |    0    |    0    |    0    |
|          |       x_fp_sign_1_fu_1143      |    0    |    0    |    0    |
|          |          tmp_7_fu_1313         |    0    |    0    |    0    |
|          |          tmp_8_fu_1353         |    0    |    0    |    0    |
| bitselect|          tmp_5_fu_1361         |    0    |    0    |    0    |
|          |       x_fp_sign_2_fu_1454      |    0    |    0    |    0    |
|          |         tmp_13_fu_1624         |    0    |    0    |    0    |
|          |         tmp_14_fu_1664         |    0    |    0    |    0    |
|          |         tmp_11_fu_1676         |    0    |    0    |    0    |
|          |       x_fp_sign_4_fu_1766      |    0    |    0    |    0    |
|          |         tmp_23_fu_1936         |    0    |    0    |    0    |
|          |         tmp_24_fu_1976         |    0    |    0    |    0    |
|          |         tmp_22_fu_1988         |    0    |    0    |    0    |
|          |       x_fp_sign_5_fu_2081      |    0    |    0    |    0    |
|          |         tmp_27_fu_2251         |    0    |    0    |    0    |
|          |         tmp_28_fu_2291         |    0    |    0    |    0    |
|          |         tmp_26_fu_2303         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        x_fp_exp_6_fu_458       |    0    |    0    |    0    |
|          |        x_fp_exp_7_fu_528       |    0    |    0    |    0    |
|          |        xs_exp_1_1_fu_582       |    0    |    0    |    0    |
|          |          tmp_s_fu_766          |    0    |    0    |    0    |
|          |         x_fp_exp_fu_847        |    0    |    0    |    0    |
|          |        x_fp_exp_1_fu_917       |    0    |    0    |    0    |
|          |          xs_exp_fu_979         |    0    |    0    |    0    |
|          |          tmp_4_fu_1082         |    0    |    0    |    0    |
|          |       x_fp_exp_2_fu_1151       |    0    |    0    |    0    |
|          |       x_fp_exp_3_fu_1221       |    0    |    0    |    0    |
|          |        xs_exp_s_fu_1275        |    0    |    0    |    0    |
|partselect|          tmp_6_fu_1375         |    0    |    0    |    0    |
|          |       x_fp_exp_4_fu_1462       |    0    |    0    |    0    |
|          |       x_fp_exp_5_fu_1532       |    0    |    0    |    0    |
|          |       xs_exp_1_s_fu_1586       |    0    |    0    |    0    |
|          |          tmp_9_fu_1690         |    0    |    0    |    0    |
|          |       x_fp_exp_8_fu_1774       |    0    |    0    |    0    |
|          |       x_fp_exp_9_fu_1844       |    0    |    0    |    0    |
|          |       xs_exp_1_2_fu_1898       |    0    |    0    |    0    |
|          |          tmp_3_fu_2002         |    0    |    0    |    0    |
|          |       x_fp_exp_10_fu_2089      |    0    |    0    |    0    |
|          |       x_fp_exp_11_fu_2159      |    0    |    0    |    0    |
|          |       xs_exp_1_3_fu_2213       |    0    |    0    |    0    |
|          |         tmp_10_fu_2317         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        x_fp_sig_6_fu_468       |    0    |    0    |    0    |
|          |        x_fp_sig_7_fu_538       |    0    |    0    |    0    |
|          |      trunc_ln534_3_fu_592      |    0    |    0    |    0    |
|          |       trunc_ln33_2_fu_807      |    0    |    0    |    0    |
|          |         x_fp_sig_fu_857        |    0    |    0    |    0    |
|          |        x_fp_sig_1_fu_927       |    0    |    0    |    0    |
|          |       trunc_ln534_fu_989       |    0    |    0    |    0    |
|          |       x_fp_sig_2_fu_1161       |    0    |    0    |    0    |
|          |       x_fp_sig_3_fu_1231       |    0    |    0    |    0    |
|          |      trunc_ln534_1_fu_1285     |    0    |    0    |    0    |
|          |       trunc_ln33_fu_1419       |    0    |    0    |    0    |
|   trunc  |       x_fp_sig_4_fu_1472       |    0    |    0    |    0    |
|          |       x_fp_sig_5_fu_1542       |    0    |    0    |    0    |
|          |      trunc_ln534_2_fu_1596     |    0    |    0    |    0    |
|          |      trunc_ln33_1_fu_1734      |    0    |    0    |    0    |
|          |       x_fp_sig_8_fu_1784       |    0    |    0    |    0    |
|          |       x_fp_sig_9_fu_1854       |    0    |    0    |    0    |
|          |      trunc_ln534_4_fu_1908     |    0    |    0    |    0    |
|          |      trunc_ln33_3_fu_2046      |    0    |    0    |    0    |
|          |       x_fp_sig_10_fu_2099      |    0    |    0    |    0    |
|          |       x_fp_sig_11_fu_2169      |    0    |    0    |    0    |
|          |      trunc_ln534_5_fu_2223     |    0    |    0    |    0    |
|          |      trunc_ln33_4_fu_2361      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    zext_ln515_5_cast_fu_596    |    0    |    0    |    0    |
|          |          tmp_2_fu_681          |    0    |    0    |    0    |
|          |         mantissa_fu_993        |    0    |    0    |    0    |
|          |         p_shl3_fu_1115         |    0    |    0    |    0    |
|          |    zext_ln515_1_cast_fu_1289   |    0    |    0    |    0    |
|bitconcatenate|         p_shl5_fu_1423         |    0    |    0    |    0    |
|          |    zext_ln515_3_cast_fu_1600   |    0    |    0    |    0    |
|          |         p_shl4_fu_1738         |    0    |    0    |    0    |
|          |    zext_ln515_7_cast_fu_1912   |    0    |    0    |    0    |
|          |         p_shl2_fu_2050         |    0    |    0    |    0    |
|          |    zext_ln515_9_cast_fu_2227   |    0    |    0    |    0    |
|          |         p_shl1_fu_2365         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    5    |   355   |   6197  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln33_13_reg_2560    |   16   |
|     add_ln33_8_reg_2540     |   10   |
|   bitcast_ln33_1_reg_2753   |   32   |
|   bitcast_ln33_2_reg_2678   |   32   |
|   bitcast_ln33_3_reg_2798   |   32   |
|   bitcast_ln33_4_reg_2808   |   32   |
|    bitcast_ln33_reg_2713    |   32   |
|conv3_weights_addr_1_reg_2487|   10   |
|conv3_weights_addr_2_reg_2530|   10   |
|conv3_weights_addr_3_reg_2535|   10   |
|conv3_weights_addr_4_reg_2570|   10   |
| conv3_weights_addr_reg_2482 |   10   |
|conv3_weights_load_1_reg_2555|   32   |
|conv3_weights_load_2_reg_2580|   32   |
|conv3_weights_load_3_reg_2585|   32   |
|conv3_weights_load_4_reg_2595|   32   |
| conv3_weights_load_reg_2550 |   32   |
|  convolution_load_reg_2763  |   32   |
|     convolution_reg_2412    |   32   |
|      icmp_ln26_reg_2453     |    1   |
|       in_feat_reg_2427      |    6   |
|   indvar_flatten_reg_2434   |    8   |
|      kernel_x_reg_2420      |    3   |
|layer2_output_addr_1_reg_2718|   21   |
|layer2_output_addr_2_reg_2643|   21   |
|layer2_output_addr_3_reg_2758|   21   |
|layer2_output_addr_4_reg_2803|   21   |
| layer2_output_addr_reg_2673 |   21   |
|        mul_1_reg_2793       |   32   |
|        mul_2_reg_2723       |   32   |
|        mul_4_reg_2813       |   32   |
|      mul_ln33_reg_2468      |   10   |
|           reg_286           |   64   |
|           reg_290           |   32   |
|           reg_295           |   32   |
|           reg_300           |   32   |
|           reg_305           |   32   |
|       result_reg_2630       |   21   |
| select_ln13_1_read_reg_2441 |    8   |
|    select_ln26_1_reg_2462   |    6   |
|     select_ln26_reg_2457    |    3   |
|   select_ln488_11_reg_2768  |   64   |
|   select_ln488_3_reg_2648   |   64   |
|   select_ln488_5_reg_2688   |   64   |
|   select_ln488_7_reg_2497   |   64   |
|   select_ln488_9_reg_2728   |   64   |
|    sext_ln1432_1_reg_2492   |   32   |
|    sext_ln1432_2_reg_2545   |   32   |
|    sext_ln1432_3_reg_2575   |   32   |
|      sext_ln33_reg_2522     |   16   |
|       tmp_13_reg_2698       |    1   |
|       tmp_14_reg_2708       |    1   |
|       tmp_19_reg_2507       |    1   |
|        tmp_1_reg_2620       |    1   |
|       tmp_20_reg_2517       |    1   |
|       tmp_23_reg_2738       |    1   |
|       tmp_24_reg_2748       |    1   |
|       tmp_27_reg_2778       |    1   |
|       tmp_28_reg_2788       |    1   |
|        tmp_7_reg_2658       |    1   |
|        tmp_8_reg_2668       |    1   |
|         tmp_reg_2610        |    1   |
|    trunc_ln33_2_reg_2565    |   13   |
|    x_assign_3_1_reg_2638    |   64   |
|    x_assign_3_4_reg_2683    |   64   |
|       xs_sign_reg_2600      |    1   |
|  zext_ln13_1_cast_reg_2446  |    9   |
|    zext_ln1432_1_reg_2625   |   32   |
|     zext_ln1432_reg_2590    |   32   |
|      zext_ln15_reg_2605     |   137  |
|     zext_ln18_1_reg_2663    |   137  |
|     zext_ln18_2_reg_2703    |   137  |
|     zext_ln18_3_reg_2512    |   137  |
|     zext_ln18_4_reg_2743    |   137  |
|     zext_ln18_5_reg_2783    |   137  |
|      zext_ln18_reg_2615     |   137  |
|     zext_ln33_3_reg_2475    |   10   |
|    zext_ln515_1_reg_2653    |   137  |
|    zext_ln515_3_reg_2693    |   137  |
|    zext_ln515_5_reg_2502    |   137  |
|    zext_ln515_7_reg_2733    |   137  |
|    zext_ln515_9_reg_2773    |   137  |
+-----------------------------+--------+
|            Total            |  3232  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_195 |  p0  |   6  |  10  |   60   ||    31   |
| grp_access_fu_195 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_237 |  p0  |  10  |  21  |   210  ||    54   |
|     grp_fu_275    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_275    |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_279    |  p0  |  10  |  32  |   320  ||    54   |
|     grp_fu_279    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_283    |  p0  |  10  |  10  |   100  ||    54   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   978  ||  4.839  ||   256   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |  6197  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   256  |
|  Register |    -   |    -   |  3232  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |  3587  |  6453  |
+-----------+--------+--------+--------+--------+
