Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Fri Feb  7 16:31:19 2020
| Host         : DESKTOP-9DNP7KK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file base_zynq_wrapper_timing_summary_routed.rpt -pb base_zynq_wrapper_timing_summary_routed.pb -rpx base_zynq_wrapper_timing_summary_routed.rpx
| Design       : base_zynq_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.680        0.000                      0               112067        0.012        0.000                      0               112067        8.750        0.000                       0                 49528  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.680        0.000                      0                95213        0.012        0.000                      0                95213        8.750        0.000                       0                 49528  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.496        0.000                      0                16854        0.566        0.000                      0                16854  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 3.372ns (37.084%)  route 5.721ns (62.916%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.639     2.933    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X39Y79         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/Q
                         net (fo=16, routed)          1.845     5.234    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d[1]
    SLICE_X37Y80         LUT5 (Prop_lut5_I1_O)        0.124     5.358 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry_i_5/O
                         net (fo=2, routed)           0.000     5.358    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry_i_5_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.759 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.759    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.093 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.679     6.772    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[6]_0[1]
    SLICE_X36Y81         LUT4 (Prop_lut4_I3_O)        0.303     7.075 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.075    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.608 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.608    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.765 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           0.600     8.366    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/CO[0]
    SLICE_X35Y81         LUT6 (Prop_lut6_I2_O)        0.332     8.698 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/pipe_skid_axi_dat_vld_i_2/O
                         net (fo=7, routed)           0.446     9.143    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_2
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.124     9.267 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/qd_i_6__1/O
                         net (fo=14, routed)          0.462     9.729    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/axi_dat_rdy_reg_0
    SLICE_X33Y80         LUT4 (Prop_lut4_I1_O)        0.124     9.853 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/sticky_i_2/O
                         net (fo=12, routed)          0.875    10.728    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/arb2spt_cmd_valid
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.153    10.881 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_i_2__3/O
                         net (fo=3, routed)           0.814    11.695    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/sticky_reg
    SLICE_X30Y80         LUT6 (Prop_lut6_I0_O)        0.331    12.026 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_i_1__3/O
                         net (fo=1, routed)           0.000    12.026    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X30Y80         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 f  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.514    12.693    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X30Y80         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.302    12.620    
    SLICE_X30Y80         FDRE (Setup_fdre_C_D)        0.086    12.706    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.967ns  (logic 3.468ns (38.677%)  route 5.499ns (61.323%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.893     3.187    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/clk
    SLICE_X62Y120        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y120        FDCE (Prop_fdce_C_Q)         0.518     3.705 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_count_reg[1]/Q
                         net (fo=20, routed)          0.923     4.628    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/spt_fifo_count_reg[1]
    SLICE_X59Y120        LUT4 (Prop_lut4_I2_O)        0.154     4.782 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/NV_NVDLA_SDP_MR4_LUT4_2/O
                         net (fo=13, routed)          1.194     5.976    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/is_last_beat_carry_i_24_1
    SLICE_X61Y122        LUT6 (Prop_lut6_I1_O)        0.327     6.303 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/NV_NVDLA_SDP_MR5_LUT6/O
                         net (fo=1, routed)           0.295     6.599    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/NV_NVDLA_SDP_MR5_net
    SLICE_X61Y123        LUT5 (Prop_lut5_I4_O)        0.124     6.723 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/NV_NVDLA_SDP_MR5_LUT5/O
                         net (fo=2, routed)           0.646     7.369    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/NV_NVDLA_SDP_MR5_net_13
    SLICE_X58Y119        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     7.971 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/is_last_beat_carry_i_9/O[2]
                         net (fo=1, routed)           0.658     8.629    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/cmd_size0[3]
    SLICE_X61Y119        LUT5 (Prop_lut5_I3_O)        0.301     8.930 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/NV_NVDLA_SDP_MR5_LUT5_15/O
                         net (fo=1, routed)           0.692     9.622    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/NV_NVDLA_SDP_MR5_net_15
    SLICE_X61Y120        LUT4 (Prop_lut4_I3_O)        0.124     9.746 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/NV_NVDLA_SDP_MR5_LUT4_1/O
                         net (fo=1, routed)           0.000     9.746    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/is_last_beat_carry__0_0[1]
    SLICE_X61Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.296 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/is_last_beat_carry/CO[3]
                         net (fo=1, routed)           0.000    10.296    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/is_last_beat_carry_n_0
    SLICE_X61Y121        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.567 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/is_last_beat_carry__0/CO[0]
                         net (fo=20, routed)          0.627    11.194    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/CO[0]
    SLICE_X61Y119        LUT3 (Prop_lut3_I0_O)        0.373    11.567 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/NV_NVDLA_SDP_MR7_LUT3/O
                         net (fo=9, routed)           0.463    12.030    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/rd_popping_0
    SLICE_X63Y120        LUT6 (Prop_lut6_I5_O)        0.124    12.154 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_i_1__35/O
                         net (fo=1, routed)           0.000    12.154    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X63Y120        FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 f  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.703    12.882    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X63Y120        FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.283    13.165    
                         clock uncertainty           -0.302    12.863    
    SLICE_X63Y120        FDRE (Setup_fdre_C_D)        0.032    12.895    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         12.895    
                         arrival time                         -12.154    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.862ns  (logic 3.335ns (37.632%)  route 5.527ns (62.368%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.639     2.933    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X39Y79         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/Q
                         net (fo=16, routed)          1.845     5.234    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d[1]
    SLICE_X37Y80         LUT5 (Prop_lut5_I1_O)        0.124     5.358 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry_i_5/O
                         net (fo=2, routed)           0.000     5.358    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry_i_5_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.759 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.759    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.093 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.679     6.772    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[6]_0[1]
    SLICE_X36Y81         LUT4 (Prop_lut4_I3_O)        0.303     7.075 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.075    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.608 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.608    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.765 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           0.478     8.243    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1_n_2
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.332     8.575 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/free_adr_mask[177]_i_4/O
                         net (fo=10, routed)          0.722     9.297    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/cq_wr_busy_int_reg
    SLICE_X31Y84         LUT3 (Prop_lut3_I0_O)        0.120     9.417 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/CKLNQD12_71_LUT3_2/O
                         net (fo=6, routed)           0.638    10.055    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg_2
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.327    10.382 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/nv_ram_rws_256x64_LUT6/O
                         net (fo=44, routed)          0.658    11.040    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg_9
    SLICE_X30Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.164 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_i_2__4/O
                         net (fo=2, routed)           0.507    11.671    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/cq_rd_credit_reg[1]
    SLICE_X31Y84         LUT6 (Prop_lut6_I5_O)        0.124    11.795 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_i_1__5/O
                         net (fo=1, routed)           0.000    11.795    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X31Y84         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 f  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.519    12.698    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X31Y84         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.302    12.625    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)        0.035    12.660    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 3.335ns (38.031%)  route 5.434ns (61.969%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.639     2.933    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X39Y79         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/Q
                         net (fo=16, routed)          1.845     5.234    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d[1]
    SLICE_X37Y80         LUT5 (Prop_lut5_I1_O)        0.124     5.358 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry_i_5/O
                         net (fo=2, routed)           0.000     5.358    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur1_carry_i_5_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.759 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.759    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.093 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.679     6.772    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[6]_0[1]
    SLICE_X36Y81         LUT4 (Prop_lut4_I3_O)        0.303     7.075 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.075    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.608 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.608    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.765 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           0.478     8.243    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1_n_2
    SLICE_X35Y83         LUT6 (Prop_lut6_I1_O)        0.332     8.575 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/free_adr_mask[177]_i_4/O
                         net (fo=10, routed)          0.722     9.297    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/cq_wr_busy_int_reg
    SLICE_X31Y84         LUT3 (Prop_lut3_I0_O)        0.120     9.417 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/CKLNQD12_71_LUT3_2/O
                         net (fo=6, routed)           0.638    10.055    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg_2
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.327    10.382 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/nv_ram_rws_256x64_LUT6/O
                         net (fo=44, routed)          0.658    11.040    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg_9
    SLICE_X30Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.164 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_i_2__4/O
                         net (fo=2, routed)           0.414    11.578    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_reg_1
    SLICE_X31Y84         LUT5 (Prop_lut5_I0_O)        0.124    11.702 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/CKLNQD12_71_LUT5_4/O
                         net (fo=1, routed)           0.000    11.702    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid_enable
    SLICE_X31Y84         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 f  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.519    12.698    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/clk
    SLICE_X31Y84         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.302    12.625    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)        0.032    12.657    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[172]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        8.388ns  (logic 0.459ns (5.472%)  route 7.929ns (94.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 12.986 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.692    12.986    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X31Y84         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.459    13.445 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/Q
                         net (fo=273, routed)         7.929    21.374    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/qd
    SLICE_X15Y8          FDPE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[172]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.579    22.758    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/clk
    SLICE_X15Y8          FDPE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[172]/C
                         clock pessimism              0.115    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X15Y8          FDPE (Setup_fdpe_C_CE)      -0.205    22.366    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[172]
  -------------------------------------------------------------------
                         required time                         22.366    
                         arrival time                         -21.374    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[204]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        8.388ns  (logic 0.459ns (5.472%)  route 7.929ns (94.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 12.986 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.692    12.986    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X31Y84         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.459    13.445 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/Q
                         net (fo=273, routed)         7.929    21.374    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/qd
    SLICE_X15Y8          FDPE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[204]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.579    22.758    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/clk
    SLICE_X15Y8          FDPE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[204]/C
                         clock pessimism              0.115    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X15Y8          FDPE (Setup_fdpe_C_CE)      -0.205    22.366    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[204]
  -------------------------------------------------------------------
                         required time                         22.366    
                         arrival time                         -21.374    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[205]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        8.388ns  (logic 0.459ns (5.472%)  route 7.929ns (94.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 12.986 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.692    12.986    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X31Y84         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.459    13.445 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/Q
                         net (fo=273, routed)         7.929    21.374    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/qd
    SLICE_X15Y8          FDPE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[205]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.579    22.758    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/clk
    SLICE_X15Y8          FDPE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[205]/C
                         clock pessimism              0.115    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X15Y8          FDPE (Setup_fdpe_C_CE)      -0.205    22.366    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[205]
  -------------------------------------------------------------------
                         required time                         22.366    
                         arrival time                         -21.374    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[206]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        8.388ns  (logic 0.459ns (5.472%)  route 7.929ns (94.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 12.986 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.692    12.986    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X31Y84         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.459    13.445 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/Q
                         net (fo=273, routed)         7.929    21.374    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/qd
    SLICE_X15Y8          FDPE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[206]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.579    22.758    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/clk
    SLICE_X15Y8          FDPE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[206]/C
                         clock pessimism              0.115    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X15Y8          FDPE (Setup_fdpe_C_CE)      -0.205    22.366    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[206]
  -------------------------------------------------------------------
                         required time                         22.366    
                         arrival time                         -21.374    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[212]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        8.420ns  (logic 0.459ns (5.451%)  route 7.961ns (94.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 12.986 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.692    12.986    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X31Y84         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.459    13.445 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/Q
                         net (fo=273, routed)         7.961    21.406    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/qd
    SLICE_X10Y9          FDPE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[212]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.579    22.758    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/clk
    SLICE_X10Y9          FDPE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[212]/C
                         clock pessimism              0.115    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X10Y9          FDPE (Setup_fdpe_C_CE)      -0.169    22.402    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[212]
  -------------------------------------------------------------------
                         required time                         22.402    
                         arrival time                         -21.406    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[213]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        8.420ns  (logic 0.459ns (5.451%)  route 7.961ns (94.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 12.986 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 f  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.692    12.986    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X31Y84         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.459    13.445 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/Q
                         net (fo=273, routed)         7.961    21.406    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/qd
    SLICE_X10Y9          FDPE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[213]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.579    22.758    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/clk
    SLICE_X10Y9          FDPE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[213]/C
                         clock pessimism              0.115    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X10Y9          FDPE (Setup_fdpe_C_CE)      -0.169    22.402    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[213]
  -------------------------------------------------------------------
                         required time                         22.402    
                         arrival time                         -21.406    
  -------------------------------------------------------------------
                         slack                                  0.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync2/sync3d/d1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync2/sync3d/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.643%)  route 0.156ns (51.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.552     0.888    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync2/sync3d/clk
    SLICE_X50Y95         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync2/sync3d/d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.148     1.036 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync2/sync3d/d1_reg/Q
                         net (fo=1, routed)           0.156     1.192    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync2/sync3d/d1_reg_n_0
    SLICE_X49Y95         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync2/sync3d/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.824     1.190    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync2/sync3d/clk
    SLICE_X49Y95         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync2/sync3d/q_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.025     1.180    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync2/sync3d/q_reg
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram0_wr_data_d2_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.746%)  route 0.308ns (65.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.565     0.901    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X32Y48         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram0_wr_data_d2_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram0_wr_data_d2_reg[51]/Q
                         net (fo=1, routed)           0.308     1.373    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg_0[51]
    RAMB36_X2Y11         RAMB36E1                                     r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.867     1.233    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/clk
    RAMB36_X2Y11         RAMB36E1                                     r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg/CLKBWRCLK
                         clock pessimism             -0.030     1.203    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.155     1.358    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.460%)  route 0.298ns (64.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.637     0.973    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/clk
    SLICE_X112Y98        FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[14]/Q
                         net (fo=1, routed)           0.298     1.435    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2[14]
    SLICE_X108Y103       FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.991     1.357    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/clk
    SLICE_X108Y103       FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d3_reg[14]/C
                         clock pessimism             -0.035     1.322    
    SLICE_X108Y103       FDRE (Hold_fdre_C_D)         0.090     1.412    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d3_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram0_wr_data_d2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.593%)  route 0.324ns (66.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.565     0.901    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X32Y48         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram0_wr_data_d2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram0_wr_data_d2_reg[17]/Q
                         net (fo=1, routed)           0.324     1.389    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg_0[17]
    RAMB36_X2Y11         RAMB36E1                                     r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.867     1.233    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/clk
    RAMB36_X2Y11         RAMB36E1                                     r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg/CLKBWRCLK
                         clock pessimism             -0.030     1.203    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[17])
                                                      0.155     1.358    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_csb/req_pd_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_csb/u_reg/cacc_done_mask0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.663%)  route 0.206ns (59.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.551     0.887    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_csb/clk
    SLICE_X52Y91         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_csb/req_pd_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_csb/req_pd_reg[42]/Q
                         net (fo=2, routed)           0.206     1.233    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_csb/u_reg/Q[20]
    SLICE_X49Y90         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_csb/u_reg/cacc_done_mask0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.823     1.189    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_csb/u_reg/clk
    SLICE_X49Y90         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_csb/u_reg/cacc_done_mask0_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y90         FDCE (Hold_fdce_C_D)         0.046     1.200    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_csb/u_reg/cacc_done_mask0_reg
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/pipe_dma_pd_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.834%)  route 0.202ns (55.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.636     0.972    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/clk
    SLICE_X46Y139        FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/pipe_dma_pd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y139        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/pipe_dma_pd_reg[9]/Q
                         net (fo=2, routed)           0.202     1.338    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd_reg[32]_0[9]
    SLICE_X51Y136        FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.901     1.267    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/clk
    SLICE_X51Y136        FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd_reg[9]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X51Y136        FDRE (Hold_fdre_C_D)         0.076     1.304    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[112]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_1/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.682     1.018    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/clk
    SLICE_X105Y130       FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y130       FDCE (Prop_fdce_C_Q)         0.141     1.159 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[112]/Q
                         net (fo=1, routed)           0.106     1.265    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_3_0[112]
    RAMB36_X5Y26         RAMB36E1                                     r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_1/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.998     1.364    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/clk
    RAMB36_X5Y26         RAMB36E1                                     r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_1/CLKBWRCLK
                         clock pessimism             -0.289     1.075    
    RAMB36_X5Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.230    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_1
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank26_ram1_wr_data_d2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram1/M_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.614     0.950    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X105Y5         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank26_ram1_wr_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y5         FDRE (Prop_fdre_C_Q)         0.141     1.090 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank26_ram1_wr_data_d2_reg[4]/Q
                         net (fo=1, routed)           0.108     1.198    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram1/M_reg_2[4]
    RAMB36_X5Y1          RAMB36E1                                     r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram1/M_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.926     1.292    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram1/clk
    RAMB36_X5Y1          RAMB36E1                                     r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram1/M_reg/CLKBWRCLK
                         clock pessimism             -0.284     1.008    
    RAMB36_X5Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.155     1.163    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram1/M_reg
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 base_zynq_i/ps7_0_axi_periph_data/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/ps7_0_axi_periph_data/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.841%)  route 0.146ns (47.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.659     0.995    base_zynq_i/ps7_0_axi_periph_data/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  base_zynq_i/ps7_0_axi_periph_data/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  base_zynq_i/ps7_0_axi_periph_data/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.146     1.305    base_zynq_i/ps7_0_axi_periph_data/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X30Y99         SRL16E                                       r  base_zynq_i/ps7_0_axi_periph_data/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.845     1.211    base_zynq_i/ps7_0_axi_periph_data/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  base_zynq_i/ps7_0_axi_periph_data/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.270    base_zynq_i/ps7_0_axi_periph_data/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.477%)  route 0.225ns (61.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.559     0.895    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/clk
    SLICE_X48Y11         FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd_reg[29]/Q
                         net (fo=2, routed)           0.225     1.261    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd[29]
    SLICE_X51Y9          FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.824     1.190    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/clk
    SLICE_X51Y9          FDRE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd_reg[29]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X51Y9          FDRE (Hold_fdre_C_D)         0.070     1.225    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X0Y14   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X1Y17   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X0Y12   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X1Y14   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X0Y16   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X0Y11   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X1Y16   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X0Y10   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y15  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y15  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y44  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/M_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y44  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/M_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y44  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/M_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y44  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/M_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y43  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/M_reg_64_127_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y43  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/M_reg_64_127_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y43  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/M_reg_64_127_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y43  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/M_reg_64_127_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y45   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y45   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y45   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y45   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y45   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y45   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X4Y45   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X4Y45   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X4Y45   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X4Y45   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y46   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_64_127_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y46   base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_64_127_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[147]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.796ns  (logic 0.580ns (4.917%)  route 11.216ns (95.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 23.033 - 20.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.887     3.181    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.456     3.637 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.757     7.394    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X80Y111        LUT3 (Prop_lut3_I2_O)        0.124     7.518 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/req_pd[54]_i_1__0/O
                         net (fo=983, routed)         7.459    14.977    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_en_reg_rep__2_1
    SLICE_X109Y138       FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[147]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.854    23.033    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/clk
    SLICE_X109Y138       FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[147]/C
                         clock pessimism              0.147    23.180    
                         clock uncertainty           -0.302    22.878    
    SLICE_X109Y138       FDCE (Recov_fdce_C_CLR)     -0.405    22.473    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[147]
  -------------------------------------------------------------------
                         required time                         22.473    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[151]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.796ns  (logic 0.580ns (4.917%)  route 11.216ns (95.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 23.033 - 20.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.887     3.181    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.456     3.637 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.757     7.394    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X80Y111        LUT3 (Prop_lut3_I2_O)        0.124     7.518 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/req_pd[54]_i_1__0/O
                         net (fo=983, routed)         7.459    14.977    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_en_reg_rep__2_1
    SLICE_X109Y138       FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[151]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.854    23.033    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/clk
    SLICE_X109Y138       FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[151]/C
                         clock pessimism              0.147    23.180    
                         clock uncertainty           -0.302    22.878    
    SLICE_X109Y138       FDCE (Recov_fdce_C_CLR)     -0.405    22.473    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[151]
  -------------------------------------------------------------------
                         required time                         22.473    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[153]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.796ns  (logic 0.580ns (4.917%)  route 11.216ns (95.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 23.033 - 20.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.887     3.181    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.456     3.637 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.757     7.394    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X80Y111        LUT3 (Prop_lut3_I2_O)        0.124     7.518 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/req_pd[54]_i_1__0/O
                         net (fo=983, routed)         7.459    14.977    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_en_reg_rep__2_1
    SLICE_X109Y138       FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[153]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.854    23.033    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/clk
    SLICE_X109Y138       FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[153]/C
                         clock pessimism              0.147    23.180    
                         clock uncertainty           -0.302    22.878    
    SLICE_X109Y138       FDCE (Recov_fdce_C_CLR)     -0.405    22.473    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[153]
  -------------------------------------------------------------------
                         required time                         22.473    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[155]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.796ns  (logic 0.580ns (4.917%)  route 11.216ns (95.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 23.033 - 20.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.887     3.181    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.456     3.637 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.757     7.394    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X80Y111        LUT3 (Prop_lut3_I2_O)        0.124     7.518 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/req_pd[54]_i_1__0/O
                         net (fo=983, routed)         7.459    14.977    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_en_reg_rep__2_1
    SLICE_X109Y138       FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[155]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.854    23.033    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/clk
    SLICE_X109Y138       FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[155]/C
                         clock pessimism              0.147    23.180    
                         clock uncertainty           -0.302    22.878    
    SLICE_X109Y138       FDCE (Recov_fdce_C_CLR)     -0.405    22.473    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[155]
  -------------------------------------------------------------------
                         required time                         22.473    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[163]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.796ns  (logic 0.580ns (4.917%)  route 11.216ns (95.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 23.033 - 20.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.887     3.181    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.456     3.637 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.757     7.394    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X80Y111        LUT3 (Prop_lut3_I2_O)        0.124     7.518 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/req_pd[54]_i_1__0/O
                         net (fo=983, routed)         7.459    14.977    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_en_reg_rep__2_1
    SLICE_X109Y138       FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[163]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.854    23.033    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/clk
    SLICE_X109Y138       FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[163]/C
                         clock pessimism              0.147    23.180    
                         clock uncertainty           -0.302    22.878    
    SLICE_X109Y138       FDCE (Recov_fdce_C_CLR)     -0.405    22.473    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[163]
  -------------------------------------------------------------------
                         required time                         22.473    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[173]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.796ns  (logic 0.580ns (4.917%)  route 11.216ns (95.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 23.033 - 20.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.887     3.181    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.456     3.637 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.757     7.394    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X80Y111        LUT3 (Prop_lut3_I2_O)        0.124     7.518 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/req_pd[54]_i_1__0/O
                         net (fo=983, routed)         7.459    14.977    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_en_reg_rep__2_1
    SLICE_X109Y138       FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[173]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.854    23.033    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/clk
    SLICE_X109Y138       FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[173]/C
                         clock pessimism              0.147    23.180    
                         clock uncertainty           -0.302    22.878    
    SLICE_X109Y138       FDCE (Recov_fdce_C_CLR)     -0.405    22.473    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[173]
  -------------------------------------------------------------------
                         required time                         22.473    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[189]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.796ns  (logic 0.580ns (4.917%)  route 11.216ns (95.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 23.033 - 20.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.887     3.181    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.456     3.637 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.757     7.394    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X80Y111        LUT3 (Prop_lut3_I2_O)        0.124     7.518 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/req_pd[54]_i_1__0/O
                         net (fo=983, routed)         7.459    14.977    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_en_reg_rep__2_1
    SLICE_X109Y138       FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[189]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.854    23.033    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/clk
    SLICE_X109Y138       FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[189]/C
                         clock pessimism              0.147    23.180    
                         clock uncertainty           -0.302    22.878    
    SLICE_X109Y138       FDCE (Recov_fdce_C_CLR)     -0.405    22.473    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[189]
  -------------------------------------------------------------------
                         required time                         22.473    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[195]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.796ns  (logic 0.580ns (4.917%)  route 11.216ns (95.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 23.033 - 20.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.887     3.181    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.456     3.637 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.757     7.394    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X80Y111        LUT3 (Prop_lut3_I2_O)        0.124     7.518 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_partition_a_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/req_pd[54]_i_1__0/O
                         net (fo=983, routed)         7.459    14.977    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_en_reg_rep__2_1
    SLICE_X109Y138       FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[195]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.854    23.033    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/clk
    SLICE_X109Y138       FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[195]/C
                         clock pessimism              0.147    23.180    
                         clock uncertainty           -0.302    22.878    
    SLICE_X109Y138       FDCE (Recov_fdce_C_CLR)     -0.405    22.473    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[195]
  -------------------------------------------------------------------
                         required time                         22.473    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.567ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_pvld_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.370ns  (logic 0.609ns (5.356%)  route 10.761ns (94.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 22.885 - 20.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.887     3.181    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.456     3.637 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.389     6.026    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X42Y111        LUT3 (Prop_lut3_I0_O)        0.153     6.179 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/skid_flop_dat_rdy_i_2/O
                         net (fo=4320, routed)        8.372    14.551    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_pvld_reg_1
    SLICE_X55Y137        FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_pvld_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.706    22.885    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dppack/clk
    SLICE_X55Y137        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_pvld_reg/C
                         clock pessimism              0.147    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X55Y137        FDCE (Recov_fdce_C_CLR)     -0.612    22.118    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dppack/pack_pvld_reg
  -------------------------------------------------------------------
                         required time                         22.118    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/pad_bottom_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.118ns  (logic 0.610ns (5.487%)  route 10.508ns (94.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.887     3.181    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.456     3.637 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.611     6.248    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_n
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.154     6.402 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=6715, routed)        7.896    14.299    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/batch_stride_reg[31]_1
    SLICE_X26Y60         FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/pad_bottom_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       1.519    22.698    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/clk
    SLICE_X26Y60         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/pad_bottom_reg[1]/C
                         clock pessimism              0.129    22.827    
                         clock uncertainty           -0.302    22.525    
    SLICE_X26Y60         FDCE (Recov_fdce_C_CLR)     -0.522    22.003    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/pad_bottom_reg[1]
  -------------------------------------------------------------------
                         required time                         22.003    
                         arrival time                         -14.299    
  -------------------------------------------------------------------
                         slack                                  7.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2sdp_rdma_req_pvld_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.189ns (24.951%)  route 0.568ns (75.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.556     0.892    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X41Y96         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=4, routed)           0.141     1.174    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.048     1.222 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/req_pd[54]_i_1/O
                         net (fo=140, routed)         0.427     1.649    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[1]_0
    SLICE_X45Y105        FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2sdp_rdma_req_pvld_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.910     1.276    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/clk
    SLICE_X45Y105        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2sdp_rdma_req_pvld_reg/C
                         clock pessimism             -0.035     1.241    
    SLICE_X45Y105        FDCE (Remov_fdce_C_CLR)     -0.158     1.083    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2sdp_rdma_req_pvld_reg
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/sdp_rdma_resp_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.189ns (24.951%)  route 0.568ns (75.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.556     0.892    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X41Y96         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=4, routed)           0.141     1.174    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.048     1.222 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/req_pd[54]_i_1/O
                         net (fo=140, routed)         0.427     1.649    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[1]_0
    SLICE_X45Y105        FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/sdp_rdma_resp_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.910     1.276    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/clk
    SLICE_X45Y105        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/sdp_rdma_resp_valid_reg/C
                         clock pessimism             -0.035     1.241    
    SLICE_X45Y105        FDCE (Remov_fdce_C_CLR)     -0.158     1.083    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/sdp_rdma_resp_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/done_source_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.189ns (24.951%)  route 0.568ns (75.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.556     0.892    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X41Y96         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=4, routed)           0.141     1.174    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.048     1.222 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/req_pd[54]_i_1/O
                         net (fo=140, routed)         0.427     1.649    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/core_intr_d_reg_0
    SLICE_X45Y105        FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/done_source_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.910     1.276    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/clk
    SLICE_X45Y105        FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/done_source_reg[1]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X45Y105        FDCE (Remov_fdce_C_CLR)     -0.158     1.083    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/done_source_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.570%)  route 0.309ns (62.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.556     0.892    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X41Y96         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=4, routed)           0.145     1.178    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.223 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_2/O
                         net (fo=2, routed)           0.164     1.387    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_1
    SLICE_X40Y94         FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.824     1.190    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X40Y94         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/C
                         clock pessimism             -0.282     0.908    
    SLICE_X40Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.570%)  route 0.309ns (62.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.556     0.892    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X41Y96         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=4, routed)           0.145     1.178    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.223 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_2/O
                         net (fo=2, routed)           0.164     1.387    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_1
    SLICE_X40Y94         FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.824     1.190    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X40Y94         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                         clock pessimism             -0.282     0.908    
    SLICE_X40Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_dla_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/combined_rstn_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.912%)  route 0.302ns (59.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.556     0.892    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_dla_rstn/NV_GENERIC_CELL/clk
    SLICE_X42Y96         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_dla_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.164     1.056 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_dla_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.134     1.190    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/reset_
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.235 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/combined_rstn_i_2/O
                         net (fo=1, routed)           0.168     1.402    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/combined_rstn_i_2_n_0
    SLICE_X40Y96         FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/combined_rstn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.824     1.190    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/clk
    SLICE_X40Y96         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
                         clock pessimism             -0.282     0.908    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/combined_rstn_reg
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d0_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.189ns (25.536%)  route 0.551ns (74.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.556     0.892    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X41Y96         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=4, routed)           0.141     1.174    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.048     1.222 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/req_pd[54]_i_1/O
                         net (fo=140, routed)         0.410     1.632    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d0_reg_0
    SLICE_X50Y96         FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.820     1.186    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/clk
    SLICE_X50Y96         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d0_reg/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y96         FDCE (Remov_fdce_C_CLR)     -0.133     1.018    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d0_reg
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d1_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.189ns (25.536%)  route 0.551ns (74.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.556     0.892    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X41Y96         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=4, routed)           0.141     1.174    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.048     1.222 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/req_pd[54]_i_1/O
                         net (fo=140, routed)         0.410     1.632    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d0_reg_0
    SLICE_X50Y96         FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.820     1.186    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/clk
    SLICE_X50Y96         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d1_reg/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y96         FDCE (Remov_fdce_C_CLR)     -0.133     1.018    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d1_reg
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.189ns (25.536%)  route 0.551ns (74.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.556     0.892    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X41Y96         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=4, routed)           0.141     1.174    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.048     1.222 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/req_pd[54]_i_1/O
                         net (fo=140, routed)         0.410     1.632    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d0_reg_0
    SLICE_X50Y96         FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.820     1.186    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/clk
    SLICE_X50Y96         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/q_reg/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y96         FDCE (Remov_fdce_C_CLR)     -0.133     1.018    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/q_reg
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/d0_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.189ns (25.536%)  route 0.551ns (74.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.556     0.892    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X41Y96         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=4, routed)           0.141     1.174    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.048     1.222 f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/req_pd[54]_i_1/O
                         net (fo=140, routed)         0.410     1.632    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/d0_reg_0
    SLICE_X50Y96         FDCE                                         f  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=49531, routed)       0.820     1.186    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/clk
    SLICE_X50Y96         FDCE                                         r  base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/d0_reg/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y96         FDCE (Remov_fdce_C_CLR)     -0.133     1.018    base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/d0_reg
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.614    





