Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jul 18 18:49:58 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IIR1stOrder_test_timing_summary_routed.rpt -rpx IIR1stOrder_test_timing_summary_routed.rpx
| Design       : IIR1stOrder_test
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: ADC1/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 103 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 6 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.869     -381.816                     74                  488        0.045        0.000                      0                  488       -0.350       -0.350                       1                   458  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                              ------------         ----------      --------------
clk                                                {0.000 5.000}        10.000          100.000         
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[10]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[15]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_trigger_reg_n_0                 {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2                             {0.000 2.500}        5.000           200.000         
    DCI1_out_p                                     {0.000 2.500}        5.000           200.000         
  clkDLYi                                          {0.625 3.125}        5.000           200.000         
    CLK_out_p                                      {3.125 5.625}        5.000           200.000         
  clkFB                                            {0.000 5.000}        10.000          100.000         
  clkFB_1                                          {0.000 5.000}        10.000          100.000         
  clkPS_int                                        {0.000 5.000}        10.000          100.000         
  clk_div_int                                      {1.250 6.250}        10.000          100.000         
  clk_int                                          {0.000 0.625}        1.250           800.000         
  rstLEDclk/clk__0                                 {0.000 5.000}        10.000          100.000         
    rst_in                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                      7.389        0.000                      0                  122        0.125        0.000                      0                  122        3.000        0.000                       0                   130  
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        5.247        0.000                      0                   83        0.124        0.000                      0                   83        4.220        0.000                       0                    49  
  AD9783_inst1/spi_data_reg_n_0_[10]                                                                                                                                                                 4.600        0.000                       0                    12  
  AD9783_inst1/spi_data_reg_n_0_[15]                                                                                                                                                                 4.600        0.000                       0                     4  
  AD9783_inst1/spi_trigger_reg_n_0                                                                                                                                                                   4.600        0.000                       0                    41  
  MMCME2_BASE_inst_n_2                                   3.518        0.000                      0                   32        0.130        0.000                      0                   32        2.100        0.000                       0                    49  
  clkDLYi                                                                                                                                                                                            3.400        0.000                       0                     3  
  clkFB                                                                                                                                                                                              8.751        0.000                       0                     2  
  clkFB_1                                                                                                                                                                                            8.751        0.000                       0                     2  
  clkPS_int                                                                                                                                                                                          8.400        0.000                       0                     3  
  clk_div_int                                            7.101        0.000                      0                    9        0.189        0.000                      0                    9        4.600        0.000                       0                    11  
  clk_int                                                                                                                                                                                           -0.350       -0.350                       1                    12  
  rstLEDclk/clk__0                                       6.648        0.000                      0                   61        0.212        0.000                      0                   61        4.650        0.000                       0                    33  
    rst_in                                                                                                                                                                                           0.000        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  clk                                                    2.190        0.000                      0                    6        2.908        0.000                      0                    6  
AD9783_inst1/spi_trigger_reg_n_0                 clk                                                    3.016        0.000                      0                    1        0.581        0.000                      0                    1  
clk_div_int                                      clk                                                    0.720        0.000                      0                   26        2.870        0.000                      0                   26  
rstLEDclk/clk__0                                 clk                                                    3.827        0.000                      0                    1        0.210        0.000                      0                    1  
rst_in                                           clk                                                    0.314        0.000                      0                    8        1.344        0.000                      0                    8  
AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.692        0.000                      0                    6        1.219        0.000                      0                    6  
AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        1.666        0.000                      0                    1        2.738        0.000                      0                    1  
AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        0.600        0.000                      0                   61        0.045        0.000                      0                   61  
rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0      -10.150     -324.863                     61                   61        0.650        0.000                      0                   61  
clk                                              MMCME2_BASE_inst_n_2                                   1.007        0.000                      0                   30        0.117        0.000                      0                   30  
clk                                              clk_div_int                                            1.870        0.000                      0                    1        4.561        0.000                      0                    1  
rst_in                                           clk_div_int                                           -0.025       -0.047                      2                    9        2.641        0.000                      0                    9  
rst_in                                           rstLEDclk/clk__0                                       2.081        0.000                      0                    1        1.024        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                       From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       ----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -2.803      -10.834                      4                    8        2.363        0.000                      0                    8  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -1.639       -1.639                      1                    2        0.522        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -5.191       -5.191                      1                   30        0.749        0.000                      0                   30  
**async_default**                                clk                                              AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -8.490       -8.490                      1                   10        0.563        0.000                      0                   10  
**async_default**                                rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -3.379       -3.379                      1                   43        0.111        0.000                      0                   43  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_data_reg_n_0_[10]                    -7.690      -15.379                      2                    2        9.964        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[10]                     5.812        0.000                      0                    2        1.172        0.000                      0                    2  
**async_default**                                rst_in                                           AD9783_inst1/spi_data_reg_n_0_[10]                     6.619        0.000                      0                    2        0.461        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_data_reg_n_0_[15]                    -9.320       -9.320                      1                    1       11.368        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[15]                     5.132        0.000                      0                    1        1.975        0.000                      0                    1  
**async_default**                                rst_in                                           AD9783_inst1/spi_data_reg_n_0_[15]                     5.201        0.000                      0                    1        1.576        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_trigger_reg_n_0                      -7.745      -15.490                      2                    2        9.636        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_trigger_reg_n_0                      -9.250       -9.250                      1                    1       10.951        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_trigger_reg_n_0                       2.600        0.000                      0                    5        0.300        0.000                      0                    5  
**async_default**                                clk                                              AD9783_inst1/spi_trigger_reg_n_0                     -10.869      -11.132                      2                    2        7.190        0.000                      0                    2  
**async_default**                                rst_in                                           AD9783_inst1/spi_trigger_reg_n_0                       4.242        0.000                      0                    6        0.377        0.000                      0                    6  
**async_default**                                rst_in                                           clk                                                    0.277        0.000                      0                   65        6.330        0.000                      0                   65  
**async_default**                                rst_in                                           clkPS_int                                              1.122        0.000                      0                    1        1.047        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               rst_in                                                 0.927        0.000                      0                    2        2.441        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               rst_in                                                 1.404        0.000                      0                    1        2.390        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 rst_in                                                 0.815        0.000                      0                    5        1.645        0.000                      0                    5  
**async_default**                                clk                                              rst_in                                                -2.485       -2.485                      1                    5        0.669        0.000                      0                    5  
**async_default**                                rst_in                                           rst_in                                                 1.641        0.000                      0                   10        2.171        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.428ns (16.533%)  route 2.161ns (83.467%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.952ns = ( 13.952 - 10.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X59Y146        FDRE                                         r  rstLEDclk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/counter_reg[14]/Q
                         net (fo=2, routed)           0.803     5.338    rstLEDclk/counter[14]
    SLICE_X60Y146        LUT4 (Prop_lut4_I2_O)        0.053     5.391 r  rstLEDclk/counter[26]_i_6/O
                         net (fo=1, routed)           0.574     5.965    rstLEDclk/counter[26]_i_6_n_0
    SLICE_X59Y146        LUT6 (Prop_lut6_I2_O)        0.053     6.018 r  rstLEDclk/counter[26]_i_2/O
                         net (fo=27, routed)          0.784     6.802    rstLEDclk/counter[26]_i_2_n_0
    SLICE_X59Y149        LUT5 (Prop_lut5_I3_O)        0.053     6.855 r  rstLEDclk/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     6.855    rstLEDclk/counter[22]_i_1_n_0
    SLICE_X59Y149        FDRE                                         r  rstLEDclk/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.279    13.952    rstLEDclk/CLK
    SLICE_X59Y149        FDRE                                         r  rstLEDclk/counter_reg[22]/C
                         clock pessimism              0.293    14.246    
                         clock uncertainty           -0.035    14.210    
    SLICE_X59Y149        FDRE (Setup_fdre_C_D)        0.034    14.244    rstLEDclk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  7.389    

Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.428ns (16.540%)  route 2.160ns (83.460%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.952ns = ( 13.952 - 10.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X59Y146        FDRE                                         r  rstLEDclk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/counter_reg[14]/Q
                         net (fo=2, routed)           0.803     5.338    rstLEDclk/counter[14]
    SLICE_X60Y146        LUT4 (Prop_lut4_I2_O)        0.053     5.391 r  rstLEDclk/counter[26]_i_6/O
                         net (fo=1, routed)           0.574     5.965    rstLEDclk/counter[26]_i_6_n_0
    SLICE_X59Y146        LUT6 (Prop_lut6_I2_O)        0.053     6.018 r  rstLEDclk/counter[26]_i_2/O
                         net (fo=27, routed)          0.783     6.801    rstLEDclk/counter[26]_i_2_n_0
    SLICE_X59Y149        LUT5 (Prop_lut5_I3_O)        0.053     6.854 r  rstLEDclk/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     6.854    rstLEDclk/counter[21]_i_1_n_0
    SLICE_X59Y149        FDRE                                         r  rstLEDclk/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.279    13.952    rstLEDclk/CLK
    SLICE_X59Y149        FDRE                                         r  rstLEDclk/counter_reg[21]/C
                         clock pessimism              0.293    14.246    
                         clock uncertainty           -0.035    14.210    
    SLICE_X59Y149        FDRE (Setup_fdre_C_D)        0.035    14.245    rstLEDclk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                  7.391    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.428ns (16.599%)  route 2.151ns (83.401%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X59Y146        FDRE                                         r  rstLEDclk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/counter_reg[14]/Q
                         net (fo=2, routed)           0.803     5.338    rstLEDclk/counter[14]
    SLICE_X60Y146        LUT4 (Prop_lut4_I2_O)        0.053     5.391 r  rstLEDclk/counter[26]_i_6/O
                         net (fo=1, routed)           0.574     5.965    rstLEDclk/counter[26]_i_6_n_0
    SLICE_X59Y146        LUT6 (Prop_lut6_I2_O)        0.053     6.018 r  rstLEDclk/counter[26]_i_2/O
                         net (fo=27, routed)          0.774     6.792    rstLEDclk/counter[26]_i_2_n_0
    SLICE_X59Y144        LUT5 (Prop_lut5_I3_O)        0.053     6.845 r  rstLEDclk/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.845    rstLEDclk/counter[2]_i_1_n_0
    SLICE_X59Y144        FDRE                                         r  rstLEDclk/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X59Y144        FDRE                                         r  rstLEDclk/counter_reg[2]/C
                         clock pessimism              0.293    14.245    
                         clock uncertainty           -0.035    14.209    
    SLICE_X59Y144        FDRE (Setup_fdre_C_D)        0.034    14.243    rstLEDclk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  7.398    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.428ns (16.686%)  route 2.137ns (83.314%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X59Y146        FDRE                                         r  rstLEDclk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/counter_reg[14]/Q
                         net (fo=2, routed)           0.803     5.338    rstLEDclk/counter[14]
    SLICE_X60Y146        LUT4 (Prop_lut4_I2_O)        0.053     5.391 r  rstLEDclk/counter[26]_i_6/O
                         net (fo=1, routed)           0.574     5.965    rstLEDclk/counter[26]_i_6_n_0
    SLICE_X59Y146        LUT6 (Prop_lut6_I2_O)        0.053     6.018 r  rstLEDclk/counter[26]_i_2/O
                         net (fo=27, routed)          0.761     6.779    rstLEDclk/counter[26]_i_2_n_0
    SLICE_X57Y145        LUT5 (Prop_lut5_I3_O)        0.053     6.832 r  rstLEDclk/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     6.832    rstLEDclk/counter[8]_i_1_n_0
    SLICE_X57Y145        FDRE                                         r  rstLEDclk/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y145        FDRE                                         r  rstLEDclk/counter_reg[8]/C
                         clock pessimism              0.293    14.245    
                         clock uncertainty           -0.035    14.209    
    SLICE_X57Y145        FDRE (Setup_fdre_C_D)        0.034    14.243    rstLEDclk/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.414ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.428ns (16.692%)  route 2.136ns (83.308%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X59Y146        FDRE                                         r  rstLEDclk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/counter_reg[14]/Q
                         net (fo=2, routed)           0.803     5.338    rstLEDclk/counter[14]
    SLICE_X60Y146        LUT4 (Prop_lut4_I2_O)        0.053     5.391 r  rstLEDclk/counter[26]_i_6/O
                         net (fo=1, routed)           0.574     5.965    rstLEDclk/counter[26]_i_6_n_0
    SLICE_X59Y146        LUT6 (Prop_lut6_I2_O)        0.053     6.018 r  rstLEDclk/counter[26]_i_2/O
                         net (fo=27, routed)          0.760     6.778    rstLEDclk/counter[26]_i_2_n_0
    SLICE_X57Y145        LUT5 (Prop_lut5_I3_O)        0.053     6.831 r  rstLEDclk/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     6.831    rstLEDclk/counter[6]_i_1_n_0
    SLICE_X57Y145        FDRE                                         r  rstLEDclk/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y145        FDRE                                         r  rstLEDclk/counter_reg[6]/C
                         clock pessimism              0.293    14.245    
                         clock uncertainty           -0.035    14.209    
    SLICE_X57Y145        FDRE (Setup_fdre_C_D)        0.035    14.244    rstLEDclk/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  7.414    

Slack (MET) :             7.511ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.428ns (17.352%)  route 2.039ns (82.648%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X59Y146        FDRE                                         r  rstLEDclk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/counter_reg[14]/Q
                         net (fo=2, routed)           0.803     5.338    rstLEDclk/counter[14]
    SLICE_X60Y146        LUT4 (Prop_lut4_I2_O)        0.053     5.391 r  rstLEDclk/counter[26]_i_6/O
                         net (fo=1, routed)           0.574     5.965    rstLEDclk/counter[26]_i_6_n_0
    SLICE_X59Y146        LUT6 (Prop_lut6_I2_O)        0.053     6.018 r  rstLEDclk/counter[26]_i_2/O
                         net (fo=27, routed)          0.662     6.680    rstLEDclk/counter[26]_i_2_n_0
    SLICE_X59Y144        LUT5 (Prop_lut5_I3_O)        0.053     6.733 r  rstLEDclk/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     6.733    rstLEDclk/counter[3]_i_1_n_0
    SLICE_X59Y144        FDRE                                         r  rstLEDclk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X59Y144        FDRE                                         r  rstLEDclk/counter_reg[3]/C
                         clock pessimism              0.293    14.245    
                         clock uncertainty           -0.035    14.209    
    SLICE_X59Y144        FDRE (Setup_fdre_C_D)        0.035    14.244    rstLEDclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                  7.511    

Slack (MET) :             7.512ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.428ns (17.361%)  route 2.037ns (82.639%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.952ns = ( 13.952 - 10.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X59Y146        FDRE                                         r  rstLEDclk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/counter_reg[14]/Q
                         net (fo=2, routed)           0.803     5.338    rstLEDclk/counter[14]
    SLICE_X60Y146        LUT4 (Prop_lut4_I2_O)        0.053     5.391 r  rstLEDclk/counter[26]_i_6/O
                         net (fo=1, routed)           0.574     5.965    rstLEDclk/counter[26]_i_6_n_0
    SLICE_X59Y146        LUT6 (Prop_lut6_I2_O)        0.053     6.018 r  rstLEDclk/counter[26]_i_2/O
                         net (fo=27, routed)          0.661     6.679    rstLEDclk/counter[26]_i_2_n_0
    SLICE_X59Y148        LUT5 (Prop_lut5_I3_O)        0.053     6.732 r  rstLEDclk/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     6.732    rstLEDclk/counter[19]_i_1_n_0
    SLICE_X59Y148        FDRE                                         r  rstLEDclk/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.279    13.952    rstLEDclk/CLK
    SLICE_X59Y148        FDRE                                         r  rstLEDclk/counter_reg[19]/C
                         clock pessimism              0.293    14.246    
                         clock uncertainty           -0.035    14.210    
    SLICE_X59Y148        FDRE (Setup_fdre_C_D)        0.034    14.244    rstLEDclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                          -6.732    
  -------------------------------------------------------------------
                         slack                                  7.512    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.428ns (17.368%)  route 2.036ns (82.632%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.952ns = ( 13.952 - 10.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X59Y146        FDRE                                         r  rstLEDclk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/counter_reg[14]/Q
                         net (fo=2, routed)           0.803     5.338    rstLEDclk/counter[14]
    SLICE_X60Y146        LUT4 (Prop_lut4_I2_O)        0.053     5.391 r  rstLEDclk/counter[26]_i_6/O
                         net (fo=1, routed)           0.574     5.965    rstLEDclk/counter[26]_i_6_n_0
    SLICE_X59Y146        LUT6 (Prop_lut6_I2_O)        0.053     6.018 r  rstLEDclk/counter[26]_i_2/O
                         net (fo=27, routed)          0.660     6.678    rstLEDclk/counter[26]_i_2_n_0
    SLICE_X59Y148        LUT5 (Prop_lut5_I3_O)        0.053     6.731 r  rstLEDclk/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     6.731    rstLEDclk/counter[17]_i_1_n_0
    SLICE_X59Y148        FDRE                                         r  rstLEDclk/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.279    13.952    rstLEDclk/CLK
    SLICE_X59Y148        FDRE                                         r  rstLEDclk/counter_reg[17]/C
                         clock pessimism              0.293    14.246    
                         clock uncertainty           -0.035    14.210    
    SLICE_X59Y148        FDRE (Setup_fdre_C_D)        0.035    14.245    rstLEDclk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.517ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.428ns (17.403%)  route 2.031ns (82.597%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X59Y146        FDRE                                         r  rstLEDclk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/counter_reg[14]/Q
                         net (fo=2, routed)           0.803     5.338    rstLEDclk/counter[14]
    SLICE_X60Y146        LUT4 (Prop_lut4_I2_O)        0.053     5.391 r  rstLEDclk/counter[26]_i_6/O
                         net (fo=1, routed)           0.574     5.965    rstLEDclk/counter[26]_i_6_n_0
    SLICE_X59Y146        LUT6 (Prop_lut6_I2_O)        0.053     6.018 r  rstLEDclk/counter[26]_i_2/O
                         net (fo=27, routed)          0.655     6.673    rstLEDclk/counter[26]_i_2_n_0
    SLICE_X59Y145        LUT5 (Prop_lut5_I3_O)        0.053     6.726 r  rstLEDclk/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     6.726    rstLEDclk/counter[7]_i_1_n_0
    SLICE_X59Y145        FDRE                                         r  rstLEDclk/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X59Y145        FDRE                                         r  rstLEDclk/counter_reg[7]/C
                         clock pessimism              0.293    14.245    
                         clock uncertainty           -0.035    14.209    
    SLICE_X59Y145        FDRE (Setup_fdre_C_D)        0.034    14.243    rstLEDclk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                  7.517    

Slack (MET) :             7.519ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.428ns (17.410%)  route 2.030ns (82.590%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X59Y146        FDRE                                         r  rstLEDclk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/counter_reg[14]/Q
                         net (fo=2, routed)           0.803     5.338    rstLEDclk/counter[14]
    SLICE_X60Y146        LUT4 (Prop_lut4_I2_O)        0.053     5.391 r  rstLEDclk/counter[26]_i_6/O
                         net (fo=1, routed)           0.574     5.965    rstLEDclk/counter[26]_i_6_n_0
    SLICE_X59Y146        LUT6 (Prop_lut6_I2_O)        0.053     6.018 r  rstLEDclk/counter[26]_i_2/O
                         net (fo=27, routed)          0.654     6.672    rstLEDclk/counter[26]_i_2_n_0
    SLICE_X59Y145        LUT5 (Prop_lut5_I3_O)        0.053     6.725 r  rstLEDclk/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     6.725    rstLEDclk/counter[5]_i_1_n_0
    SLICE_X59Y145        FDRE                                         r  rstLEDclk/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X59Y145        FDRE                                         r  rstLEDclk/counter_reg[5]/C
                         clock pessimism              0.293    14.245    
                         clock uncertainty           -0.035    14.209    
    SLICE_X59Y145        FDRE (Setup_fdre_C_D)        0.035    14.244    rstLEDclk/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  7.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 AD9783_inst1/counter_f_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.314%)  route 0.095ns (42.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.632     1.733    AD9783_inst1/CLK
    SLICE_X9Y61          FDPE                                         r  AD9783_inst1/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDPE (Prop_fdpe_C_Q)         0.100     1.833 r  AD9783_inst1/counter_f_reg[0]/Q
                         net (fo=8, routed)           0.095     1.929    AD9783_inst1/counter_f_reg[0]
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.028     1.957 r  AD9783_inst1/counter_f[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.957    AD9783_inst1/counter0__0[5]
    SLICE_X8Y61          FDPE                                         r  AD9783_inst1/counter_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.852     2.101    AD9783_inst1/CLK
    SLICE_X8Y61          FDPE                                         r  AD9783_inst1/counter_f_reg[5]/C
                         clock pessimism             -0.356     1.744    
    SLICE_X8Y61          FDPE (Hold_fdpe_C_D)         0.087     1.831    AD9783_inst1/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.772%)  route 0.115ns (47.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
    SLICE_X7Y58          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.100     1.864 f  AD9783_inst1/FSM_onehot_state_f_reg[1]/Q
                         net (fo=7, routed)           0.115     1.979    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[1]
    SLICE_X6Y58          LUT5 (Prop_lut5_I3_O)        0.028     2.007 r  AD9783_inst1/FSM_onehot_state_f[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.007    AD9783_inst1/FSM_onehot_state_f[4]_i_1__0_n_0
    SLICE_X6Y58          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     2.132    AD9783_inst1/CLK
    SLICE_X6Y58          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.356     1.775    
    SLICE_X6Y58          FDCE (Hold_fdce_C_D)         0.087     1.862    AD9783_inst1/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ADC1/counter_f_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.502%)  route 0.141ns (52.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.665     1.766    ADC1/CLK
    SLICE_X1Y56          FDPE                                         r  ADC1/counter_f_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDPE (Prop_fdpe_C_Q)         0.100     1.866 r  ADC1/counter_f_reg[7]/Q
                         net (fo=3, routed)           0.141     2.008    ADC1/counter_f_reg__0[7]
    SLICE_X2Y56          LUT6 (Prop_lut6_I3_O)        0.028     2.036 r  ADC1/FSM_onehot_state_f[0]_i_1/O
                         net (fo=1, routed)           0.000     2.036    ADC1/FSM_onehot_state_f[0]_i_1_n_0
    SLICE_X2Y56          FDPE                                         r  ADC1/FSM_onehot_state_f_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.885     2.134    ADC1/CLK
    SLICE_X2Y56          FDPE                                         r  ADC1/FSM_onehot_state_f_reg[0]/C
                         clock pessimism             -0.353     1.780    
    SLICE_X2Y56          FDPE (Hold_fdpe_C_D)         0.087     1.867    ADC1/FSM_onehot_state_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 AD9783_inst1/counter_f_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.146ns (59.894%)  route 0.098ns (40.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.632     1.733    AD9783_inst1/CLK
    SLICE_X8Y61          FDPE                                         r  AD9783_inst1/counter_f_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDPE (Prop_fdpe_C_Q)         0.118     1.851 r  AD9783_inst1/counter_f_reg[5]/Q
                         net (fo=4, routed)           0.098     1.949    AD9783_inst1/counter_f_reg[5]
    SLICE_X9Y61          LUT5 (Prop_lut5_I1_O)        0.028     1.977 r  AD9783_inst1/counter_f[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.977    AD9783_inst1/counter0__0[6]
    SLICE_X9Y61          FDPE                                         r  AD9783_inst1/counter_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.852     2.101    AD9783_inst1/CLK
    SLICE_X9Y61          FDPE                                         r  AD9783_inst1/counter_f_reg[6]/C
                         clock pessimism             -0.356     1.744    
    SLICE_X9Y61          FDPE (Hold_fdpe_C_D)         0.061     1.805    AD9783_inst1/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ADC1/FSM_onehot_state_f_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.287%)  route 0.137ns (51.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.664     1.765    ADC1/CLK
    SLICE_X5Y56          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDCE (Prop_fdce_C_Q)         0.100     1.865 f  ADC1/FSM_onehot_state_f_reg[7]/Q
                         net (fo=7, routed)           0.137     2.002    ADC1/FSM_onehot_state_f_reg_n_0_[7]
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.028     2.030 r  ADC1/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.030    ADC1/spi_data[7]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  ADC1/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.885     2.134    ADC1/CLK
    SLICE_X3Y56          FDRE                                         r  ADC1/spi_data_reg[7]/C
                         clock pessimism             -0.335     1.798    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.060     1.858    ADC1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.273%)  route 0.143ns (52.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
    SLICE_X7Y59          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.100     1.864 r  AD9783_inst1/FSM_onehot_state_f_reg[6]/Q
                         net (fo=4, routed)           0.143     2.007    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[6]
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.028     2.035 r  AD9783_inst1/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000     2.035    AD9783_inst1/spi_trigger_i_1__0_n_0
    SLICE_X6Y59          FDCE                                         r  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     2.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism             -0.356     1.775    
    SLICE_X6Y59          FDCE (Hold_fdce_C_D)         0.087     1.862    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 AD9783_inst1/counter_f_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.893%)  route 0.105ns (45.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.632     1.733    AD9783_inst1/CLK
    SLICE_X9Y61          FDPE                                         r  AD9783_inst1/counter_f_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDPE (Prop_fdpe_C_Q)         0.100     1.833 r  AD9783_inst1/counter_f_reg[7]/Q
                         net (fo=2, routed)           0.105     1.938    AD9783_inst1/counter_f_reg[7]
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.028     1.966 r  AD9783_inst1/counter_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.966    AD9783_inst1/counter0__0[7]
    SLICE_X9Y61          FDPE                                         r  AD9783_inst1/counter_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.852     2.101    AD9783_inst1/CLK
    SLICE_X9Y61          FDPE                                         r  AD9783_inst1/counter_f_reg[7]/C
                         clock pessimism             -0.367     1.733    
    SLICE_X9Y61          FDPE (Hold_fdpe_C_D)         0.060     1.793    AD9783_inst1/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.146ns (53.293%)  route 0.128ns (46.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.686     1.787    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y43         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDCE (Prop_fdce_C_Q)         0.118     1.905 r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/Q
                         net (fo=8, routed)           0.128     2.033    AD9783_inst1/AD_9783_SPI_inst/clk_counter[0]
    SLICE_X10Y42         LUT6 (Prop_lut6_I2_O)        0.028     2.061 r  AD9783_inst1/AD_9783_SPI_inst/clk_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.061    AD9783_inst1/AD_9783_SPI_inst/clk_counter_0[5]
    SLICE_X10Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism             -0.373     1.800    
    SLICE_X10Y42         FDCE (Hold_fdce_C_D)         0.087     1.887    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.171ns (65.113%)  route 0.092ns (34.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.634     1.735    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X10Y53         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDCE (Prop_fdce_C_Q)         0.107     1.842 r  ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.092     1.934    ADC1/LTC2195_SPI_inst/clk_counter[4]
    SLICE_X10Y53         LUT6 (Prop_lut6_I4_O)        0.064     1.998 r  ADC1/LTC2195_SPI_inst/clk_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.998    ADC1/LTC2195_SPI_inst/clk_counter_0[7]
    SLICE_X10Y53         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.854     2.103    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X10Y53         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism             -0.367     1.735    
    SLICE_X10Y53         FDCE (Hold_fdce_C_D)         0.087     1.822    ADC1/LTC2195_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.171ns (64.866%)  route 0.093ns (35.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.634     1.735    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X10Y53         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDCE (Prop_fdce_C_Q)         0.107     1.842 r  ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.093     1.935    ADC1/LTC2195_SPI_inst/clk_counter[4]
    SLICE_X10Y53         LUT5 (Prop_lut5_I1_O)        0.064     1.999 r  ADC1/LTC2195_SPI_inst/clk_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.999    ADC1/LTC2195_SPI_inst/clk_counter_0[6]
    SLICE_X10Y53         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.854     2.103    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X10Y53         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism             -0.367     1.735    
    SLICE_X10Y53         FDCE (Hold_fdce_C_D)         0.087     1.822    ADC1/LTC2195_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X10Y42     AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X3Y60      AD9783_inst1/spi_data_reg[15]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X5Y56      ADC1/FSM_onehot_state_f_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X4Y55      ADC1/FSM_onehot_state_f_reg[5]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X5Y56      ADC1/FSM_onehot_state_f_reg[8]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X11Y53     ADC1/LTC2195_SPI_inst/spi_clk_reg/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X10Y42     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X10Y42     AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X5Y56      ADC1/FSM_onehot_state_f_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X4Y55      ADC1/FSM_onehot_state_f_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X5Y56      ADC1/FSM_onehot_state_f_reg[8]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X11Y53     ADC1/LTC2195_SPI_inst/spi_clk_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X10Y42     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X10Y42     AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y6       ADC1/ADC0_out_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X10Y42     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X10Y42     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X10Y42     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X11Y42     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        5.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.322ns (7.231%)  route 4.131ns (92.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    11.114ns
    Clock Pessimism Removal (CPR):    1.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706    11.114    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.269    11.383 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.593    11.976    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.053    12.029 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.538    15.567    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              1.119    21.094    
                         clock uncertainty           -0.035    21.058    
    SLICE_X4Y58          FDCE (Setup_fdce_C_CE)      -0.244    20.814    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         20.814    
                         arrival time                         -15.567    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.322ns (7.772%)  route 3.821ns (92.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    11.114ns
    Clock Pessimism Removal (CPR):    1.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706    11.114    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.269    11.383 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.593    11.976    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.053    12.029 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.228    15.257    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              1.114    21.090    
                         clock uncertainty           -0.035    21.054    
    SLICE_X3Y58          FDCE (Setup_fdce_C_CE)      -0.244    20.810    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         20.810    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.322ns (7.842%)  route 3.784ns (92.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    11.114ns
    Clock Pessimism Removal (CPR):    1.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706    11.114    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.269    11.383 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.593    11.976    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.053    12.029 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.191    15.220    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              1.119    21.094    
                         clock uncertainty           -0.035    21.058    
    SLICE_X5Y58          FDCE (Setup_fdce_C_CE)      -0.244    20.814    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         20.814    
                         arrival time                         -15.220    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.322ns (7.842%)  route 3.784ns (92.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    11.114ns
    Clock Pessimism Removal (CPR):    1.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706    11.114    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.269    11.383 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.593    11.976    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.053    12.029 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.191    15.220    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              1.119    21.094    
                         clock uncertainty           -0.035    21.058    
    SLICE_X5Y58          FDCE (Setup_fdce_C_CE)      -0.244    20.814    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         20.814    
                         arrival time                         -15.220    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.322ns (7.842%)  route 3.784ns (92.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    11.114ns
    Clock Pessimism Removal (CPR):    1.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706    11.114    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.269    11.383 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.593    11.976    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.053    12.029 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.191    15.220    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              1.119    21.094    
                         clock uncertainty           -0.035    21.058    
    SLICE_X5Y58          FDCE (Setup_fdce_C_CE)      -0.244    20.814    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         20.814    
                         arrival time                         -15.220    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.322ns (7.842%)  route 3.784ns (92.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    11.114ns
    Clock Pessimism Removal (CPR):    1.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706    11.114    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.269    11.383 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.593    11.976    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.053    12.029 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.191    15.220    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              1.119    21.094    
                         clock uncertainty           -0.035    21.058    
    SLICE_X5Y58          FDCE (Setup_fdce_C_CE)      -0.244    20.814    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         20.814    
                         arrival time                         -15.220    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.322ns (7.842%)  route 3.784ns (92.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    11.114ns
    Clock Pessimism Removal (CPR):    1.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706    11.114    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.269    11.383 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.593    11.976    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.053    12.029 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.191    15.220    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              1.119    21.094    
                         clock uncertainty           -0.035    21.058    
    SLICE_X5Y58          FDCE (Setup_fdce_C_CE)      -0.244    20.814    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         20.814    
                         arrival time                         -15.220    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.322ns (7.842%)  route 3.784ns (92.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    11.114ns
    Clock Pessimism Removal (CPR):    1.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706    11.114    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.269    11.383 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.593    11.976    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.053    12.029 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.191    15.220    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              1.119    21.094    
                         clock uncertainty           -0.035    21.058    
    SLICE_X5Y58          FDCE (Setup_fdce_C_CE)      -0.244    20.814    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         20.814    
                         arrival time                         -15.220    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.322ns (8.050%)  route 3.678ns (91.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.973ns = ( 19.973 - 10.000 ) 
    Source Clock Delay      (SCD):    11.114ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706    11.114    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.269    11.383 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.593    11.976    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.053    12.029 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.085    15.114    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    19.973    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              1.122    21.096    
                         clock uncertainty           -0.035    21.060    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.244    20.816    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         20.816    
                         arrival time                         -15.114    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.322ns (8.050%)  route 3.678ns (91.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.973ns = ( 19.973 - 10.000 ) 
    Source Clock Delay      (SCD):    11.114ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706    11.114    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.269    11.383 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.593    11.976    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.053    12.029 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.085    15.114    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    19.973    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              1.122    21.096    
                         clock uncertainty           -0.035    21.060    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.244    20.816    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         20.816    
                         arrival time                         -15.114    
  -------------------------------------------------------------------
                         slack                                  5.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.771%)  route 0.094ns (42.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.968ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001     3.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.663     4.619    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.100     4.719 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/Q
                         net (fo=2, routed)           0.094     4.813    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C_n_0
    SLICE_X2Y61          LUT3 (Prop_lut3_I2_O)        0.028     4.841 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000     4.841    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X2Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.968     4.630    
    SLICE_X2Y61          FDCE (Hold_fdce_C_D)         0.087     4.717    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           4.841    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.130ns (59.155%)  route 0.090ns (40.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.968ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001     3.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.663     4.619    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y60          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.100     4.719 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/Q
                         net (fo=2, routed)           0.090     4.809    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I0_O)        0.030     4.839 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.000     4.839    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X1Y60          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y60          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.968     4.630    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.070     4.700    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -4.700    
                         arrival time                           4.839    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.948%)  route 0.097ns (43.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.596ns
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.967ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001     3.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.661     4.617    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDPE (Prop_fdpe_C_Q)         0.100     4.717 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/Q
                         net (fo=2, routed)           0.097     4.814    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P_n_0
    SLICE_X0Y63          LUT5 (Prop_lut5_I0_O)        0.028     4.842 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000     4.842    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X0Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     5.596    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.967     4.628    
    SLICE_X0Y63          FDCE (Hold_fdce_C_D)         0.060     4.688    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -4.688    
                         arrival time                           4.842    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.448%)  route 0.142ns (52.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.600ns
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.947ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001     3.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.663     4.619    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.100     4.719 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=10, routed)          0.142     4.861    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I3_O)        0.028     4.889 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.889    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__0_n_0
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.600    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.947     4.652    
    SLICE_X3Y59          FDCE (Hold_fdce_C_D)         0.061     4.713    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.713    
                         arrival time                           4.889    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.178%)  route 0.139ns (48.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.596ns
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.978ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001     3.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.661     4.617    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDCE (Prop_fdce_C_Q)         0.118     4.735 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/Q
                         net (fo=2, routed)           0.139     4.875    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C_n_0
    SLICE_X2Y63          LUT3 (Prop_lut3_I2_O)        0.028     4.903 r  AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1/O
                         net (fo=1, routed)           0.000     4.903    AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1_n_0
    SLICE_X2Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     5.596    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.978     4.617    
    SLICE_X2Y63          FDCE (Hold_fdce_C_D)         0.087     4.704    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -4.704    
                         arrival time                           4.903    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.146ns (52.917%)  route 0.130ns (47.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.600ns
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.968ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001     3.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     4.620    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y59          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDPE (Prop_fdpe_C_Q)         0.118     4.738 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.130     4.868    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I3_O)        0.028     4.896 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     4.896    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.600    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.968     4.631    
    SLICE_X3Y59          FDCE (Hold_fdce_C_D)         0.060     4.691    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -4.691    
                         arrival time                           4.896    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.839%)  route 0.140ns (52.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.979ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001     3.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.663     4.619    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.100     4.719 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/Q
                         net (fo=2, routed)           0.140     4.859    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C_n_0
    SLICE_X3Y61          LUT5 (Prop_lut5_I4_O)        0.028     4.887 r  AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0/O
                         net (fo=1, routed)           0.000     4.887    AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0_n_0
    SLICE_X3Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.979     4.619    
    SLICE_X3Y61          FDCE (Hold_fdce_C_D)         0.060     4.679    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -4.679    
                         arrival time                           4.887    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.484%)  route 0.142ns (52.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.596ns
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.978ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001     3.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.661     4.617    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDPE (Prop_fdpe_C_Q)         0.100     4.717 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/Q
                         net (fo=2, routed)           0.142     4.859    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P_n_0
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.028     4.887 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     4.887    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     5.596    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.978     4.617    
    SLICE_X1Y63          FDPE (Hold_fdpe_C_D)         0.060     4.677    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -4.677    
                         arrival time                           4.887    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.133%)  route 0.156ns (54.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.596ns
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.965ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001     3.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.662     4.618    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.100     4.718 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/Q
                         net (fo=2, routed)           0.156     4.874    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P_n_0
    SLICE_X0Y63          LUT5 (Prop_lut5_I0_O)        0.028     4.902 r  AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1/O
                         net (fo=1, routed)           0.000     4.902    AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1_n_0
    SLICE_X0Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     5.596    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism             -0.965     4.630    
    SLICE_X0Y63          FDCE (Hold_fdce_C_D)         0.060     4.690    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -4.690    
                         arrival time                           4.902    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.107ns (49.539%)  route 0.109ns (50.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.979ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001     3.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.663     4.619    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.107     4.726 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/Q
                         net (fo=1, routed)           0.109     4.835    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_n_0
    SLICE_X2Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
                         clock pessimism             -0.979     4.619    
    SLICE_X2Y61          FDCE (Hold_fdce_C_D)         0.002     4.621    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -4.621    
                         arrival time                           4.835    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         10.000      8.400      BUFGCTRL_X0Y6  counter_f_reg[11]_i_3/I
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X5Y58    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X5Y59    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X5Y59    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X2Y61    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
Min Period        n/a     FDPE/C      n/a            0.750         10.000      9.250      SLICE_X1Y63    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X2Y62    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X2Y61    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X5Y58    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X5Y58    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y62    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y62    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X5Y59    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X5Y59    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X2Y61    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X2Y61    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
Low Pulse Width   Slow    FDPE/C      n/a            0.400         5.000       4.600      SLICE_X1Y63    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X5Y58    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X5Y58    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X5Y58    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y62    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y62    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X0Y64    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
High Pulse Width  Fast    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X1Y63    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X2Y63    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
High Pulse Width  Fast    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X1Y63    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X2Y62    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X0Y63    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
High Pulse Width  Fast    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X1Y63    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X0Y62    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[10]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[10]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y64  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y64  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y64  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y64  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y64  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y63  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y63  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y64  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y64  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y63  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y63  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y63  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y63  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y64  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[15]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[15]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X0Y59  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X0Y59  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y60  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y59  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y59  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y59  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y59  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y60  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y62  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X2Y58  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X0Y59  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X4Y61  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y64  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y64  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X2Y58  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y64  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y64  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y62  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y64  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y61  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y61  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y61  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y59  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y61  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y60  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y59  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X2Y59  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y59  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        3.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.269ns (28.867%)  route 0.663ns (71.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.455ns = ( 12.455 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y195         FDRE                                         r  AD9783_inst1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y195         FDRE (Prop_fdre_C_Q)         0.269     8.063 r  AD9783_inst1/data_in_reg[2]/Q
                         net (fo=2, routed)           0.663     8.725    AD9783_inst1/data_in[2]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.596    12.455    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism              0.436    12.892    
                         clock uncertainty           -0.072    12.820    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D1)      -0.576    12.244    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  3.518    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.246ns (33.244%)  route 0.494ns (66.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.322ns = ( 12.322 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y195         FDRE                                         r  AD9783_inst1/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y195         FDRE (Prop_fdre_C_Q)         0.246     8.040 r  AD9783_inst1/data_in_reg[21]/Q
                         net (fo=1, routed)           0.494     8.533    AD9783_inst1/data_in[21]
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.463    12.322    AD9783_inst1/clkD
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/C
                         clock pessimism              0.515    12.838    
                         clock uncertainty           -0.072    12.766    
    OLOGIC_X0Y198        ODDR (Setup_oddr_C_D2)      -0.674    12.092    AD9783_inst1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.246ns (33.857%)  route 0.481ns (66.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.452ns = ( 12.452 - 5.000 ) 
    Source Clock Delay      (SCD):    7.975ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.689     7.975    AD9783_inst1/clkD
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y208         FDRE (Prop_fdre_C_Q)         0.246     8.221 r  AD9783_inst1/data_in_reg[24]/Q
                         net (fo=1, routed)           0.481     8.701    AD9783_inst1/data_in[24]
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.593    12.452    AD9783_inst1/clkD
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/C
                         clock pessimism              0.565    13.018    
                         clock uncertainty           -0.072    12.946    
    OLOGIC_X0Y210        ODDR (Setup_oddr_C_D2)      -0.674    12.272    AD9783_inst1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.246ns (33.857%)  route 0.481ns (66.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 12.444 - 5.000 ) 
    Source Clock Delay      (SCD):    7.963ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.677     7.963    AD9783_inst1/clkD
    SLICE_X0Y220         FDRE                                         r  AD9783_inst1/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y220         FDRE (Prop_fdre_C_Q)         0.246     8.209 r  AD9783_inst1/data_in_reg[29]/Q
                         net (fo=1, routed)           0.481     8.689    AD9783_inst1/data_in[29]
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.585    12.444    AD9783_inst1/clkD
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/C
                         clock pessimism              0.565    13.010    
                         clock uncertainty           -0.072    12.938    
    OLOGIC_X0Y222        ODDR (Setup_oddr_C_D2)      -0.674    12.264    AD9783_inst1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.583ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.246ns (34.169%)  route 0.474ns (65.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 12.453 - 5.000 ) 
    Source Clock Delay      (SCD):    7.975ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.689     7.975    AD9783_inst1/clkD
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y208         FDRE (Prop_fdre_C_Q)         0.246     8.221 r  AD9783_inst1/data_in_reg[25]/Q
                         net (fo=1, routed)           0.474     8.694    AD9783_inst1/data_in[25]
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.594    12.453    AD9783_inst1/clkD
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/C
                         clock pessimism              0.565    13.019    
                         clock uncertainty           -0.072    12.947    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D2)      -0.669    12.278    AD9783_inst1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  3.583    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.246ns (34.169%)  route 0.474ns (65.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.445ns = ( 12.445 - 5.000 ) 
    Source Clock Delay      (SCD):    7.963ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.677     7.963    AD9783_inst1/clkD
    SLICE_X0Y220         FDRE                                         r  AD9783_inst1/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y220         FDRE (Prop_fdre_C_Q)         0.246     8.209 r  AD9783_inst1/data_in_reg[31]/Q
                         net (fo=1, routed)           0.474     8.682    AD9783_inst1/data_in[31]
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.586    12.445    AD9783_inst1/clkD
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/C
                         clock pessimism              0.565    13.011    
                         clock uncertainty           -0.072    12.939    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D2)      -0.669    12.270    AD9783_inst1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.269ns (32.955%)  route 0.547ns (67.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.455ns = ( 12.455 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X1Y195         FDRE                                         r  AD9783_inst1/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y195         FDRE (Prop_fdre_C_Q)         0.269     8.063 r  AD9783_inst1/data_in_reg[20]/Q
                         net (fo=2, routed)           0.547     8.610    AD9783_inst1/data_in[20]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.596    12.455    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism              0.436    12.892    
                         clock uncertainty           -0.072    12.820    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D2)      -0.569    12.251    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.269ns (37.236%)  route 0.453ns (62.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.322ns = ( 12.322 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y195         FDRE                                         r  AD9783_inst1/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y195         FDRE (Prop_fdre_C_Q)         0.269     8.063 r  AD9783_inst1/data_in_reg[3]/Q
                         net (fo=1, routed)           0.453     8.516    AD9783_inst1/data_in[3]
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.463    12.322    AD9783_inst1/clkD
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/C
                         clock pessimism              0.515    12.838    
                         clock uncertainty           -0.072    12.766    
    OLOGIC_X0Y198        ODDR (Setup_oddr_C_D1)      -0.576    12.190    AD9783_inst1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.246ns (40.368%)  route 0.363ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 12.453 - 5.000 ) 
    Source Clock Delay      (SCD):    7.976ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X0Y206         FDRE                                         r  AD9783_inst1/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDRE (Prop_fdre_C_Q)         0.246     8.222 r  AD9783_inst1/data_in_reg[23]/Q
                         net (fo=1, routed)           0.363     8.585    AD9783_inst1/data_in[23]
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.594    12.453    AD9783_inst1/clkD
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/C
                         clock pessimism              0.565    13.019    
                         clock uncertainty           -0.072    12.947    
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D2)      -0.674    12.273    AD9783_inst1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.246ns (40.368%)  route 0.363ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.454ns = ( 12.454 - 5.000 ) 
    Source Clock Delay      (SCD):    7.976ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y204         FDRE (Prop_fdre_C_Q)         0.246     8.222 r  AD9783_inst1/data_in_reg[22]/Q
                         net (fo=1, routed)           0.363     8.585    AD9783_inst1/data_in[22]
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.595    12.454    AD9783_inst1/clkD
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/C
                         clock pessimism              0.565    13.020    
                         clock uncertainty           -0.072    12.948    
    OLOGIC_X0Y204        ODDR (Setup_oddr_C_D2)      -0.674    12.274    AD9783_inst1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  3.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.100ns (27.007%)  route 0.270ns (72.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.691ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.594     1.695    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.599     2.931    AD9783_inst1/clkD
    SLICE_X1Y195         FDRE                                         r  AD9783_inst1/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y195         FDRE (Prop_fdre_C_Q)         0.100     3.031 r  AD9783_inst1/data_in_reg[20]/Q
                         net (fo=2, routed)           0.270     3.301    AD9783_inst1/data_in[20]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.803     2.052    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.934     3.691    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism             -0.432     3.258    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D2)       -0.087     3.171    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.171    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.100ns (23.537%)  route 0.325ns (76.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.691ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.594     1.695    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.599     2.931    AD9783_inst1/clkD
    SLICE_X0Y195         FDRE                                         r  AD9783_inst1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y195         FDRE (Prop_fdre_C_Q)         0.100     3.031 r  AD9783_inst1/data_in_reg[2]/Q
                         net (fo=2, routed)           0.325     3.356    AD9783_inst1/data_in[2]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.803     2.052    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.934     3.691    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism             -0.432     3.258    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D1)       -0.087     3.171    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.171    
                         arrival time                           3.356    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.679ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.594     1.695    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.666     2.998    AD9783_inst1/clkD
    SLICE_X0Y224         FDRE                                         r  AD9783_inst1/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y224         FDRE (Prop_fdre_C_Q)         0.100     3.098 r  AD9783_inst1/data_in_reg[10]/Q
                         net (fo=1, routed)           0.139     3.238    AD9783_inst1/data_in[10]
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.803     2.052    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.922     3.679    AD9783_inst1/clkD
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/C
                         clock pessimism             -0.617     3.061    
    OLOGIC_X0Y224        ODDR (Hold_oddr_C_D1)       -0.087     2.974    AD9783_inst1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.594     1.695    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.715     3.047    AD9783_inst1/clkD
    SLICE_X0Y10          FDRE                                         r  AD9783_inst1/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.100     3.147 r  AD9783_inst1/data_in_reg[14]/Q
                         net (fo=1, routed)           0.139     3.287    AD9783_inst1/data_in[14]
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.803     2.052    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.984     3.741    AD9783_inst1/clkD
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/C
                         clock pessimism             -0.632     3.108    
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D1)       -0.087     3.021    AD9783_inst1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.287    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.594     1.695    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.710     3.042    AD9783_inst1/clkD
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.100     3.142 r  AD9783_inst1/data_in_reg[15]/Q
                         net (fo=1, routed)           0.139     3.282    AD9783_inst1/data_in[15]
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.803     2.052    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.979     3.736    AD9783_inst1/clkD
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/C
                         clock pessimism             -0.632     3.103    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D1)       -0.087     3.016    AD9783_inst1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.594     1.695    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.679     3.011    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y204         FDRE (Prop_fdre_C_Q)         0.100     3.111 r  AD9783_inst1/data_in_reg[4]/Q
                         net (fo=1, routed)           0.139     3.251    AD9783_inst1/data_in[4]
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.803     2.052    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.933     3.690    AD9783_inst1/clkD
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/C
                         clock pessimism             -0.617     3.072    
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D1)       -0.087     2.985    AD9783_inst1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.594     1.695    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.672     3.004    AD9783_inst1/clkD
    SLICE_X0Y218         FDRE                                         r  AD9783_inst1/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y218         FDRE (Prop_fdre_C_Q)         0.100     3.104 r  AD9783_inst1/data_in_reg[8]/Q
                         net (fo=1, routed)           0.139     3.244    AD9783_inst1/data_in[8]
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.803     2.052    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.926     3.683    AD9783_inst1/clkD
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/C
                         clock pessimism             -0.617     3.065    
    OLOGIC_X0Y218        ODDR (Hold_oddr_C_D1)       -0.087     2.978    AD9783_inst1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.594     1.695    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.674     3.006    AD9783_inst1/clkD
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y216         FDRE (Prop_fdre_C_Q)         0.100     3.106 r  AD9783_inst1/data_in_reg[9]/Q
                         net (fo=1, routed)           0.139     3.246    AD9783_inst1/data_in[9]
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.803     2.052    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.928     3.685    AD9783_inst1/clkD
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/C
                         clock pessimism             -0.617     3.067    
    OLOGIC_X0Y216        ODDR (Hold_oddr_C_D1)       -0.087     2.980    AD9783_inst1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.594     1.695    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.675     3.007    AD9783_inst1/clkD
    SLICE_X0Y236         FDRE                                         r  AD9783_inst1/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y236         FDRE (Prop_fdre_C_Q)         0.100     3.107 r  AD9783_inst1/data_in_reg[12]/Q
                         net (fo=1, routed)           0.139     3.247    AD9783_inst1/data_in[12]
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.803     2.052    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.928     3.685    AD9783_inst1/clkD
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/C
                         clock pessimism             -0.617     3.067    
    OLOGIC_X0Y236        ODDR (Hold_oddr_C_D1)       -0.087     2.980    AD9783_inst1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.594     1.695    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.679     3.011    AD9783_inst1/clkD
    SLICE_X0Y206         FDRE                                         r  AD9783_inst1/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDRE (Prop_fdre_C_Q)         0.100     3.111 r  AD9783_inst1/data_in_reg[5]/Q
                         net (fo=1, routed)           0.139     3.251    AD9783_inst1/data_in[5]
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.803     2.052    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          0.932     3.689    AD9783_inst1/clkD
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/C
                         clock pessimism             -0.617     3.071    
    OLOGIC_X0Y206        ODDR (Hold_oddr_C_D1)       -0.087     2.984    AD9783_inst1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y0    AD9783_inst1/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y18     AD9783_inst1/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y212    AD9783_inst1/pins[16].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y196    AD9783_inst1/pins[1].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y202    AD9783_inst1/pins[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y198    AD9783_inst1/pins[3].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y204    AD9783_inst1/pins[4].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y206    AD9783_inst1/pins[5].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y210    AD9783_inst1/pins[6].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y10      AD9783_inst1/data_in_reg[32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y236     AD9783_inst1/data_in_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y10      AD9783_inst1/data_in_reg[32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y208     AD9783_inst1/data_in_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y208     AD9783_inst1/data_in_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y216     AD9783_inst1/data_in_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y224     AD9783_inst1/data_in_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y236     AD9783_inst1/data_in_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y195     AD9783_inst1/data_in_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y204     AD9783_inst1/data_in_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y18      AD9783_inst1/data_in_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y18      AD9783_inst1/data_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y195     AD9783_inst1/data_in_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y195     AD9783_inst1/data_in_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y195     AD9783_inst1/data_in_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y204     AD9783_inst1/data_in_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y206     AD9783_inst1/data_in_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y208     AD9783_inst1/data_in_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y208     AD9783_inst1/data_in_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y218     AD9783_inst1/data_in_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y3    AD9783_inst1/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    AD9783_inst1/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkPS_int
  To Clock:  clkPS_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkPS_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y4    ADC1/BUFG_clkPS/I
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC1/ODDR_inst/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        7.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.905ns  (logic 0.269ns (9.261%)  route 2.636ns (90.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 20.007 - 11.250 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269    10.647 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           2.636    13.282    ADC1/bit_slip
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=129, routed)         1.833    15.756    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.793    20.007    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.472    20.480    
                         clock uncertainty           -0.080    20.400    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.383    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.383    
                         arrival time                         -13.282    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.749ns  (logic 0.269ns (9.784%)  route 2.480ns (90.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.754ns = ( 20.004 - 11.250 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269    10.647 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           2.480    13.127    ADC1/bit_slip
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=129, routed)         1.833    15.756    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.790    20.004    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.472    20.477    
                         clock uncertainty           -0.080    20.397    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.380    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.380    
                         arrival time                         -13.127    
  -------------------------------------------------------------------
                         slack                                  7.253    

Slack (MET) :             8.815ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.058ns  (logic 0.269ns (25.419%)  route 0.789ns (74.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.553ns = ( 19.803 - 11.250 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269    10.647 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.789    11.436    ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=129, routed)         1.833    15.756    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.589    19.803    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.544    20.348    
                         clock uncertainty           -0.080    20.268    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.251    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.251    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                  8.815    

Slack (MET) :             8.825ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.057ns  (logic 0.269ns (25.460%)  route 0.788ns (74.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 19.811 - 11.250 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269    10.647 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.788    11.434    ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=129, routed)         1.833    15.756    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.597    19.811    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.544    20.356    
                         clock uncertainty           -0.080    20.276    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.259    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.259    
                         arrival time                         -11.434    
  -------------------------------------------------------------------
                         slack                                  8.825    

Slack (MET) :             9.016ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.940ns  (logic 0.322ns (34.268%)  route 0.618ns (65.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 19.808 - 11.250 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269    10.647 r  ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.618    11.264    ADC1/counter_reg_n_0_[0]
    SLICE_X0Y86          LUT6 (Prop_lut6_I2_O)        0.053    11.317 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    11.317    ADC1/BS_state_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=129, routed)         1.833    15.756    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.594    19.808    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.569    20.378    
                         clock uncertainty           -0.080    20.298    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.035    20.333    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         20.333    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                  9.016    

Slack (MET) :             9.053ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.826ns  (logic 0.269ns (32.570%)  route 0.557ns (67.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 19.808 - 11.250 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269    10.647 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.557    11.203    ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=129, routed)         1.833    15.756    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.594    19.808    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.544    20.353    
                         clock uncertainty           -0.080    20.273    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.256    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.256    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  9.053    

Slack (MET) :             9.105ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.878ns  (logic 0.410ns (46.685%)  route 0.468ns (53.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 19.808 - 11.250 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.246    10.624 r  ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.468    11.092    ADC1/counter_reg_n_0_[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.164    11.256 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.256    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=129, routed)         1.833    15.756    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.594    19.808    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.569    20.378    
                         clock uncertainty           -0.080    20.298    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.063    20.361    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         20.361    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                  9.105    

Slack (MET) :             9.163ns  (required time - arrival time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.793ns  (logic 0.322ns (40.625%)  route 0.471ns (59.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 19.808 - 11.250 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269    10.647 f  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.471    11.117    ADC1/state
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.053    11.170 r  ADC1/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    11.170    ADC1/counter[0]_i_1__0_n_0
    SLICE_X0Y86          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=129, routed)         1.833    15.756    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.594    19.808    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.569    20.378    
                         clock uncertainty           -0.080    20.298    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.035    20.333    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.333    
                         arrival time                         -11.170    
  -------------------------------------------------------------------
                         slack                                  9.163    

Slack (MET) :             9.170ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.785ns  (logic 0.322ns (41.029%)  route 0.463ns (58.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 19.808 - 11.250 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.269    10.647 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.463    11.109    ADC1/bit_slip
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.053    11.162 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    11.162    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=129, routed)         1.833    15.756    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.594    19.808    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.569    20.378    
                         clock uncertainty           -0.080    20.298    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.034    20.332    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         20.332    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  9.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.249ns  (logic 0.155ns (62.152%)  route 0.094ns (37.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 5.404 - 1.250 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 4.716 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.091     4.807 r  ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.094     4.902    ADC1/counter_reg_n_0_[1]
    SLICE_X0Y86          LUT6 (Prop_lut6_I1_O)        0.064     4.966 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     4.966    ADC1/BS_state_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=129, routed)         0.946     3.445    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.880     5.404    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.687     4.716    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.060     4.776    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -4.776    
                         arrival time                           4.966    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.189%)  route 0.155ns (54.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 5.404 - 1.250 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 4.716 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.100     4.816 r  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.155     4.971    ADC1/state
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.028     4.999 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     4.999    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=129, routed)         0.946     3.445    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.880     5.404    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.687     4.716    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.060     4.776    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -4.776    
                         arrival time                           4.999    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.329ns  (logic 0.132ns (40.134%)  route 0.197ns (59.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 5.404 - 1.250 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 4.716 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.100     4.816 r  ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.197     5.013    ADC1/counter_reg_n_0_[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.032     5.045 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.045    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=129, routed)         0.946     3.445    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.880     5.404    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.687     4.716    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.075     4.791    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.791    
                         arrival time                           5.045    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.397%)  route 0.197ns (60.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 5.404 - 1.250 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 4.716 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.100     4.816 f  ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.197     5.013    ADC1/counter_reg_n_0_[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.028     5.041 r  ADC1/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.041    ADC1/counter[0]_i_1__0_n_0
    SLICE_X0Y86          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=129, routed)         0.946     3.445    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.880     5.404    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.687     4.716    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.061     4.777    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.777    
                         arrival time                           5.041    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.388ns  (logic 0.100ns (25.779%)  route 0.288ns (74.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 5.405 - 1.250 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 4.716 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.100     4.816 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.288     5.104    ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=129, routed)         0.946     3.445    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.881     5.405    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.656     4.748    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.815    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.815    
                         arrival time                           5.104    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.491ns  (logic 0.100ns (20.385%)  route 0.391ns (79.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 5.409 - 1.250 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 4.716 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.100     4.816 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.391     5.207    ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=129, routed)         0.946     3.445    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.885     5.409    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.656     4.752    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.819    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.819    
                         arrival time                           5.207    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.518ns  (logic 0.100ns (19.295%)  route 0.418ns (80.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 5.400 - 1.250 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 4.716 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.100     4.816 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.418     5.234    ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=129, routed)         0.946     3.445    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.876     5.400    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.656     4.743    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.810    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.810    
                         arrival time                           5.234    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.360ns  (logic 0.100ns (7.351%)  route 1.260ns (92.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 5.479 - 1.250 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 4.716 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.100     4.816 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.260     6.077    ADC1/bit_slip
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=129, routed)         0.946     3.445    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.955     5.479    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.496     4.982    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     5.049    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -5.049    
                         arrival time                           6.077    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.437ns  (logic 0.100ns (6.960%)  route 1.337ns (93.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 5.483 - 1.250 ) 
    Source Clock Delay      (SCD):    3.466ns = ( 4.716 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.100     4.816 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.337     6.153    ADC1/bit_slip
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=129, routed)         0.946     3.445    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.959     5.483    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.496     4.986    
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     5.053    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -5.053    
                         arrival time                           6.153    
  -------------------------------------------------------------------
                         slack                                  1.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 1.250 6.250 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y1    ADC1/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X0Y86      ADC1/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y86      ADC1/bit_slip_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y86      ADC1/counter_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y86      ADC1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y86      ADC1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y86      ADC1/bit_slip_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y86      ADC1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y86      ADC1/BS_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y86      ADC1/bit_slip_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y86      ADC1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y86      ADC1/BS_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y86      ADC1/bit_slip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y86      ADC1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y86      ADC1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y86      ADC1/BS_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y86      ADC1/bit_slip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y86      ADC1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y86      ADC1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y86      ADC1/BS_state_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y2    ADC1/BUFG_clk/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        6.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.481ns (15.754%)  route 2.572ns (84.246%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.823ns = ( 16.823 - 10.000 ) 
    Source Clock Delay      (SCD):    7.473ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.647     7.473    DIVclk_BUFG
    SLICE_X9Y59          FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.269     7.742 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.556     8.298    counter_reg__1[29]
    SLICE_X8Y58          LUT6 (Prop_lut6_I3_O)        0.053     8.351 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.707     9.058    counter[0]_i_14_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I3_O)        0.053     9.111 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.295     9.406    counter[0]_i_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I1_O)        0.053     9.459 r  counter[0]_i_7/O
                         net (fo=2, routed)           0.483     9.942    counter[0]_i_7_n_0
    SLICE_X10Y56         LUT6 (Prop_lut6_I5_O)        0.053     9.995 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.531    10.526    counter[0]_i_1__1_n_0
    SLICE_X9Y52          FDRE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.538    16.823    DIVclk_BUFG
    SLICE_X9Y52          FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.630    17.454    
                         clock uncertainty           -0.035    17.418    
    SLICE_X9Y52          FDRE (Setup_fdre_C_CE)      -0.244    17.174    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         17.174    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.481ns (15.754%)  route 2.572ns (84.246%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.823ns = ( 16.823 - 10.000 ) 
    Source Clock Delay      (SCD):    7.473ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.647     7.473    DIVclk_BUFG
    SLICE_X9Y59          FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.269     7.742 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.556     8.298    counter_reg__1[29]
    SLICE_X8Y58          LUT6 (Prop_lut6_I3_O)        0.053     8.351 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.707     9.058    counter[0]_i_14_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I3_O)        0.053     9.111 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.295     9.406    counter[0]_i_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I1_O)        0.053     9.459 r  counter[0]_i_7/O
                         net (fo=2, routed)           0.483     9.942    counter[0]_i_7_n_0
    SLICE_X10Y56         LUT6 (Prop_lut6_I5_O)        0.053     9.995 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.531    10.526    counter[0]_i_1__1_n_0
    SLICE_X9Y52          FDRE                                         r  counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.538    16.823    DIVclk_BUFG
    SLICE_X9Y52          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.630    17.454    
                         clock uncertainty           -0.035    17.418    
    SLICE_X9Y52          FDRE (Setup_fdre_C_CE)      -0.244    17.174    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         17.174    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.481ns (15.754%)  route 2.572ns (84.246%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.823ns = ( 16.823 - 10.000 ) 
    Source Clock Delay      (SCD):    7.473ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.647     7.473    DIVclk_BUFG
    SLICE_X9Y59          FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.269     7.742 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.556     8.298    counter_reg__1[29]
    SLICE_X8Y58          LUT6 (Prop_lut6_I3_O)        0.053     8.351 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.707     9.058    counter[0]_i_14_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I3_O)        0.053     9.111 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.295     9.406    counter[0]_i_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I1_O)        0.053     9.459 r  counter[0]_i_7/O
                         net (fo=2, routed)           0.483     9.942    counter[0]_i_7_n_0
    SLICE_X10Y56         LUT6 (Prop_lut6_I5_O)        0.053     9.995 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.531    10.526    counter[0]_i_1__1_n_0
    SLICE_X9Y52          FDRE                                         r  counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.538    16.823    DIVclk_BUFG
    SLICE_X9Y52          FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.630    17.454    
                         clock uncertainty           -0.035    17.418    
    SLICE_X9Y52          FDRE (Setup_fdre_C_CE)      -0.244    17.174    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         17.174    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.481ns (15.754%)  route 2.572ns (84.246%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.823ns = ( 16.823 - 10.000 ) 
    Source Clock Delay      (SCD):    7.473ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.647     7.473    DIVclk_BUFG
    SLICE_X9Y59          FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.269     7.742 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.556     8.298    counter_reg__1[29]
    SLICE_X8Y58          LUT6 (Prop_lut6_I3_O)        0.053     8.351 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.707     9.058    counter[0]_i_14_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I3_O)        0.053     9.111 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.295     9.406    counter[0]_i_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I1_O)        0.053     9.459 r  counter[0]_i_7/O
                         net (fo=2, routed)           0.483     9.942    counter[0]_i_7_n_0
    SLICE_X10Y56         LUT6 (Prop_lut6_I5_O)        0.053     9.995 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.531    10.526    counter[0]_i_1__1_n_0
    SLICE_X9Y52          FDRE                                         r  counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.538    16.823    DIVclk_BUFG
    SLICE_X9Y52          FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.630    17.454    
                         clock uncertainty           -0.035    17.418    
    SLICE_X9Y52          FDRE (Setup_fdre_C_CE)      -0.244    17.174    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         17.174    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.481ns (16.220%)  route 2.484ns (83.780%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.822ns = ( 16.822 - 10.000 ) 
    Source Clock Delay      (SCD):    7.473ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.647     7.473    DIVclk_BUFG
    SLICE_X9Y59          FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.269     7.742 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.556     8.298    counter_reg__1[29]
    SLICE_X8Y58          LUT6 (Prop_lut6_I3_O)        0.053     8.351 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.707     9.058    counter[0]_i_14_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I3_O)        0.053     9.111 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.295     9.406    counter[0]_i_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I1_O)        0.053     9.459 r  counter[0]_i_7/O
                         net (fo=2, routed)           0.483     9.942    counter[0]_i_7_n_0
    SLICE_X10Y56         LUT6 (Prop_lut6_I5_O)        0.053     9.995 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.443    10.438    counter[0]_i_1__1_n_0
    SLICE_X9Y57          FDRE                                         r  counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.537    16.822    DIVclk_BUFG
    SLICE_X9Y57          FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.630    17.453    
                         clock uncertainty           -0.035    17.417    
    SLICE_X9Y57          FDRE (Setup_fdre_C_CE)      -0.244    17.173    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         17.173    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.481ns (16.220%)  route 2.484ns (83.780%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.822ns = ( 16.822 - 10.000 ) 
    Source Clock Delay      (SCD):    7.473ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.647     7.473    DIVclk_BUFG
    SLICE_X9Y59          FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.269     7.742 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.556     8.298    counter_reg__1[29]
    SLICE_X8Y58          LUT6 (Prop_lut6_I3_O)        0.053     8.351 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.707     9.058    counter[0]_i_14_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I3_O)        0.053     9.111 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.295     9.406    counter[0]_i_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I1_O)        0.053     9.459 r  counter[0]_i_7/O
                         net (fo=2, routed)           0.483     9.942    counter[0]_i_7_n_0
    SLICE_X10Y56         LUT6 (Prop_lut6_I5_O)        0.053     9.995 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.443    10.438    counter[0]_i_1__1_n_0
    SLICE_X9Y57          FDRE                                         r  counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.537    16.822    DIVclk_BUFG
    SLICE_X9Y57          FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.630    17.453    
                         clock uncertainty           -0.035    17.417    
    SLICE_X9Y57          FDRE (Setup_fdre_C_CE)      -0.244    17.173    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         17.173    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.481ns (16.220%)  route 2.484ns (83.780%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.822ns = ( 16.822 - 10.000 ) 
    Source Clock Delay      (SCD):    7.473ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.647     7.473    DIVclk_BUFG
    SLICE_X9Y59          FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.269     7.742 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.556     8.298    counter_reg__1[29]
    SLICE_X8Y58          LUT6 (Prop_lut6_I3_O)        0.053     8.351 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.707     9.058    counter[0]_i_14_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I3_O)        0.053     9.111 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.295     9.406    counter[0]_i_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I1_O)        0.053     9.459 r  counter[0]_i_7/O
                         net (fo=2, routed)           0.483     9.942    counter[0]_i_7_n_0
    SLICE_X10Y56         LUT6 (Prop_lut6_I5_O)        0.053     9.995 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.443    10.438    counter[0]_i_1__1_n_0
    SLICE_X9Y57          FDRE                                         r  counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.537    16.822    DIVclk_BUFG
    SLICE_X9Y57          FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.630    17.453    
                         clock uncertainty           -0.035    17.417    
    SLICE_X9Y57          FDRE (Setup_fdre_C_CE)      -0.244    17.173    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         17.173    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.481ns (16.220%)  route 2.484ns (83.780%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.822ns = ( 16.822 - 10.000 ) 
    Source Clock Delay      (SCD):    7.473ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.647     7.473    DIVclk_BUFG
    SLICE_X9Y59          FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.269     7.742 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.556     8.298    counter_reg__1[29]
    SLICE_X8Y58          LUT6 (Prop_lut6_I3_O)        0.053     8.351 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.707     9.058    counter[0]_i_14_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I3_O)        0.053     9.111 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.295     9.406    counter[0]_i_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I1_O)        0.053     9.459 r  counter[0]_i_7/O
                         net (fo=2, routed)           0.483     9.942    counter[0]_i_7_n_0
    SLICE_X10Y56         LUT6 (Prop_lut6_I5_O)        0.053     9.995 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.443    10.438    counter[0]_i_1__1_n_0
    SLICE_X9Y57          FDRE                                         r  counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.537    16.822    DIVclk_BUFG
    SLICE_X9Y57          FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.630    17.453    
                         clock uncertainty           -0.035    17.417    
    SLICE_X9Y57          FDRE (Setup_fdre_C_CE)      -0.244    17.173    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         17.173    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.481ns (16.283%)  route 2.473ns (83.717%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.822ns = ( 16.822 - 10.000 ) 
    Source Clock Delay      (SCD):    7.473ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.647     7.473    DIVclk_BUFG
    SLICE_X9Y59          FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.269     7.742 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.556     8.298    counter_reg__1[29]
    SLICE_X8Y58          LUT6 (Prop_lut6_I3_O)        0.053     8.351 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.707     9.058    counter[0]_i_14_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I3_O)        0.053     9.111 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.295     9.406    counter[0]_i_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I1_O)        0.053     9.459 r  counter[0]_i_7/O
                         net (fo=2, routed)           0.483     9.942    counter[0]_i_7_n_0
    SLICE_X10Y56         LUT6 (Prop_lut6_I5_O)        0.053     9.995 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.431    10.427    counter[0]_i_1__1_n_0
    SLICE_X9Y53          FDRE                                         r  counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.537    16.822    DIVclk_BUFG
    SLICE_X9Y53          FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.630    17.453    
                         clock uncertainty           -0.035    17.417    
    SLICE_X9Y53          FDRE (Setup_fdre_C_CE)      -0.244    17.173    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         17.173    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.481ns (16.283%)  route 2.473ns (83.717%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.822ns = ( 16.822 - 10.000 ) 
    Source Clock Delay      (SCD):    7.473ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.647     7.473    DIVclk_BUFG
    SLICE_X9Y59          FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.269     7.742 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.556     8.298    counter_reg__1[29]
    SLICE_X8Y58          LUT6 (Prop_lut6_I3_O)        0.053     8.351 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.707     9.058    counter[0]_i_14_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I3_O)        0.053     9.111 r  counter[0]_i_15/O
                         net (fo=1, routed)           0.295     9.406    counter[0]_i_15_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I1_O)        0.053     9.459 r  counter[0]_i_7/O
                         net (fo=2, routed)           0.483     9.942    counter[0]_i_7_n_0
    SLICE_X10Y56         LUT6 (Prop_lut6_I5_O)        0.053     9.995 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.431    10.427    counter[0]_i_1__1_n_0
    SLICE_X9Y53          FDRE                                         r  counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.537    16.822    DIVclk_BUFG
    SLICE_X9Y53          FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.630    17.453    
                         clock uncertainty           -0.035    17.417    
    SLICE_X9Y53          FDRE (Setup_fdre_C_CE)      -0.244    17.173    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         17.173    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  6.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.177ns (62.610%)  route 0.106ns (37.390%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.596ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.633     2.913    DIVclk_BUFG
    SLICE_X9Y57          FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.100     3.013 r  counter_reg[23]/Q
                         net (fo=4, routed)           0.106     3.119    counter_reg__1[23]
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.196 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.196    counter_reg[20]_i_1_n_4
    SLICE_X9Y57          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.853     3.596    DIVclk_BUFG
    SLICE_X9Y57          FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.682     2.913    
    SLICE_X9Y57          FDRE (Hold_fdre_C_D)         0.071     2.984    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.177ns (61.862%)  route 0.109ns (38.138%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.596ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.633     2.913    DIVclk_BUFG
    SLICE_X9Y58          FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.100     3.013 r  counter_reg[27]/Q
                         net (fo=2, routed)           0.109     3.123    counter_reg__1[27]
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.200 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.200    counter_reg[24]_i_1_n_4
    SLICE_X9Y58          FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.853     3.596    DIVclk_BUFG
    SLICE_X9Y58          FDRE                                         r  counter_reg[27]/C
                         clock pessimism             -0.682     2.913    
    SLICE_X9Y58          FDRE (Hold_fdre_C_D)         0.071     2.984    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.177ns (61.862%)  route 0.109ns (38.138%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.635     2.915    DIVclk_BUFG
    SLICE_X9Y52          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.100     3.015 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.109     3.125    counter_reg__1[3]
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.202 r  counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     3.202    counter_reg[0]_i_2_n_4
    SLICE_X9Y52          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.855     3.598    DIVclk_BUFG
    SLICE_X9Y52          FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.682     2.915    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.071     2.986    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.177ns (61.601%)  route 0.110ns (38.399%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.597ns
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.634     2.914    DIVclk_BUFG
    SLICE_X9Y54          FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.100     3.014 r  counter_reg[11]/Q
                         net (fo=5, routed)           0.110     3.125    counter_reg__1[11]
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.202 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.202    counter_reg[8]_i_1_n_4
    SLICE_X9Y54          FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.854     3.597    DIVclk_BUFG
    SLICE_X9Y54          FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.682     2.914    
    SLICE_X9Y54          FDRE (Hold_fdre_C_D)         0.071     2.985    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.177ns (61.601%)  route 0.110ns (38.399%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.597ns
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.634     2.914    DIVclk_BUFG
    SLICE_X9Y55          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.100     3.014 r  counter_reg[15]/Q
                         net (fo=4, routed)           0.110     3.125    counter_reg__1[15]
    SLICE_X9Y55          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.202 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.202    counter_reg[12]_i_1_n_4
    SLICE_X9Y55          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.854     3.597    DIVclk_BUFG
    SLICE_X9Y55          FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.682     2.914    
    SLICE_X9Y55          FDRE (Hold_fdre_C_D)         0.071     2.985    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.177ns (61.601%)  route 0.110ns (38.399%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.597ns
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.634     2.914    DIVclk_BUFG
    SLICE_X9Y53          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.100     3.014 r  counter_reg[7]/Q
                         net (fo=4, routed)           0.110     3.125    counter_reg__1[7]
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.202 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.202    counter_reg[4]_i_1_n_4
    SLICE_X9Y53          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.854     3.597    DIVclk_BUFG
    SLICE_X9Y53          FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.682     2.914    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.071     2.985    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.183ns (63.387%)  route 0.106ns (36.613%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.597ns
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.634     2.914    DIVclk_BUFG
    SLICE_X9Y55          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.100     3.014 r  counter_reg[12]/Q
                         net (fo=4, routed)           0.106     3.120    counter_reg__1[12]
    SLICE_X9Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.203 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.203    counter_reg[12]_i_1_n_7
    SLICE_X9Y55          FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.854     3.597    DIVclk_BUFG
    SLICE_X9Y55          FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.682     2.914    
    SLICE_X9Y55          FDRE (Hold_fdre_C_D)         0.071     2.985    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.183ns (63.387%)  route 0.106ns (36.613%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.597ns
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.634     2.914    DIVclk_BUFG
    SLICE_X9Y54          FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.100     3.014 r  counter_reg[8]/Q
                         net (fo=4, routed)           0.106     3.120    counter_reg__1[8]
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.203 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.203    counter_reg[8]_i_1_n_7
    SLICE_X9Y54          FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.854     3.597    DIVclk_BUFG
    SLICE_X9Y54          FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.682     2.914    
    SLICE_X9Y54          FDRE (Hold_fdre_C_D)         0.071     2.985    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.183ns (62.646%)  route 0.109ns (37.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.596ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.633     2.913    DIVclk_BUFG
    SLICE_X9Y58          FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.100     3.013 r  counter_reg[24]/Q
                         net (fo=2, routed)           0.109     3.123    counter_reg__1[24]
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.206 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.206    counter_reg[24]_i_1_n_7
    SLICE_X9Y58          FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.853     3.596    DIVclk_BUFG
    SLICE_X9Y58          FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.682     2.913    
    SLICE_X9Y58          FDRE (Hold_fdre_C_D)         0.071     2.984    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.183ns (62.387%)  route 0.110ns (37.613%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.596ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.633     2.913    DIVclk_BUFG
    SLICE_X9Y59          FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.100     3.013 r  counter_reg[28]/Q
                         net (fo=2, routed)           0.110     3.124    counter_reg__1[28]
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.207 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.207    counter_reg[28]_i_1_n_7
    SLICE_X9Y59          FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.853     3.596    DIVclk_BUFG
    SLICE_X9Y59          FDRE                                         r  counter_reg[28]/C
                         clock pessimism             -0.682     2.913    
    SLICE_X9Y59          FDRE (Hold_fdre_C_D)         0.071     2.984    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rstLEDclk/clk__0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rstLEDclk/div_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y8  DIVclk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X9Y55    counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X9Y55    counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X9Y55    counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X9Y56    counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X9Y56    counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X9Y56    counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X9Y56    counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X9Y52    counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X9Y57    counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y55    counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y55    counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y55    counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y55    counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y55    counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y55    counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y56    counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y56    counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y56    counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y56    counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y55    rst_in_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y55    counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y55    counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y55    counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y56    counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y56    counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y56    counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y56    counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y52    counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y57    counter_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rst_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rst_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rst_in_reg/Q }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X0Y59      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X1Y64      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X1Y64      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X2Y58      AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X6Y53      ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X0Y51      ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X0Y51      ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X4Y61      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X0Y54      ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X3Y54      ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/RST
High Pulse Width  Slow    ODDR/R          n/a            0.625         5.000       4.376      OLOGIC_X0Y36     ADC1/ODDR_inst/R
High Pulse Width  Fast    ODDR/R          n/a            0.625         5.000       4.376      OLOGIC_X0Y36     ADC1/ODDR_inst/R
High Pulse Width  Slow    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X0Y62      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
High Pulse Width  Slow    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X0Y62      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
High Pulse Width  Slow    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X0Y62      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
High Pulse Width  Slow    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X0Y62      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.322ns (27.562%)  route 0.846ns (72.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    11.114ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706    11.114    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.269    11.383 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.846    12.229    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y60          LUT6 (Prop_lut6_I4_O)        0.053    12.282 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000    12.282    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X5Y60          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    14.269    AD9783_inst1/CLK
    SLICE_X5Y60          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.035    14.438    
    SLICE_X5Y60          FDCE (Setup_fdce_C_D)        0.034    14.472    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.322ns (30.763%)  route 0.725ns (69.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    11.114ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706    11.114    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.269    11.383 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.725    12.107    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X6Y59          LUT5 (Prop_lut5_I4_O)        0.053    12.160 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.160    AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X6Y59          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    14.269    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.035    14.438    
    SLICE_X6Y59          FDCE (Setup_fdce_C_D)        0.071    14.509    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -12.160    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.357ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.335ns (31.613%)  route 0.725ns (68.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    11.114ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706    11.114    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.269    11.383 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.725    12.107    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X6Y59          LUT5 (Prop_lut5_I0_O)        0.066    12.173 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000    12.173    AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X6Y59          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    14.269    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.035    14.438    
    SLICE_X6Y59          FDCE (Setup_fdce_C_D)        0.092    14.530    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                  2.357    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.322ns (35.021%)  route 0.597ns (64.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    11.114ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706    11.114    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.269    11.383 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.597    11.980    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X6Y60          LUT6 (Prop_lut6_I4_O)        0.053    12.033 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__0/O
                         net (fo=1, routed)           0.000    12.033    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X6Y60          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    14.269    AD9783_inst1/CLK
    SLICE_X6Y60          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.035    14.438    
    SLICE_X6Y60          FDCE (Setup_fdce_C_D)        0.071    14.509    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.322ns (38.966%)  route 0.504ns (61.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    11.114ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706    11.114    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.269    11.383 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.504    11.887    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y60          LUT3 (Prop_lut3_I1_O)        0.053    11.940 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000    11.940    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X5Y60          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    14.269    AD9783_inst1/CLK
    SLICE_X5Y60          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.035    14.438    
    SLICE_X5Y60          FDCE (Setup_fdce_C_D)        0.035    14.473    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -11.940    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.336ns (39.983%)  route 0.504ns (60.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    11.114ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706    11.114    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.269    11.383 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.504    11.887    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y60          LUT3 (Prop_lut3_I0_O)        0.067    11.954 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000    11.954    AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X5Y60          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    14.269    AD9783_inst1/CLK
    SLICE_X5Y60          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.035    14.438    
    SLICE_X5Y60          FDCE (Setup_fdce_C_D)        0.063    14.501    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -11.954    
  -------------------------------------------------------------------
                         slack                                  2.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.908ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.129ns (37.352%)  route 0.216ns (62.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001     3.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     4.620    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.100     4.720 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.216     4.937    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y60          LUT3 (Prop_lut3_I0_O)        0.029     4.966 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.966    AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X5Y60          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.882     2.131    AD9783_inst1/CLK
    SLICE_X5Y60          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     1.983    
    SLICE_X5Y60          FDCE (Hold_fdce_C_D)         0.075     2.058    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           4.966    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.922ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.170%)  route 0.216ns (62.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001     3.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     4.620    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.100     4.720 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.216     4.937    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y60          LUT3 (Prop_lut3_I1_O)        0.028     4.965 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000     4.965    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X5Y60          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.882     2.131    AD9783_inst1/CLK
    SLICE_X5Y60          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     1.983    
    SLICE_X5Y60          FDCE (Hold_fdce_C_D)         0.060     2.043    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           4.965    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.935ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.294%)  route 0.256ns (66.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001     3.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     4.620    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.100     4.720 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.256     4.977    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X6Y60          LUT6 (Prop_lut6_I4_O)        0.028     5.005 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__0/O
                         net (fo=1, routed)           0.000     5.005    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X6Y60          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.882     2.131    AD9783_inst1/CLK
    SLICE_X6Y60          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.147     1.983    
    SLICE_X6Y60          FDCE (Hold_fdce_C_D)         0.087     2.070    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           5.005    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             2.989ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.126ns (28.081%)  route 0.323ns (71.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001     3.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     4.620    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.100     4.720 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.323     5.043    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X6Y59          LUT5 (Prop_lut5_I0_O)        0.026     5.069 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.069    AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X6Y59          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     2.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.147     1.984    
    SLICE_X6Y59          FDCE (Hold_fdce_C_D)         0.096     2.080    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           5.069    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             3.000ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.400%)  route 0.323ns (71.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001     3.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     4.620    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.100     4.720 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.323     5.043    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X6Y59          LUT5 (Prop_lut5_I4_O)        0.028     5.071 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.071    AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X6Y59          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     2.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     1.984    
    SLICE_X6Y59          FDCE (Hold_fdce_C_D)         0.087     2.071    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.077ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.128ns (25.636%)  route 0.371ns (74.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001     3.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     3.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     4.620    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.100     4.720 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.371     5.092    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X5Y60          LUT6 (Prop_lut6_I4_O)        0.028     5.120 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     5.120    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X5Y60          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.882     2.131    AD9783_inst1/CLK
    SLICE_X5Y60          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     1.983    
    SLICE_X5Y60          FDCE (Hold_fdce_C_D)         0.060     2.043    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           5.120    
  -------------------------------------------------------------------
                         slack                                  3.077    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.602ns  (logic 0.053ns (3.308%)  route 1.549ns (96.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.549    11.441    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.053    11.494 f  AD9783_inst1/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000    11.494    AD9783_inst1/spi_trigger_i_1__0_n_0
    SLICE_X6Y59          FDCE                                         f  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    14.269    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.035    14.438    
    SLICE_X6Y59          FDCE (Setup_fdce_C_D)        0.072    14.510    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  3.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.028ns (3.635%)  route 0.742ns (96.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.118     1.882 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.742     2.624    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.028     2.652 r  AD9783_inst1/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000     2.652    AD9783_inst1/spi_trigger_i_1__0_n_0
    SLICE_X6Y59          FDCE                                         r  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     2.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism             -0.147     1.984    
    SLICE_X6Y59          FDCE (Hold_fdce_C_D)         0.087     2.071    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.581    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.947ns  (logic 0.573ns (19.443%)  route 2.374ns (80.557%))
  Logic Levels:           0  
  Clock Path Skew:        -4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 14.066 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    10.951 r  ADC1/pins[2].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.374    13.325    ADC1/data_out_19
    SLICE_X0Y153         FDRE                                         r  ADC1/ADC1_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.393    14.066    ADC1/CLK
    SLICE_X0Y153         FDRE                                         r  ADC1/ADC1_out_reg[9]/C
                         clock pessimism              0.204    14.271    
                         clock uncertainty           -0.194    14.077    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)       -0.032    14.045    ADC1/ADC1_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -13.325    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.845ns  (logic 0.573ns (20.144%)  route 2.272ns (79.856%))
  Logic Levels:           0  
  Clock Path Skew:        -4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 14.066 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573    10.951 r  ADC1/pins[2].ISERDESE2_inst/Q6
                         net (fo=1, routed)           2.272    13.222    ADC1/data_out_18
    SLICE_X0Y153         FDRE                                         r  ADC1/ADC1_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.393    14.066    ADC1/CLK
    SLICE_X0Y153         FDRE                                         r  ADC1/ADC1_out_reg[11]/C
                         clock pessimism              0.204    14.271    
                         clock uncertainty           -0.194    14.077    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)       -0.034    14.043    ADC1/ADC1_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.043    
                         arrival time                         -13.222    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.843ns  (logic 0.573ns (20.156%)  route 2.270ns (79.844%))
  Logic Levels:           0  
  Clock Path Skew:        -4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 14.066 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    10.951 r  ADC1/pins[2].ISERDESE2_inst/Q7
                         net (fo=1, routed)           2.270    13.220    ADC1/data_out_17
    SLICE_X0Y153         FDRE                                         r  ADC1/ADC1_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.393    14.066    ADC1/CLK
    SLICE_X0Y153         FDRE                                         r  ADC1/ADC1_out_reg[13]/C
                         clock pessimism              0.204    14.271    
                         clock uncertainty           -0.194    14.077    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)       -0.032    14.045    ADC1/ADC1_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -13.220    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.833ns  (logic 0.573ns (20.229%)  route 2.260ns (79.771%))
  Logic Levels:           0  
  Clock Path Skew:        -4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.074ns = ( 14.074 - 10.000 ) 
    Source Clock Delay      (SCD):    9.121ns = ( 10.371 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696    10.371    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573    10.944 r  ADC1/pins[3].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.260    13.203    ADC1/data_out_29
    SLICE_X0Y137         FDRE                                         r  ADC1/ADC1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.401    14.074    ADC1/CLK
    SLICE_X0Y137         FDRE                                         r  ADC1/ADC1_out_reg[4]/C
                         clock pessimism              0.204    14.279    
                         clock uncertainty           -0.194    14.085    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)       -0.034    14.051    ADC1/ADC1_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.781ns  (logic 0.573ns (20.605%)  route 2.208ns (79.395%))
  Logic Levels:           0  
  Clock Path Skew:        -4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    9.121ns = ( 10.371 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696    10.371    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    10.944 r  ADC1/pins[3].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.208    13.151    ADC1/data_out_28
    SLICE_X0Y141         FDRE                                         r  ADC1/ADC1_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.404    14.077    ADC1/CLK
    SLICE_X0Y141         FDRE                                         r  ADC1/ADC1_out_reg[6]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)       -0.032    14.056    ADC1/ADC1_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.056    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.765ns  (logic 0.573ns (20.724%)  route 2.192ns (79.276%))
  Logic Levels:           0  
  Clock Path Skew:        -4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    10.951 r  ADC1/pins[2].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.192    13.142    ADC1/data_out_20
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.404    14.077    ADC1/CLK
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[7]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.032    14.056    ADC1/ADC1_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.056    
                         arrival time                         -13.142    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.737ns  (logic 0.573ns (20.938%)  route 2.164ns (79.062%))
  Logic Levels:           0  
  Clock Path Skew:        -4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    9.121ns = ( 10.371 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696    10.371    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    10.944 r  ADC1/pins[3].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.164    13.107    ADC1/data_out_27
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.404    14.077    ADC1/CLK
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[8]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.032    14.056    ADC1/ADC1_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.056    
                         arrival time                         -13.107    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.728ns  (logic 0.573ns (21.001%)  route 2.155ns (78.999%))
  Logic Levels:           0  
  Clock Path Skew:        -4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.071ns = ( 14.071 - 10.000 ) 
    Source Clock Delay      (SCD):    9.121ns = ( 10.371 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696    10.371    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    10.944 r  ADC1/pins[3].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.155    13.099    ADC1/data_out_30
    SLICE_X0Y132         FDRE                                         r  ADC1/ADC1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.398    14.071    ADC1/CLK
    SLICE_X0Y132         FDRE                                         r  ADC1/ADC1_out_reg[2]/C
                         clock pessimism              0.204    14.276    
                         clock uncertainty           -0.194    14.082    
    SLICE_X0Y132         FDRE (Setup_fdre_C_D)       -0.034    14.048    ADC1/ADC1_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.048    
                         arrival time                         -13.099    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.715ns  (logic 0.573ns (21.103%)  route 2.142ns (78.897%))
  Logic Levels:           0  
  Clock Path Skew:        -4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573    10.951 r  ADC1/pins[2].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.142    13.093    ADC1/data_out_21
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.404    14.077    ADC1/CLK
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[5]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.045    14.043    ADC1/ADC1_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.043    
                         arrival time                         -13.093    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.584ns  (logic 0.573ns (22.171%)  route 2.011ns (77.829%))
  Logic Levels:           0  
  Clock Path Skew:        -4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    10.951 r  ADC1/pins[2].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.011    12.962    ADC1/data_out_22
    SLICE_X0Y141         FDRE                                         r  ADC1/ADC1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.404    14.077    ADC1/CLK
    SLICE_X0Y141         FDRE                                         r  ADC1/ADC1_out_reg[3]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)       -0.045    14.043    ADC1/ADC1_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.043    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  1.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.870ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.388ns  (logic 0.193ns (49.769%)  route 0.195ns (50.231%))
  Logic Levels:           0  
  Clock Path Skew:        -1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    3.524ns = ( 4.774 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.774    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.967 r  ADC1/pins[1].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.195     5.162    ADC1/p_24_out
    SLICE_X0Y6           FDRE                                         r  ADC1/ADC0_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.957     2.206    ADC1/CLK
    SLICE_X0Y6           FDRE                                         r  ADC1/ADC0_out_reg[14]/C
                         clock pessimism             -0.147     2.058    
                         clock uncertainty            0.194     2.252    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.040     2.292    ADC1/ADC0_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           5.162    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.887ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.385ns  (logic 0.193ns (50.082%)  route 0.192ns (49.918%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.192     5.106    ADC1/p_4_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     2.132    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[4]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.041     2.219    ADC1/FR_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           5.106    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.890ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.388ns  (logic 0.193ns (49.769%)  route 0.195ns (50.231%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.195     5.108    ADC1/p_0_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     2.132    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[0]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.040     2.218    ADC1/FR_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           5.108    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.911ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.144%)  route 0.235ns (54.856%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.521ns = ( 4.771 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     4.964 r  ADC1/pins[0].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.235     5.199    ADC1/p_33_out
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.953     2.202    ADC1/CLK
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[13]/C
                         clock pessimism             -0.147     2.054    
                         clock uncertainty            0.194     2.248    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.040     2.288    ADC1/ADC0_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           5.199    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.927ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.424ns  (logic 0.193ns (45.509%)  route 0.231ns (54.491%))
  Logic Levels:           0  
  Clock Path Skew:        -1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.231     5.144    ADC1/p_5_out
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.881     2.130    ADC1/CLK
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[5]/C
                         clock pessimism             -0.147     1.982    
                         clock uncertainty            0.194     2.176    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.041     2.217    ADC1/FR_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           5.144    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             2.928ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.424ns  (logic 0.193ns (45.509%)  route 0.231ns (54.491%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.231     5.144    ADC1/p_2_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     2.132    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[2]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.038     2.216    ADC1/FR_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           5.144    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.929ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.430ns  (logic 0.193ns (44.913%)  route 0.237ns (55.087%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.237     5.150    ADC1/p_6_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     2.132    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[6]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.043     2.221    ADC1/FR_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           5.150    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.938ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.431ns  (logic 0.193ns (44.734%)  route 0.238ns (55.266%))
  Logic Levels:           0  
  Clock Path Skew:        -1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.238     5.152    ADC1/p_3_out
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.881     2.130    ADC1/CLK
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[3]/C
                         clock pessimism             -0.147     1.982    
                         clock uncertainty            0.194     2.176    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.038     2.214    ADC1/FR_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           5.152    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.959ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.474ns  (logic 0.193ns (40.727%)  route 0.281ns (59.273%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.521ns = ( 4.771 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.964 r  ADC1/pins[0].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.281     5.245    ADC1/p_32_out
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.953     2.202    ADC1/CLK
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[15]/C
                         clock pessimism             -0.147     2.054    
                         clock uncertainty            0.194     2.248    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.038     2.286    ADC1/ADC0_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           5.245    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.976ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.475ns  (logic 0.193ns (40.648%)  route 0.282ns (59.352%))
  Logic Levels:           0  
  Clock Path Skew:        -1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.282     5.195    ADC1/p_7_out
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.881     2.130    ADC1/CLK
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[7]/C
                         clock pessimism             -0.147     1.982    
                         clock uncertainty            0.194     2.176    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.043     2.219    ADC1/FR_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           5.195    
  -------------------------------------------------------------------
                         slack                                  2.976    





---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rstLEDclk/clk__0 fall@5.000ns)
  Data Path Delay:        0.792ns  (logic 0.053ns (6.695%)  route 0.739ns (93.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 13.951 - 10.000 ) 
    Source Clock Delay      (SCD):    4.536ns = ( 9.536 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 f  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.739    10.274    rstLEDclk/DIVclk
    SLICE_X57Y146        LUT5 (Prop_lut5_I4_O)        0.053    10.327 f  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000    10.327    rstLEDclk/div_clk_i_1_n_0
    SLICE_X57Y146        FDRE                                         f  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism              0.204    14.156    
                         clock uncertainty           -0.035    14.120    
    SLICE_X57Y146        FDRE (Setup_fdre_C_D)        0.034    14.154    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         14.154    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  3.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.028ns (7.596%)  route 0.341ns (92.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.341     2.083    rstLEDclk/DIVclk
    SLICE_X57Y146        LUT5 (Prop_lut5_I4_O)        0.028     2.111 r  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000     2.111    rstLEDclk/div_clk_i_1_n_0
    SLICE_X57Y146        FDRE                                         r  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism             -0.147     1.841    
    SLICE_X57Y146        FDRE (Hold_fdre_C_D)         0.060     1.901    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.077ns  (logic 0.053ns (4.920%)  route 1.024ns (95.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         0.584    13.386    AD9783_inst1/rst_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.053    13.439 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.441    13.880    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X4Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    14.269    AD9783_inst1/CLK
    SLICE_X4Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.035    14.438    
    SLICE_X4Y60          FDRE (Setup_fdre_C_CE)      -0.244    14.194    AD9783_inst1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.194    
                         arrival time                         -13.880    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.040ns  (logic 0.053ns (5.095%)  route 0.987ns (94.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         0.584    13.386    AD9783_inst1/rst_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.053    13.439 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.404    13.843    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597    14.270    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X3Y60          FDRE (Setup_fdre_C_CE)      -0.244    14.195    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.040ns  (logic 0.053ns (5.095%)  route 0.987ns (94.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         0.584    13.386    AD9783_inst1/rst_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.053    13.439 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.404    13.843    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597    14.270    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X3Y60          FDRE (Setup_fdre_C_CE)      -0.244    14.195    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.040ns  (logic 0.053ns (5.095%)  route 0.987ns (94.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         0.584    13.386    AD9783_inst1/rst_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.053    13.439 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.404    13.843    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597    14.270    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X3Y60          FDRE (Setup_fdre_C_CE)      -0.244    14.195    AD9783_inst1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.851ns  (logic 0.053ns (6.229%)  route 0.798ns (93.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         0.544    13.347    AD9783_inst1/rst_in
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.053    13.400 r  AD9783_inst1/rst_out_i_1/O
                         net (fo=1, routed)           0.254    13.654    AD9783_inst1/rst_out1_out
    SLICE_X6Y57          FDRE                                         r  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597    14.270    AD9783_inst1/CLK
    SLICE_X6Y57          FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X6Y57          FDRE (Setup_fdre_C_CE)      -0.219    14.220    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -13.654    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.939ns  (logic 0.053ns (5.645%)  route 0.886ns (94.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         0.886    13.689    ADC1/rst_in
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.053    13.742 r  ADC1/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000    13.742    ADC1/spi_data[9]_i_1_n_0
    SLICE_X3Y55          FDRE                                         r  ADC1/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.598    14.271    ADC1/CLK
    SLICE_X3Y55          FDRE                                         r  ADC1/spi_data_reg[9]/C
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.035    14.440    
    SLICE_X3Y55          FDRE (Setup_fdre_C_D)        0.034    14.474    ADC1/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -13.742    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.699ns  (logic 0.053ns (7.587%)  route 0.646ns (92.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         0.646    13.448    ADC1/rst_in
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.053    13.501 r  ADC1/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000    13.501    ADC1/spi_data[8]_i_1_n_0
    SLICE_X3Y55          FDRE                                         r  ADC1/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.598    14.271    ADC1/CLK
    SLICE_X3Y55          FDRE                                         r  ADC1/spi_data_reg[8]/C
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.035    14.440    
    SLICE_X3Y55          FDRE (Setup_fdre_C_D)        0.035    14.475    ADC1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -13.501    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.677ns  (logic 0.053ns (7.829%)  route 0.624ns (92.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         0.624    13.427    ADC1/rst_in
    SLICE_X3Y56          LUT6 (Prop_lut6_I4_O)        0.053    13.480 r  ADC1/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000    13.480    ADC1/spi_data[7]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  ADC1/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.598    14.271    ADC1/CLK
    SLICE_X3Y56          FDRE                                         r  ADC1/spi_data_reg[7]/C
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.035    14.440    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.035    14.475    ADC1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -13.480    
  -------------------------------------------------------------------
                         slack                                  0.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.028ns (8.117%)  route 0.317ns (91.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         0.317     3.362    ADC1/rst_in
    SLICE_X3Y56          LUT6 (Prop_lut6_I4_O)        0.028     3.390 r  ADC1/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.390    ADC1/spi_data[7]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  ADC1/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.885     2.134    ADC1/CLK
    SLICE_X3Y56          FDRE                                         r  ADC1/spi_data_reg[7]/C
                         clock pessimism             -0.147     1.986    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.060     2.046    ADC1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           3.390    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.349ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.028ns (8.009%)  route 0.322ns (91.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         0.322     3.367    ADC1/rst_in
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.028     3.395 r  ADC1/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     3.395    ADC1/spi_data[8]_i_1_n_0
    SLICE_X3Y55          FDRE                                         r  ADC1/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.885     2.134    ADC1/CLK
    SLICE_X3Y55          FDRE                                         r  ADC1/spi_data_reg[8]/C
                         clock pessimism             -0.147     1.986    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.060     2.046    ADC1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           3.395    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.028ns (6.883%)  route 0.379ns (93.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         0.279     3.324    AD9783_inst1/rst_in
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.028     3.352 f  AD9783_inst1/rst_out_i_1/O
                         net (fo=1, routed)           0.100     3.452    AD9783_inst1/rst_out1_out
    SLICE_X6Y57          FDRE                                         f  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     2.132    AD9783_inst1/CLK
    SLICE_X6Y57          FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism             -0.147     1.984    
    SLICE_X6Y57          FDRE (Hold_fdre_C_CE)        0.030     2.014    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           3.452    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.448ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.028ns (6.237%)  route 0.421ns (93.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         0.421     3.466    ADC1/rst_in
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.028     3.494 r  ADC1/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     3.494    ADC1/spi_data[9]_i_1_n_0
    SLICE_X3Y55          FDRE                                         r  ADC1/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.885     2.134    ADC1/CLK
    SLICE_X3Y55          FDRE                                         r  ADC1/spi_data_reg[9]/C
                         clock pessimism             -0.147     1.986    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.060     2.046    ADC1/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.550ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.028ns (5.609%)  route 0.471ns (94.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         0.304     3.349    AD9783_inst1/rst_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.028     3.377 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.168     3.545    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X3Y60          FDRE                                         f  AD9783_inst1/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     2.132    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism             -0.147     1.984    
    SLICE_X3Y60          FDRE (Hold_fdre_C_CE)        0.010     1.994    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.550ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.028ns (5.609%)  route 0.471ns (94.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         0.304     3.349    AD9783_inst1/rst_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.028     3.377 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.168     3.545    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X3Y60          FDRE                                         f  AD9783_inst1/spi_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     2.132    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism             -0.147     1.984    
    SLICE_X3Y60          FDRE (Hold_fdre_C_CE)        0.010     1.994    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.550ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.028ns (5.609%)  route 0.471ns (94.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         0.304     3.349    AD9783_inst1/rst_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.028     3.377 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.168     3.545    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X3Y60          FDRE                                         f  AD9783_inst1/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     2.132    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
                         clock pessimism             -0.147     1.984    
    SLICE_X3Y60          FDRE (Hold_fdre_C_CE)        0.010     1.994    AD9783_inst1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.556ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.028ns (5.554%)  route 0.476ns (94.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         0.304     3.349    AD9783_inst1/rst_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.028     3.377 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.173     3.550    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X4Y60          FDRE                                         f  AD9783_inst1/spi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.882     2.131    AD9783_inst1/CLK
    SLICE_X4Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
                         clock pessimism             -0.147     1.983    
    SLICE_X4Y60          FDRE (Hold_fdre_C_CE)        0.010     1.993    AD9783_inst1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  1.556    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 0.402ns (5.974%)  route 6.327ns (94.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    8.753ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.685     5.538    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.053     5.591 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.162     8.753    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          LDCE (EnToQ_ldce_G_Q)        0.349     9.102 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           6.327    15.430    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y63          LUT5 (Prop_lut5_I1_O)        0.053    15.483 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000    15.483    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X0Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X0Y63          FDCE (Setup_fdce_C_D)        0.034    20.174    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         20.174    
                         arrival time                         -15.483    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 0.402ns (6.135%)  route 6.150ns (93.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    8.753ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.685     5.538    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.053     5.591 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.162     8.753    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          LDCE (EnToQ_ldce_G_Q)        0.349     9.102 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           6.150    15.252    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.053    15.305 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000    15.305    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X1Y63          FDPE (Setup_fdpe_C_D)        0.034    20.174    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         20.174    
                         arrival time                         -15.305    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 0.414ns (6.667%)  route 5.796ns (93.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    8.753ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.685     5.538    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.053     5.591 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.162     8.753    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          LDCE (EnToQ_ldce_G_Q)        0.349     9.102 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           5.430    14.532    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.065    14.597 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.366    14.963    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X0Y62          FDCE (Setup_fdce_C_D)       -0.151    19.990    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         19.990    
                         arrival time                         -14.963    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.414ns (6.675%)  route 5.789ns (93.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    8.753ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.685     5.538    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.053     5.591 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.162     8.753    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          LDCE (EnToQ_ldce_G_Q)        0.349     9.102 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           5.430    14.532    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.065    14.597 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.359    14.956    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X1Y62          FDPE (Setup_fdpe_C_D)       -0.151    19.990    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         19.990    
                         arrival time                         -14.956    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 0.402ns (6.485%)  route 5.797ns (93.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.973ns = ( 19.973 - 10.000 ) 
    Source Clock Delay      (SCD):    8.753ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.685     5.538    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.053     5.591 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.162     8.753    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          LDCE (EnToQ_ldce_G_Q)        0.349     9.102 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           5.430    14.532    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.053    14.585 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.367    14.952    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X2Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    19.973    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.204    20.178    
                         clock uncertainty           -0.035    20.142    
    SLICE_X2Y61          FDCE (Setup_fdce_C_D)        0.002    20.144    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         20.144    
                         arrival time                         -14.952    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 0.405ns (6.970%)  route 5.406ns (93.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    8.753ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.685     5.538    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.053     5.591 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.162     8.753    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          LDCE (EnToQ_ldce_G_Q)        0.349     9.102 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           4.911    14.013    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X2Y63          LUT3 (Prop_lut3_I1_O)        0.056    14.069 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.494    14.564    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X2Y62          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y62          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X2Y62          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.141    20.000    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -14.564    
  -------------------------------------------------------------------
                         slack                                  5.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.158ns (5.260%)  route 2.846ns (94.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.597ns
    Source Clock Delay      (SCD):    3.727ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.336     2.201    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.028     2.229 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.498     3.727    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          LDCE (EnToQ_ldce_G_Q)        0.128     3.855 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           2.647     6.502    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X2Y63          LUT3 (Prop_lut3_I1_O)        0.030     6.532 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.198     6.730    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X2Y62          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.881     5.597    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y62          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism             -0.147     5.449    
    SLICE_X2Y62          SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     5.511    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -5.511    
                         arrival time                           6.730    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.156ns (5.120%)  route 2.891ns (94.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    3.727ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.336     2.201    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.028     2.229 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.498     3.727    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          LDCE (EnToQ_ldce_G_Q)        0.128     3.855 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           2.746     6.601    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.028     6.629 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.145     6.774    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X2Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism             -0.147     5.451    
    SLICE_X2Y61          FDCE (Hold_fdce_C_D)         0.042     5.493    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.493    
                         arrival time                           6.774    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.338ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.158ns (5.164%)  route 2.902ns (94.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.597ns
    Source Clock Delay      (SCD):    3.727ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.336     2.201    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.028     2.229 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.498     3.727    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          LDCE (EnToQ_ldce_G_Q)        0.128     3.855 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           2.746     6.601    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.030     6.631 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.156     6.786    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.881     5.597    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     5.449    
    SLICE_X1Y62          FDPE (Hold_fdpe_C_D)        -0.001     5.448    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -5.448    
                         arrival time                           6.786    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.342ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.158ns (5.157%)  route 2.906ns (94.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.597ns
    Source Clock Delay      (SCD):    3.727ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.336     2.201    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.028     2.229 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.498     3.727    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          LDCE (EnToQ_ldce_G_Q)        0.128     3.855 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           2.746     6.601    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.030     6.631 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.160     6.791    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.881     5.597    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.147     5.449    
    SLICE_X0Y62          FDCE (Hold_fdce_C_D)        -0.001     5.448    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -5.448    
                         arrival time                           6.791    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.515ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.156ns (4.733%)  route 3.140ns (95.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.596ns
    Source Clock Delay      (SCD):    3.727ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.336     2.201    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.028     2.229 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.498     3.727    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          LDCE (EnToQ_ldce_G_Q)        0.128     3.855 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           3.140     6.995    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.028     7.023 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     7.023    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     5.596    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     5.448    
    SLICE_X1Y63          FDPE (Hold_fdpe_C_D)         0.060     5.508    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -5.508    
                         arrival time                           7.023    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.156ns (4.665%)  route 3.188ns (95.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.596ns
    Source Clock Delay      (SCD):    3.727ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.336     2.201    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.028     2.229 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.498     3.727    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          LDCE (EnToQ_ldce_G_Q)        0.128     3.855 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           3.188     7.043    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y63          LUT5 (Prop_lut5_I1_O)        0.028     7.071 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000     7.071    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X0Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     5.596    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.147     5.448    
    SLICE_X0Y63          FDCE (Hold_fdce_C_D)         0.060     5.508    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -5.508    
                         arrival time                           7.071    
  -------------------------------------------------------------------
                         slack                                  1.563    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        12.781ns  (logic 0.414ns (3.239%)  route 12.367ns (96.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.740ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.246     4.830 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.346     5.175    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.158     5.333 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.407     5.740    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          LDCE (EnToQ_ldce_G_Q)        0.349     6.089 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)          12.367    18.456    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I1_O)        0.065    18.521 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.000    18.521    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X1Y60          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y60          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.143    
    SLICE_X1Y60          FDRE (Setup_fdre_C_D)        0.043    20.186    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         20.186    
                         arrival time                         -18.521    
  -------------------------------------------------------------------
                         slack                                  1.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.738ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 0.158ns (2.629%)  route 5.852ns (97.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.091     1.855 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.155     2.010    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.066     2.076 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.174     2.250    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          LDCE (EnToQ_ldce_G_Q)        0.128     2.378 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           5.852     8.229    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I1_O)        0.030     8.259 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.000     8.259    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X1Y60          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y60          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.451    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.070     5.521    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.521    
                         arrival time                           8.259    
  -------------------------------------------------------------------
                         slack                                  2.738    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.408ns  (logic 0.053ns (0.563%)  route 9.355ns (99.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.817    15.708    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.053    15.761 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.538    19.300    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.143    
    SLICE_X4Y58          FDCE (Setup_fdce_C_CE)      -0.244    19.899    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         19.899    
                         arrival time                         -19.300    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.098ns  (logic 0.053ns (0.583%)  route 9.045ns (99.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.975ns = ( 19.975 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.817    15.708    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.053    15.761 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.228    18.990    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.975    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.204    20.180    
                         clock uncertainty           -0.035    20.144    
    SLICE_X3Y58          FDCE (Setup_fdce_C_CE)      -0.244    19.900    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         19.900    
                         arrival time                         -18.990    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.061ns  (logic 0.053ns (0.585%)  route 9.008ns (99.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.817    15.708    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.053    15.761 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.191    18.952    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.143    
    SLICE_X5Y58          FDCE (Setup_fdce_C_CE)      -0.244    19.899    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         19.899    
                         arrival time                         -18.952    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.061ns  (logic 0.053ns (0.585%)  route 9.008ns (99.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.817    15.708    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.053    15.761 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.191    18.952    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.143    
    SLICE_X5Y58          FDCE (Setup_fdce_C_CE)      -0.244    19.899    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         19.899    
                         arrival time                         -18.952    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.061ns  (logic 0.053ns (0.585%)  route 9.008ns (99.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.817    15.708    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.053    15.761 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.191    18.952    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.143    
    SLICE_X5Y58          FDCE (Setup_fdce_C_CE)      -0.244    19.899    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         19.899    
                         arrival time                         -18.952    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.061ns  (logic 0.053ns (0.585%)  route 9.008ns (99.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.817    15.708    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.053    15.761 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.191    18.952    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.143    
    SLICE_X5Y58          FDCE (Setup_fdce_C_CE)      -0.244    19.899    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         19.899    
                         arrival time                         -18.952    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.061ns  (logic 0.053ns (0.585%)  route 9.008ns (99.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.817    15.708    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.053    15.761 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.191    18.952    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.143    
    SLICE_X5Y58          FDCE (Setup_fdce_C_CE)      -0.244    19.899    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         19.899    
                         arrival time                         -18.952    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.061ns  (logic 0.053ns (0.585%)  route 9.008ns (99.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.817    15.708    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.053    15.761 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.191    18.952    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.143    
    SLICE_X5Y58          FDCE (Setup_fdce_C_CE)      -0.244    19.899    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         19.899    
                         arrival time                         -18.952    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.000ns  (logic 0.106ns (1.178%)  route 8.894ns (98.822%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.804    14.696    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.053    14.749 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.958    16.707    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y60          LUT6 (Prop_lut6_I0_O)        0.053    16.760 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           2.132    18.891    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0
    SLICE_X1Y60          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y60          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.143    
    SLICE_X1Y60          FDRE (Setup_fdre_C_CE)      -0.244    19.899    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         19.899    
                         arrival time                         -18.891    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.955ns  (logic 0.053ns (0.592%)  route 8.902ns (99.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.973ns = ( 19.973 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.817    15.708    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.053    15.761 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.085    18.846    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    19.973    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.204    20.178    
                         clock uncertainty           -0.035    20.142    
    SLICE_X5Y59          FDCE (Setup_fdce_C_CE)      -0.244    19.898    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         19.898    
                         arrival time                         -18.846    
  -------------------------------------------------------------------
                         slack                                  1.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.156ns (37.224%)  route 0.263ns (62.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.118     1.882 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.581     2.463    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.028     2.491 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           2.673     5.164    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y61          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          LDCE (EnToQ_ldce_G_Q)        0.128     5.292 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=1, routed)           0.263     5.555    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X2Y61          LUT3 (Prop_lut3_I1_O)        0.028     5.583 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000     5.583    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X2Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.147     5.451    
    SLICE_X2Y61          FDCE (Hold_fdce_C_D)         0.087     5.538    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.538    
                         arrival time                           5.583    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.028ns (0.616%)  route 4.518ns (99.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.118     1.882 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.924     4.806    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.028     4.834 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.594     6.428    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y59          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     5.451    
    SLICE_X5Y59          FDCE (Hold_fdce_C_CE)        0.010     5.461    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.461    
                         arrival time                           6.428    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.028ns (0.616%)  route 4.518ns (99.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.118     1.882 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.924     4.806    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.028     4.834 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.594     6.428    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y59          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     5.451    
    SLICE_X5Y59          FDCE (Hold_fdce_C_CE)        0.010     5.461    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.461    
                         arrival time                           6.428    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.028ns (0.616%)  route 4.518ns (99.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.118     1.882 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.924     4.806    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.028     4.834 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.594     6.428    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y59          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.147     5.451    
    SLICE_X5Y59          FDCE (Hold_fdce_C_CE)        0.010     5.461    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.461    
                         arrival time                           6.428    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.028ns (0.616%)  route 4.518ns (99.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.118     1.882 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.924     4.806    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.028     4.834 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.594     6.428    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y59          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.147     5.451    
    SLICE_X5Y59          FDCE (Hold_fdce_C_CE)        0.010     5.461    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.461    
                         arrival time                           6.428    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.056ns (1.231%)  route 4.492ns (98.769%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.118     1.882 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.425     4.307    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.028     4.335 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.024     5.359    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.028     5.387 f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           1.043     6.430    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X1Y61          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y61          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     5.451    
    SLICE_X1Y61          FDRE (Hold_fdre_C_CE)        0.010     5.461    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -5.461    
                         arrival time                           6.430    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 0.056ns (1.228%)  route 4.505ns (98.772%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.118     1.882 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.425     4.307    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.028     4.335 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.028     5.363    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.028     5.391 f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           1.052     6.443    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0
    SLICE_X0Y61          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y61          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     5.451    
    SLICE_X0Y61          FDRE (Hold_fdre_C_CE)        0.010     5.461    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -5.461    
                         arrival time                           6.443    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.028ns (0.609%)  route 4.568ns (99.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.118     1.882 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.924     4.806    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.028     4.834 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.644     6.478    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y58          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     5.451    
    SLICE_X5Y58          FDCE (Hold_fdce_C_CE)        0.010     5.461    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.461    
                         arrival time                           6.478    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.028ns (0.609%)  route 4.568ns (99.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.118     1.882 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.924     4.806    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.028     4.834 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.644     6.478    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y58          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     5.451    
    SLICE_X5Y58          FDCE (Hold_fdce_C_CE)        0.010     5.461    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.461    
                         arrival time                           6.478    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.028ns (0.609%)  route 4.568ns (99.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.118     1.882 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.924     4.806    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.028     4.834 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.644     6.478    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y58          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     5.451    
    SLICE_X5Y58          FDCE (Hold_fdce_C_CE)        0.010     5.461    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.461    
                         arrival time                           6.478    
  -------------------------------------------------------------------
                         slack                                  1.017    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :           61  Failing Endpoints,  Worst Slack      -10.150ns,  Total Violation     -324.863ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.150ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.781ns  (logic 0.414ns (3.239%)  route 12.367ns (96.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    12.555ns = ( 17.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         4.293    17.095    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.053    17.148 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.407    17.555    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          LDCE (EnToQ_ldce_G_Q)        0.349    17.904 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)          12.367    30.271    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I1_O)        0.065    30.336 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.000    30.336    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X1Y60          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y60          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.143    
    SLICE_X1Y60          FDRE (Setup_fdre_C_D)        0.043    20.186    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         20.186    
                         arrival time                         -30.336    
  -------------------------------------------------------------------
                         slack                                -10.150    

Slack (VIOLATED) :        -7.017ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.552ns  (logic 0.734ns (5.848%)  route 11.818ns (94.152%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    9.644ns = ( 14.644 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.378    14.181    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.053    14.234 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.410    14.644    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y58          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          LDCE (EnToQ_ldce_G_Q)        0.389    15.033 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.839    25.872    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X3Y59          LUT3 (Prop_lut3_I1_O)        0.070    25.942 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_6__0/O
                         net (fo=1, routed)           0.424    26.366    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X5Y59          LUT6 (Prop_lut6_I4_O)        0.169    26.535 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0/O
                         net (fo=1, routed)           0.243    26.778    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.053    26.831 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__0/O
                         net (fo=2, routed)           0.311    27.142    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__0_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.053    27.195 r  AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000    27.195    AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.143    
    SLICE_X3Y59          FDCE (Setup_fdce_C_D)        0.035    20.178    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         20.178    
                         arrival time                         -27.195    
  -------------------------------------------------------------------
                         slack                                 -7.017    

Slack (VIOLATED) :        -7.015ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.550ns  (logic 0.734ns (5.849%)  route 11.816ns (94.151%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    9.644ns = ( 14.644 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.378    14.181    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.053    14.234 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.410    14.644    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y58          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          LDCE (EnToQ_ldce_G_Q)        0.389    15.033 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.839    25.872    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X3Y59          LUT3 (Prop_lut3_I1_O)        0.070    25.942 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_6__0/O
                         net (fo=1, routed)           0.424    26.366    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X5Y59          LUT6 (Prop_lut6_I4_O)        0.169    26.535 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0/O
                         net (fo=1, routed)           0.243    26.778    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.053    26.831 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__0/O
                         net (fo=2, routed)           0.309    27.140    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__0_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.053    27.193 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000    27.193    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__0_n_0
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.143    
    SLICE_X3Y59          FDCE (Setup_fdce_C_D)        0.035    20.178    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         20.178    
                         arrival time                         -27.193    
  -------------------------------------------------------------------
                         slack                                 -7.015    

Slack (VIOLATED) :        -6.505ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CE
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.668ns  (logic 0.442ns (3.788%)  route 11.226ns (96.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    9.644ns = ( 14.644 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.378    14.181    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.053    14.234 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.410    14.644    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y58          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          LDCE (EnToQ_ldce_G_Q)        0.389    15.033 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.461    25.493    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.053    25.546 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.765    26.311    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X2Y62          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y62          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X2Y62          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.335    19.806    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         19.806    
                         arrival time                         -26.311    
  -------------------------------------------------------------------
                         slack                                 -6.505    

Slack (VIOLATED) :        -6.463ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.031ns  (logic 0.495ns (4.114%)  route 11.536ns (95.886%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    9.644ns = ( 14.644 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.378    14.181    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.053    14.234 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.410    14.644    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y58          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          LDCE (EnToQ_ldce_G_Q)        0.389    15.033 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.461    25.493    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.053    25.546 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          1.075    26.622    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X2Y63          LUT3 (Prop_lut3_I1_O)        0.053    26.675 r  AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1/O
                         net (fo=1, routed)           0.000    26.675    AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1_n_0
    SLICE_X2Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X2Y63          FDCE (Setup_fdce_C_D)        0.071    20.211    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         20.211    
                         arrival time                         -26.675    
  -------------------------------------------------------------------
                         slack                                 -6.463    

Slack (VIOLATED) :        -6.389ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.668ns  (logic 0.442ns (3.788%)  route 11.226ns (96.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    9.644ns = ( 14.644 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.378    14.181    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.053    14.234 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.410    14.644    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y58          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          LDCE (EnToQ_ldce_G_Q)        0.389    15.033 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.461    25.493    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.053    25.546 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.765    26.311    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X2Y62          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y62          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X2Y62          FDRE (Setup_fdre_C_CE)      -0.219    19.922    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5
  -------------------------------------------------------------------
                         required time                         19.922    
                         arrival time                         -26.311    
  -------------------------------------------------------------------
                         slack                                 -6.389    

Slack (VIOLATED) :        -6.369ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.621ns  (logic 0.442ns (3.803%)  route 11.179ns (96.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    9.644ns = ( 14.644 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.378    14.181    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.053    14.234 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.410    14.644    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y58          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          LDCE (EnToQ_ldce_G_Q)        0.389    15.033 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.461    25.493    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.053    25.546 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.719    26.265    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X1Y63          FDPE (Setup_fdpe_C_CE)      -0.244    19.896    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         19.896    
                         arrival time                         -26.265    
  -------------------------------------------------------------------
                         slack                                 -6.369    

Slack (VIOLATED) :        -6.369ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/CE
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.621ns  (logic 0.442ns (3.803%)  route 11.179ns (96.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    9.644ns = ( 14.644 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.378    14.181    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.053    14.234 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.410    14.644    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y58          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          LDCE (EnToQ_ldce_G_Q)        0.389    15.033 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.461    25.493    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.053    25.546 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.719    26.265    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X1Y63          FDPE (Setup_fdpe_C_CE)      -0.244    19.896    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         19.896    
                         arrival time                         -26.265    
  -------------------------------------------------------------------
                         slack                                 -6.369    

Slack (VIOLATED) :        -6.369ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/CE
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.621ns  (logic 0.442ns (3.803%)  route 11.179ns (96.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    9.644ns = ( 14.644 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.378    14.181    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.053    14.234 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.410    14.644    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y58          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          LDCE (EnToQ_ldce_G_Q)        0.389    15.033 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.461    25.493    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.053    25.546 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.719    26.265    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X1Y63          FDPE (Setup_fdpe_C_CE)      -0.244    19.896    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         19.896    
                         arrival time                         -26.265    
  -------------------------------------------------------------------
                         slack                                 -6.369    

Slack (VIOLATED) :        -6.369ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/CE
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        11.621ns  (logic 0.442ns (3.803%)  route 11.179ns (96.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    9.644ns = ( 14.644 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.378    14.181    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.053    14.234 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.410    14.644    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y58          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          LDCE (EnToQ_ldce_G_Q)        0.389    15.033 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.461    25.493    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.053    25.546 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.719    26.265    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X1Y63          FDPE (Setup_fdpe_C_CE)      -0.244    19.896    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         19.896    
                         arrival time                         -26.265    
  -------------------------------------------------------------------
                         slack                                 -6.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.056ns (1.827%)  route 3.010ns (98.173%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         0.943     3.988    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.028     4.016 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.024     5.040    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.028     5.068 f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           1.043     6.111    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X1Y61          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y61          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     5.451    
    SLICE_X1Y61          FDRE (Hold_fdre_C_CE)        0.010     5.461    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -5.461    
                         arrival time                           6.111    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.056ns (1.819%)  route 3.023ns (98.181%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         0.943     3.988    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.028     4.016 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.028     5.044    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.028     5.072 f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           1.052     6.124    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0
    SLICE_X0Y61          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y61          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     5.451    
    SLICE_X0Y61          FDRE (Hold_fdre_C_CE)        0.010     5.461    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -5.461    
                         arrival time                           6.124    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.056ns (1.788%)  route 3.077ns (98.212%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         0.943     3.988    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.028     4.016 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.038     5.054    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y60          LUT6 (Prop_lut6_I0_O)        0.028     5.082 f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           1.096     6.178    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0
    SLICE_X1Y60          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y60          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.451    
    SLICE_X1Y60          FDRE (Hold_fdre_C_CE)        0.010     5.461    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.461    
                         arrival time                           6.178    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             6.676ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.419ns  (logic 0.156ns (37.224%)  route 0.263ns (62.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    6.831ns = ( 11.831 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         1.084     9.130    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.028     9.158 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           2.673    11.831    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y61          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          LDCE (EnToQ_ldce_G_Q)        0.128    11.959 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=1, routed)           0.263    12.222    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X2Y61          LUT3 (Prop_lut3_I1_O)        0.028    12.250 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000    12.250    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X2Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.147     5.451    
                         clock uncertainty            0.035     5.487    
    SLICE_X2Y61          FDCE (Hold_fdce_C_D)         0.087     5.574    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.574    
                         arrival time                          12.250    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             7.798ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.433ns  (logic 0.171ns (3.857%)  route 4.262ns (96.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.600ns
    Source Clock Delay      (SCD):    3.912ns = ( 8.912 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.665     8.710    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.028     8.738 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.174     8.912    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y58          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          LDCE (EnToQ_ldce_G_Q)        0.143     9.055 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          4.262    13.318    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I2_O)        0.028    13.346 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000    13.346    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.600    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.147     5.452    
                         clock uncertainty            0.035     5.488    
    SLICE_X3Y59          FDCE (Hold_fdce_C_D)         0.060     5.548    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -5.548    
                         arrival time                          13.346    
  -------------------------------------------------------------------
                         slack                                  7.798    

Slack (MET) :             7.818ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.403ns  (logic 0.171ns (3.884%)  route 4.232ns (96.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    3.912ns = ( 8.912 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.665     8.710    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.028     8.738 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.174     8.912    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y58          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          LDCE (EnToQ_ldce_G_Q)        0.143     9.055 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.638    11.693    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.028    11.721 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.594    13.315    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     5.451    
                         clock uncertainty            0.035     5.487    
    SLICE_X5Y59          FDCE (Hold_fdce_C_CE)        0.010     5.497    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                          13.315    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.818ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.403ns  (logic 0.171ns (3.884%)  route 4.232ns (96.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    3.912ns = ( 8.912 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.665     8.710    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.028     8.738 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.174     8.912    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y58          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          LDCE (EnToQ_ldce_G_Q)        0.143     9.055 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.638    11.693    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.028    11.721 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.594    13.315    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     5.451    
                         clock uncertainty            0.035     5.487    
    SLICE_X5Y59          FDCE (Hold_fdce_C_CE)        0.010     5.497    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                          13.315    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.818ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.403ns  (logic 0.171ns (3.884%)  route 4.232ns (96.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    3.912ns = ( 8.912 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.665     8.710    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.028     8.738 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.174     8.912    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y58          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          LDCE (EnToQ_ldce_G_Q)        0.143     9.055 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.638    11.693    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.028    11.721 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.594    13.315    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.147     5.451    
                         clock uncertainty            0.035     5.487    
    SLICE_X5Y59          FDCE (Hold_fdce_C_CE)        0.010     5.497    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                          13.315    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.818ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.403ns  (logic 0.171ns (3.884%)  route 4.232ns (96.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    3.912ns = ( 8.912 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.665     8.710    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.028     8.738 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.174     8.912    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y58          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          LDCE (EnToQ_ldce_G_Q)        0.143     9.055 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.638    11.693    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.028    11.721 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.594    13.315    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y59          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.147     5.451    
                         clock uncertainty            0.035     5.487    
    SLICE_X5Y59          FDCE (Hold_fdce_C_CE)        0.010     5.497    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                          13.315    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.868ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.453ns  (logic 0.171ns (3.840%)  route 4.282ns (96.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    3.912ns = ( 8.912 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.665     8.710    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.028     8.738 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.174     8.912    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y58          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          LDCE (EnToQ_ldce_G_Q)        0.143     9.055 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.638    11.693    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.028    11.721 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.644    13.365    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     5.451    
                         clock uncertainty            0.035     5.487    
    SLICE_X5Y58          FDCE (Hold_fdce_C_CE)        0.010     5.497    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                          13.365    
  -------------------------------------------------------------------
                         slack                                  7.868    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        1.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 0.322ns (4.578%)  route 6.711ns (95.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.376ns = ( 12.376 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.512     4.390    ADC1/CLK
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.269     4.659 f  ADC1/ADC1_out_reg[8]/Q
                         net (fo=2, routed)           6.711    11.370    ADC1/D[22]
    SLICE_X0Y218         LUT1 (Prop_lut1_I0_O)        0.053    11.423 r  ADC1/data_in[8]_i_1/O
                         net (fo=1, routed)           0.000    11.423    AD9783_inst1/D[7]
    SLICE_X0Y218         FDRE                                         r  AD9783_inst1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.517    12.376    AD9783_inst1/clkD
    SLICE_X0Y218         FDRE                                         r  AD9783_inst1/data_in_reg[8]/C
                         clock pessimism              0.204    12.581    
                         clock uncertainty           -0.186    12.395    
    SLICE_X0Y218         FDRE (Setup_fdre_C_D)        0.035    12.430    AD9783_inst1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -11.423    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 0.322ns (4.672%)  route 6.570ns (95.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 12.374 - 5.000 ) 
    Source Clock Delay      (SCD):    4.386ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.508     4.386    ADC1/CLK
    SLICE_X0Y153         FDRE                                         r  ADC1/ADC1_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDRE (Prop_fdre_C_Q)         0.269     4.655 f  ADC1/ADC1_out_reg[11]/Q
                         net (fo=2, routed)           6.570    11.225    ADC1/D[25]
    SLICE_X0Y220         LUT1 (Prop_lut1_I0_O)        0.053    11.278 r  ADC1/data_in[11]_i_1/O
                         net (fo=1, routed)           0.000    11.278    AD9783_inst1/D[10]
    SLICE_X0Y220         FDRE                                         r  AD9783_inst1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.515    12.374    AD9783_inst1/clkD
    SLICE_X0Y220         FDRE                                         r  AD9783_inst1/data_in_reg[11]/C
                         clock pessimism              0.204    12.579    
                         clock uncertainty           -0.186    12.393    
    SLICE_X0Y220         FDRE (Setup_fdre_C_D)        0.035    12.428    AD9783_inst1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -11.278    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 0.269ns (3.946%)  route 6.548ns (96.054%))
  Logic Levels:           0  
  Clock Path Skew:        3.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.376ns = ( 12.376 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.512     4.390    ADC1/CLK
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.269     4.659 r  ADC1/ADC1_out_reg[8]/Q
                         net (fo=2, routed)           6.548    11.207    AD9783_inst1/D[22]
    SLICE_X0Y218         FDRE                                         r  AD9783_inst1/data_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.517    12.376    AD9783_inst1/clkD
    SLICE_X0Y218         FDRE                                         r  AD9783_inst1/data_in_reg[26]/C
                         clock pessimism              0.204    12.581    
                         clock uncertainty           -0.186    12.395    
    SLICE_X0Y218         FDRE (Setup_fdre_C_D)       -0.020    12.375    AD9783_inst1/data_in_reg[26]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                         -11.207    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 0.269ns (4.102%)  route 6.289ns (95.898%))
  Logic Levels:           0  
  Clock Path Skew:        3.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 12.374 - 5.000 ) 
    Source Clock Delay      (SCD):    4.386ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.508     4.386    ADC1/CLK
    SLICE_X0Y153         FDRE                                         r  ADC1/ADC1_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDRE (Prop_fdre_C_Q)         0.269     4.655 r  ADC1/ADC1_out_reg[11]/Q
                         net (fo=2, routed)           6.289    10.943    AD9783_inst1/D[25]
    SLICE_X0Y220         FDRE                                         r  AD9783_inst1/data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.515    12.374    AD9783_inst1/clkD
    SLICE_X0Y220         FDRE                                         r  AD9783_inst1/data_in_reg[29]/C
                         clock pessimism              0.204    12.579    
                         clock uncertainty           -0.186    12.393    
    SLICE_X0Y220         FDRE (Setup_fdre_C_D)       -0.020    12.373    AD9783_inst1/data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.322ns (5.147%)  route 5.935ns (94.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 12.252 - 5.000 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.503     4.381    ADC1/CLK
    SLICE_X0Y132         FDRE                                         r  ADC1/ADC1_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.269     4.650 f  ADC1/ADC1_out_reg[2]/Q
                         net (fo=2, routed)           5.935    10.584    ADC1/D[16]
    SLICE_X0Y195         LUT1 (Prop_lut1_I0_O)        0.053    10.637 r  ADC1/data_in[2]_i_1/O
                         net (fo=1, routed)           0.000    10.637    AD9783_inst1/D[1]
    SLICE_X0Y195         FDRE                                         r  AD9783_inst1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.393    12.252    AD9783_inst1/clkD
    SLICE_X0Y195         FDRE                                         r  AD9783_inst1/data_in_reg[2]/C
                         clock pessimism              0.204    12.457    
                         clock uncertainty           -0.186    12.271    
    SLICE_X0Y195         FDRE (Setup_fdre_C_D)        0.034    12.305    AD9783_inst1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 0.269ns (4.652%)  route 5.513ns (95.348%))
  Logic Levels:           0  
  Clock Path Skew:        3.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 12.252 - 5.000 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.503     4.381    ADC1/CLK
    SLICE_X0Y132         FDRE                                         r  ADC1/ADC1_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.269     4.650 r  ADC1/ADC1_out_reg[2]/Q
                         net (fo=2, routed)           5.513    10.163    AD9783_inst1/D[16]
    SLICE_X1Y195         FDRE                                         r  AD9783_inst1/data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.393    12.252    AD9783_inst1/clkD
    SLICE_X1Y195         FDRE                                         r  AD9783_inst1/data_in_reg[20]/C
                         clock pessimism              0.204    12.457    
                         clock uncertainty           -0.186    12.271    
    SLICE_X1Y195         FDRE (Setup_fdre_C_D)       -0.045    12.226    AD9783_inst1/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.322ns (5.485%)  route 5.548ns (94.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.380ns = ( 12.380 - 5.000 ) 
    Source Clock Delay      (SCD):    4.386ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.508     4.386    ADC1/CLK
    SLICE_X0Y153         FDRE                                         r  ADC1/ADC1_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDRE (Prop_fdre_C_Q)         0.269     4.655 f  ADC1/ADC1_out_reg[12]/Q
                         net (fo=2, routed)           5.548    10.203    ADC1/D[26]
    SLICE_X0Y236         LUT1 (Prop_lut1_I0_O)        0.053    10.256 r  ADC1/data_in[12]_i_1/O
                         net (fo=1, routed)           0.000    10.256    AD9783_inst1/D[11]
    SLICE_X0Y236         FDRE                                         r  AD9783_inst1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.521    12.380    AD9783_inst1/clkD
    SLICE_X0Y236         FDRE                                         r  AD9783_inst1/data_in_reg[12]/C
                         clock pessimism              0.204    12.585    
                         clock uncertainty           -0.186    12.399    
    SLICE_X0Y236         FDRE (Setup_fdre_C_D)        0.035    12.434    AD9783_inst1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 0.269ns (4.639%)  route 5.529ns (95.361%))
  Logic Levels:           0  
  Clock Path Skew:        3.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.380ns = ( 12.380 - 5.000 ) 
    Source Clock Delay      (SCD):    4.386ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.508     4.386    ADC1/CLK
    SLICE_X0Y153         FDRE                                         r  ADC1/ADC1_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDRE (Prop_fdre_C_Q)         0.269     4.655 r  ADC1/ADC1_out_reg[12]/Q
                         net (fo=2, routed)           5.529    10.184    AD9783_inst1/D[26]
    SLICE_X0Y236         FDRE                                         r  AD9783_inst1/data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.521    12.380    AD9783_inst1/clkD
    SLICE_X0Y236         FDRE                                         r  AD9783_inst1/data_in_reg[30]/C
                         clock pessimism              0.204    12.585    
                         clock uncertainty           -0.186    12.399    
    SLICE_X0Y236         FDRE (Setup_fdre_C_D)       -0.020    12.379    AD9783_inst1/data_in_reg[30]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 0.269ns (4.768%)  route 5.373ns (95.232%))
  Logic Levels:           0  
  Clock Path Skew:        3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 12.384 - 5.000 ) 
    Source Clock Delay      (SCD):    4.386ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.508     4.386    ADC1/CLK
    SLICE_X0Y137         FDRE                                         r  ADC1/ADC1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.269     4.655 r  ADC1/ADC1_out_reg[4]/Q
                         net (fo=2, routed)           5.373    10.027    AD9783_inst1/D[18]
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.525    12.384    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[22]/C
                         clock pessimism              0.204    12.589    
                         clock uncertainty           -0.186    12.403    
    SLICE_X0Y204         FDRE (Setup_fdre_C_D)       -0.020    12.383    AD9783_inst1/data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.357ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 0.322ns (5.784%)  route 5.245ns (94.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.650ns = ( 12.650 - 5.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.902     4.780    ADC1/CLK
    SLICE_X0Y40          FDRE                                         r  ADC1/ADC1_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.269     5.049 f  ADC1/ADC1_out_reg[14]/Q
                         net (fo=2, routed)           5.245    10.294    ADC1/D[28]
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.053    10.347 r  ADC1/data_in[14]_i_1/O
                         net (fo=1, routed)           0.000    10.347    AD9783_inst1/D[13]
    SLICE_X0Y10          FDRE                                         r  AD9783_inst1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.445     9.118    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.791    12.650    AD9783_inst1/clkD
    SLICE_X0Y10          FDRE                                         r  AD9783_inst1/data_in_reg[14]/C
                         clock pessimism              0.204    12.855    
                         clock uncertainty           -0.186    12.669    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.035    12.704    AD9783_inst1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  2.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.216ns (5.210%)  route 3.930ns (94.790%))
  Logic Levels:           0  
  Clock Path Skew:        3.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.975ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.404     4.077    ADC1/CLK
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.216     4.293 r  ADC1/ADC1_out_reg[7]/Q
                         net (fo=2, routed)           3.930     8.223    AD9783_inst1/D[21]
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.689     7.975    AD9783_inst1/clkD
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[25]/C
                         clock pessimism             -0.204     7.770    
                         clock uncertainty            0.186     7.956    
    SLICE_X0Y208         FDRE (Hold_fdre_C_D)         0.150     8.106    AD9783_inst1/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -8.106    
                         arrival time                           8.223    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.258ns (6.073%)  route 3.990ns (93.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.976ns
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.401     4.074    ADC1/CLK
    SLICE_X0Y137         FDRE                                         r  ADC1/ADC1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.216     4.290 f  ADC1/ADC1_out_reg[4]/Q
                         net (fo=2, routed)           3.990     8.280    ADC1/D[18]
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.042     8.322 r  ADC1/data_in[4]_i_1/O
                         net (fo=1, routed)           0.000     8.322    AD9783_inst1/D[3]
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[4]/C
                         clock pessimism             -0.204     7.771    
                         clock uncertainty            0.186     7.957    
    SLICE_X0Y204         FDRE (Hold_fdre_C_D)         0.216     8.173    AD9783_inst1/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.173    
                         arrival time                           8.322    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.258ns (6.066%)  route 3.995ns (93.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.968ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.393     4.066    ADC1/CLK
    SLICE_X0Y153         FDRE                                         r  ADC1/ADC1_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDRE (Prop_fdre_C_Q)         0.216     4.282 f  ADC1/ADC1_out_reg[9]/Q
                         net (fo=2, routed)           3.995     8.278    ADC1/D[23]
    SLICE_X0Y216         LUT1 (Prop_lut1_I0_O)        0.042     8.320 r  ADC1/data_in[9]_i_1/O
                         net (fo=1, routed)           0.000     8.320    AD9783_inst1/D[8]
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.682     7.968    AD9783_inst1/clkD
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[9]/C
                         clock pessimism             -0.204     7.763    
                         clock uncertainty            0.186     7.949    
    SLICE_X0Y216         FDRE (Hold_fdre_C_D)         0.216     8.165    AD9783_inst1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -8.165    
                         arrival time                           8.320    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.258ns (6.322%)  route 3.823ns (93.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.404     4.077    ADC1/CLK
    SLICE_X0Y141         FDRE                                         r  ADC1/ADC1_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.216     4.293 f  ADC1/ADC1_out_reg[3]/Q
                         net (fo=2, routed)           3.823     8.117    ADC1/D[17]
    SLICE_X0Y195         LUT1 (Prop_lut1_I0_O)        0.042     8.159 r  ADC1/data_in[3]_i_1/O
                         net (fo=1, routed)           0.000     8.159    AD9783_inst1/D[2]
    SLICE_X0Y195         FDRE                                         r  AD9783_inst1/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y195         FDRE                                         r  AD9783_inst1/data_in_reg[3]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.186     7.775    
    SLICE_X0Y195         FDRE (Hold_fdre_C_D)         0.216     7.991    AD9783_inst1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.991    
                         arrival time                           8.159    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.216ns (5.361%)  route 3.813ns (94.639%))
  Logic Levels:           0  
  Clock Path Skew:        3.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.404     4.077    ADC1/CLK
    SLICE_X0Y141         FDRE                                         r  ADC1/ADC1_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.216     4.293 r  ADC1/ADC1_out_reg[3]/Q
                         net (fo=2, routed)           3.813     8.106    AD9783_inst1/D[17]
    SLICE_X0Y195         FDRE                                         r  AD9783_inst1/data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y195         FDRE                                         r  AD9783_inst1/data_in_reg[21]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.186     7.775    
    SLICE_X0Y195         FDRE (Hold_fdre_C_D)         0.158     7.933    AD9783_inst1/data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -7.933    
                         arrival time                           8.106    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.216ns (5.284%)  route 3.872ns (94.716%))
  Logic Levels:           0  
  Clock Path Skew:        3.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.404     4.077    ADC1/CLK
    SLICE_X0Y141         FDRE                                         r  ADC1/ADC1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.216     4.293 r  ADC1/ADC1_out_reg[1]/Q
                         net (fo=2, routed)           3.872     8.165    AD9783_inst1/D[15]
    SLICE_X1Y195         FDRE                                         r  AD9783_inst1/data_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X1Y195         FDRE                                         r  AD9783_inst1/data_in_reg[19]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.186     7.775    
    SLICE_X1Y195         FDRE (Hold_fdre_C_D)         0.161     7.936    AD9783_inst1/data_in_reg[19]
  -------------------------------------------------------------------
                         required time                         -7.936    
                         arrival time                           8.165    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.258ns (5.965%)  route 4.067ns (94.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.975ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.404     4.077    ADC1/CLK
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.216     4.293 f  ADC1/ADC1_out_reg[7]/Q
                         net (fo=2, routed)           4.067     8.360    ADC1/D[21]
    SLICE_X0Y208         LUT1 (Prop_lut1_I0_O)        0.042     8.402 r  ADC1/data_in[7]_i_1/O
                         net (fo=1, routed)           0.000     8.402    AD9783_inst1/D[6]
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.689     7.975    AD9783_inst1/clkD
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[7]/C
                         clock pessimism             -0.204     7.770    
                         clock uncertainty            0.186     7.956    
    SLICE_X0Y208         FDRE (Hold_fdre_C_D)         0.215     8.171    AD9783_inst1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -8.171    
                         arrival time                           8.402    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.258ns (6.158%)  route 3.932ns (93.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.404     4.077    ADC1/CLK
    SLICE_X0Y141         FDRE                                         r  ADC1/ADC1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.216     4.293 f  ADC1/ADC1_out_reg[1]/Q
                         net (fo=2, routed)           3.932     8.225    ADC1/D[15]
    SLICE_X0Y195         LUT1 (Prop_lut1_I0_O)        0.042     8.267 r  ADC1/data_in[1]_i_1/O
                         net (fo=1, routed)           0.000     8.267    AD9783_inst1/D[0]
    SLICE_X0Y195         FDRE                                         r  AD9783_inst1/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y195         FDRE                                         r  AD9783_inst1/data_in_reg[1]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.186     7.775    
    SLICE_X0Y195         FDRE (Hold_fdre_C_D)         0.216     7.991    AD9783_inst1/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.991    
                         arrival time                           8.267    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.216ns (4.989%)  route 4.113ns (95.011%))
  Logic Levels:           0  
  Clock Path Skew:        3.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.968ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.393     4.066    ADC1/CLK
    SLICE_X0Y153         FDRE                                         r  ADC1/ADC1_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDRE (Prop_fdre_C_Q)         0.216     4.282 r  ADC1/ADC1_out_reg[9]/Q
                         net (fo=2, routed)           4.113     8.396    AD9783_inst1/D[23]
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.682     7.968    AD9783_inst1/clkD
    SLICE_X0Y216         FDRE                                         r  AD9783_inst1/data_in_reg[27]/C
                         clock pessimism             -0.204     7.763    
                         clock uncertainty            0.186     7.949    
    SLICE_X0Y216         FDRE (Hold_fdre_C_D)         0.158     8.107    AD9783_inst1/data_in_reg[27]
  -------------------------------------------------------------------
                         required time                         -8.107    
                         arrival time                           8.396    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.216ns (4.961%)  route 4.138ns (95.039%))
  Logic Levels:           0  
  Clock Path Skew:        3.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.976ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.404     4.077    ADC1/CLK
    SLICE_X0Y146         FDRE                                         r  ADC1/ADC1_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.216     4.293 r  ADC1/ADC1_out_reg[5]/Q
                         net (fo=2, routed)           4.138     8.431    AD9783_inst1/D[19]
    SLICE_X0Y206         FDRE                                         r  AD9783_inst1/data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.573     4.451    AD9783_inst1/CLK
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=47, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X0Y206         FDRE                                         r  AD9783_inst1/data_in_reg[23]/C
                         clock pessimism             -0.204     7.771    
                         clock uncertainty            0.186     7.957    
    SLICE_X0Y206         FDRE (Hold_fdre_C_D)         0.158     8.115    AD9783_inst1/data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -8.115    
                         arrival time                           8.431    
  -------------------------------------------------------------------
                         slack                                  0.316    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        1.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.561ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 ADC1/FR_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.194ns (27.750%)  route 0.505ns (72.250%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 4.716 - 1.250 ) 
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     2.132    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.124     2.256 f  ADC1/FR_out_reg[2]/Q
                         net (fo=1, routed)           0.224     2.479    ADC1/FR_out_reg_n_0_[2]
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.035     2.514 r  ADC1/BS_state_i_2/O
                         net (fo=1, routed)           0.282     2.796    ADC1/BS_state_i_2_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.035     2.831 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     2.831    ADC1/BS_state_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.147     4.864    
                         clock uncertainty           -0.194     4.670    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.031     4.701    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.701    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  1.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.561ns  (arrival time - required time)
  Source:                 ADC1/FR_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        0.876ns  (logic 0.300ns (34.240%)  route 0.576ns (65.760%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        4.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.128ns = ( 10.378 - 1.250 ) 
    Source Clock Delay      (SCD):    4.268ns = ( 14.268 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.595    14.268    ADC1/CLK
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.216    14.484 f  ADC1/FR_out_reg[7]/Q
                         net (fo=1, routed)           0.236    14.720    ADC1/FR_out_reg_n_0_[7]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.042    14.762 r  ADC1/BS_state_i_3/O
                         net (fo=1, routed)           0.340    15.102    ADC1/BS_state_i_3_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.042    15.144 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    15.144    ADC1/BS_state_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.204    10.173    
                         clock uncertainty            0.194    10.367    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.216    10.583    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                        -10.583    
                         arrival time                          15.144    
  -------------------------------------------------------------------
                         slack                                  4.561    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk_div_int

Setup :            2  Failing Endpoints,  Worst Slack       -0.025ns,  Total Violation       -0.047ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.641ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.000ns (0.000%)  route 0.756ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 4.774 - 1.250 ) 
    Source Clock Delay      (SCD):    3.752ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         0.756     4.508    ADC1/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.774    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.922    
                         clock uncertainty           -0.194     4.728    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.483    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.483    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.000ns (0.000%)  route 0.750ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 4.771 - 1.250 ) 
    Source Clock Delay      (SCD):    3.752ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         0.750     4.502    ADC1/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.919    
                         clock uncertainty           -0.194     4.725    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.480    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.480    
                         arrival time                          -4.502    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.000ns (0.000%)  route 0.650ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.470ns = ( 4.720 - 1.250 ) 
    Source Clock Delay      (SCD):    3.752ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         0.650     4.401    ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.868    
                         clock uncertainty           -0.194     4.674    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.429    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.429    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.000ns (0.000%)  route 0.611ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 4.718 - 1.250 ) 
    Source Clock Delay      (SCD):    3.752ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         0.611     4.363    ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.718    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.866    
                         clock uncertainty           -0.194     4.672    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.427    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.427    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.000ns (0.000%)  route 0.595ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 4.713 - 1.250 ) 
    Source Clock Delay      (SCD):    3.752ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         0.595     4.346    ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.658     4.713    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.861    
                         clock uncertainty           -0.194     4.667    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.422    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.422    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.035ns (4.196%)  route 0.799ns (95.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 4.716 - 1.250 ) 
    Source Clock Delay      (SCD):    3.752ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         0.799     4.551    ADC1/rst_in
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.035     4.586 f  ADC1/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.586    ADC1/counter[0]_i_1__0_n_0
    SLICE_X0Y86          FDRE                                         f  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.147     4.864    
                         clock uncertainty           -0.194     4.670    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.032     4.702    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.702    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.036ns (4.311%)  route 0.799ns (95.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 4.716 - 1.250 ) 
    Source Clock Delay      (SCD):    3.752ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         0.799     4.551    ADC1/rst_in
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.036     4.587 f  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.587    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y86          FDRE                                         f  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.147     4.864    
                         clock uncertainty           -0.194     4.670    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.049     4.719    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          4.719    
                         arrival time                          -4.587    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.035ns (4.635%)  route 0.720ns (95.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 4.716 - 1.250 ) 
    Source Clock Delay      (SCD):    3.752ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         0.720     4.472    ADC1/rst_in
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.035     4.507 f  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     4.507    ADC1/BS_state_i_1_n_0
    SLICE_X0Y86          FDRE                                         f  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.147     4.864    
                         clock uncertainty           -0.194     4.670    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.031     4.701    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.701    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.035ns (4.641%)  route 0.719ns (95.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 4.716 - 1.250 ) 
    Source Clock Delay      (SCD):    3.752ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         0.719     4.471    ADC1/rst_in
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.035     4.506 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     4.506    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=129, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.661     4.716    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.147     4.864    
                         clock uncertainty           -0.194     4.670    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.031     4.701    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                          4.701    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                  0.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.641ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.123ns  (logic 0.042ns (3.740%)  route 1.081ns (96.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.128ns = ( 10.378 - 1.250 ) 
    Source Clock Delay      (SCD):    7.099ns = ( 12.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278     8.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216     9.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    10.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    11.883    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    12.099 f  rst_in_reg/Q
                         net (fo=129, routed)         1.081    13.181    ADC1/rst_in
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.042    13.223 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    13.223    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.204    10.173    
                         clock uncertainty            0.194    10.367    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.215    10.582    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                        -10.582    
                         arrival time                          13.223    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.642ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.125ns  (logic 0.042ns (3.733%)  route 1.083ns (96.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.128ns = ( 10.378 - 1.250 ) 
    Source Clock Delay      (SCD):    7.099ns = ( 12.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278     8.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216     9.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    10.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    11.883    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    12.099 f  rst_in_reg/Q
                         net (fo=129, routed)         1.083    13.183    ADC1/rst_in
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.042    13.225 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    13.225    ADC1/BS_state_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.204    10.173    
                         clock uncertainty            0.194    10.367    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.216    10.583    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                        -10.583    
                         arrival time                          13.225    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.780ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.263ns  (logic 0.042ns (3.325%)  route 1.221ns (96.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.128ns = ( 10.378 - 1.250 ) 
    Source Clock Delay      (SCD):    7.099ns = ( 12.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278     8.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216     9.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    10.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    11.883    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    12.099 f  rst_in_reg/Q
                         net (fo=129, routed)         1.221    13.321    ADC1/rst_in
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.042    13.363 r  ADC1/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    13.363    ADC1/counter[0]_i_1__0_n_0
    SLICE_X0Y86          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.204    10.173    
                         clock uncertainty            0.194    10.367    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.216    10.583    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.583    
                         arrival time                          13.363    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.782ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.274ns  (logic 0.053ns (4.160%)  route 1.221ns (95.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.128ns = ( 10.378 - 1.250 ) 
    Source Clock Delay      (SCD):    7.099ns = ( 12.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278     8.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216     9.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    10.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    11.883    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    12.099 f  rst_in_reg/Q
                         net (fo=129, routed)         1.221    13.321    ADC1/rst_in
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.053    13.374 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    13.374    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    SLICE_X0Y86          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.204    10.173    
                         clock uncertainty            0.194    10.367    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.225    10.592    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.592    
                         arrival time                          13.374    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.825ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.910ns  (logic 0.000ns (0.000%)  route 0.910ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.121ns = ( 10.371 - 1.250 ) 
    Source Clock Delay      (SCD):    7.099ns = ( 12.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278     8.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216     9.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    10.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    11.883    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    12.099 f  rst_in_reg/Q
                         net (fo=129, routed)         0.910    13.009    ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    f  ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696    10.371    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.166    
                         clock uncertainty            0.194    10.360    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.184    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.184    
                         arrival time                          13.009    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.826ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.917ns  (logic 0.000ns (0.000%)  route 0.917ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.128ns = ( 10.378 - 1.250 ) 
    Source Clock Delay      (SCD):    7.099ns = ( 12.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278     8.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216     9.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    10.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    11.883    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    12.099 f  rst_in_reg/Q
                         net (fo=129, routed)         0.917    13.017    ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    f  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.173    
                         clock uncertainty            0.194    10.367    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.191    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.191    
                         arrival time                          13.017    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.860ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.149ns  (logic 0.000ns (0.000%)  route 1.149ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.326ns = ( 10.576 - 1.250 ) 
    Source Clock Delay      (SCD):    7.099ns = ( 12.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278     8.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216     9.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    10.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    11.883    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    12.099 f  rst_in_reg/Q
                         net (fo=129, routed)         1.149    13.249    ADC1/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    f  ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.901    10.576    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.371    
                         clock uncertainty            0.194    10.565    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.389    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.389    
                         arrival time                          13.249    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.869ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.163ns  (logic 0.000ns (0.000%)  route 1.163ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.330ns = ( 10.580 - 1.250 ) 
    Source Clock Delay      (SCD):    7.099ns = ( 12.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278     8.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216     9.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    10.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    11.883    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    12.099 f  rst_in_reg/Q
                         net (fo=129, routed)         1.163    13.262    ADC1/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    f  ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905    10.580    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.375    
                         clock uncertainty            0.194    10.569    
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.393    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.393    
                         arrival time                          13.262    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.893ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.988ns  (logic 0.000ns (0.000%)  route 0.988ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.131ns = ( 10.381 - 1.250 ) 
    Source Clock Delay      (SCD):    7.099ns = ( 12.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278     8.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216     9.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    10.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    11.883    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    12.099 f  rst_in_reg/Q
                         net (fo=129, routed)         0.988    13.087    ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    f  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=129, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706    10.381    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.176    
                         clock uncertainty            0.194    10.370    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.194    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.194    
                         arrival time                          13.087    
  -------------------------------------------------------------------
                         slack                                  2.893    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        2.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_led_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (rstLEDclk/clk__0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.346ns  (logic 0.053ns (2.259%)  route 2.293ns (97.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.690ns = ( 16.690 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         2.293    15.096    rst_in
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.053    15.149 r  rst_led_i_1/O
                         net (fo=1, routed)           0.000    15.149    p_0_in
    SLICE_X0Y102         FDRE                                         r  rst_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.405    16.690    DIVclk_BUFG
    SLICE_X0Y102         FDRE                                         r  rst_led_reg/C
                         clock pessimism              0.540    17.231    
                         clock uncertainty           -0.035    17.195    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.035    17.230    rst_led_reg
  -------------------------------------------------------------------
                         required time                         17.230    
                         arrival time                         -15.149    
  -------------------------------------------------------------------
                         slack                                  2.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_led_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.028ns (2.471%)  route 1.105ns (97.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         1.105     4.151    rst_in
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.028     4.179 f  rst_led_i_1/O
                         net (fo=1, routed)           0.000     4.179    p_0_in
    SLICE_X0Y102         FDRE                                         f  rst_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.814     3.557    DIVclk_BUFG
    SLICE_X0Y102         FDRE                                         r  rst_led_reg/C
                         clock pessimism             -0.462     3.094    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.060     3.154    rst_led_reg
  -------------------------------------------------------------------
                         required time                         -3.154    
                         arrival time                           4.179    
  -------------------------------------------------------------------
                         slack                                  1.024    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            4  Failing Endpoints,  Worst Slack       -2.803ns,  Total Violation      -10.834ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.803ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        17.836ns  (logic 0.053ns (0.297%)  route 17.783ns (99.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)          14.485    19.337    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.053    19.390 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.298    22.688    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y64          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y64          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X0Y64          FDCE (Recov_fdce_C_CLR)     -0.255    19.885    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         19.885    
                         arrival time                         -22.688    
  -------------------------------------------------------------------
                         slack                                 -2.803    

Slack (VIOLATED) :        -2.688ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        17.784ns  (logic 0.053ns (0.298%)  route 17.731ns (99.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)          14.485    19.337    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.053    19.390 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.246    22.637    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X2Y63          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X2Y63          FDCE (Recov_fdce_C_CLR)     -0.192    19.948    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -22.637    
  -------------------------------------------------------------------
                         slack                                 -2.688    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        17.704ns  (logic 0.053ns (0.299%)  route 17.651ns (99.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)          14.485    19.337    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.053    19.390 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.166    22.557    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y63          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.255    19.885    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         19.885    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        17.704ns  (logic 0.053ns (0.299%)  route 17.651ns (99.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)          14.485    19.337    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.053    19.390 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.166    22.557    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y63          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.255    19.885    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         19.885    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.368ns  (logic 0.035ns (1.478%)  route 2.333ns (98.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 14.617 - 10.000 ) 
    Source Clock Delay      (SCD):    2.256ns = ( 7.256 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.124     7.256 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.388     7.644    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.035     7.679 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.945     9.624    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y63          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685    11.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107    11.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001    13.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    13.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.661    14.617    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism              0.147    14.765    
                         clock uncertainty           -0.035    14.729    
    SLICE_X1Y63          FDPE (Recov_fdpe_C_PRE)     -0.095    14.634    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.368ns  (logic 0.035ns (1.478%)  route 2.333ns (98.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 14.617 - 10.000 ) 
    Source Clock Delay      (SCD):    2.256ns = ( 7.256 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.124     7.256 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.388     7.644    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.035     7.679 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.945     9.624    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y63          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685    11.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107    11.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001    13.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    13.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.661    14.617    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism              0.147    14.765    
                         clock uncertainty           -0.035    14.729    
    SLICE_X1Y63          FDPE (Recov_fdpe_C_PRE)     -0.095    14.634    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.368ns  (logic 0.035ns (1.478%)  route 2.333ns (98.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 14.617 - 10.000 ) 
    Source Clock Delay      (SCD):    2.256ns = ( 7.256 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.124     7.256 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.388     7.644    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.035     7.679 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.945     9.624    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y63          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685    11.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107    11.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001    13.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    13.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.661    14.617    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.147    14.765    
                         clock uncertainty           -0.035    14.729    
    SLICE_X1Y63          FDPE (Recov_fdpe_C_PRE)     -0.095    14.634    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.368ns  (logic 0.035ns (1.478%)  route 2.333ns (98.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 14.617 - 10.000 ) 
    Source Clock Delay      (SCD):    2.256ns = ( 7.256 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.124     7.256 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.388     7.644    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.035     7.679 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.945     9.624    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y63          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685    11.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107    11.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001    13.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    13.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.661    14.617    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism              0.147    14.765    
                         clock uncertainty           -0.035    14.729    
    SLICE_X1Y63          FDPE (Recov_fdpe_C_PRE)     -0.095    14.634    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  5.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.363ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.664ns  (logic 0.042ns (1.146%)  route 3.622ns (98.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.111ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597     9.270    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.581    10.068    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.042    10.110 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.041    13.150    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y63          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.703    11.111    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.204    10.906    
                         clock uncertainty            0.035    10.942    
    SLICE_X1Y63          FDPE (Remov_fdpe_C_PRE)     -0.155    10.787    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                        -10.787    
                         arrival time                          13.150    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.664ns  (logic 0.042ns (1.146%)  route 3.622ns (98.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.111ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597     9.270    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.581    10.068    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.042    10.110 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.041    13.150    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y63          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.703    11.111    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.204    10.906    
                         clock uncertainty            0.035    10.942    
    SLICE_X1Y63          FDPE (Remov_fdpe_C_PRE)     -0.155    10.787    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                        -10.787    
                         arrival time                          13.150    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.664ns  (logic 0.042ns (1.146%)  route 3.622ns (98.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.111ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597     9.270    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.581    10.068    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.042    10.110 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.041    13.150    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y63          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.703    11.111    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.204    10.906    
                         clock uncertainty            0.035    10.942    
    SLICE_X1Y63          FDPE (Remov_fdpe_C_PRE)     -0.155    10.787    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                        -10.787    
                         arrival time                          13.150    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.664ns  (logic 0.042ns (1.146%)  route 3.622ns (98.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.111ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597     9.270    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.581    10.068    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.042    10.110 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.041    13.150    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y63          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.703    11.111    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.204    10.906    
                         clock uncertainty            0.035    10.942    
    SLICE_X1Y63          FDPE (Remov_fdpe_C_PRE)     -0.155    10.787    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                        -10.787    
                         arrival time                          13.150    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             4.606ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        8.121ns  (logic 0.028ns (0.345%)  route 8.093ns (99.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.596ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.520     8.384    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.028     8.412 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.573     9.985    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y63          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     5.596    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.147     5.448    
    SLICE_X0Y63          FDCE (Remov_fdce_C_CLR)     -0.069     5.379    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -5.379    
                         arrival time                           9.985    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        8.121ns  (logic 0.028ns (0.345%)  route 8.093ns (99.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.596ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.520     8.384    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.028     8.412 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.573     9.985    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y63          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     5.596    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism             -0.147     5.448    
    SLICE_X0Y63          FDCE (Remov_fdce_C_CLR)     -0.069     5.379    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -5.379    
                         arrival time                           9.985    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.640ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 0.028ns (0.343%)  route 8.146ns (99.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.596ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.520     8.384    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.028     8.412 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.626    10.039    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X2Y63          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     5.596    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.147     5.448    
    SLICE_X2Y63          FDCE (Remov_fdce_C_CLR)     -0.050     5.398    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -5.398    
                         arrival time                          10.039    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.687ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 0.028ns (0.341%)  route 8.175ns (99.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.596ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.520     8.384    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.028     8.412 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.655    10.067    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y64          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     5.596    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y64          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism             -0.147     5.448    
    SLICE_X0Y64          FDCE (Remov_fdce_C_CLR)     -0.069     5.379    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -5.379    
                         arrival time                          10.067    
  -------------------------------------------------------------------
                         slack                                  4.687    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.639ns,  Total Violation       -1.639ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.522ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.639ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        16.698ns  (logic 0.158ns (0.946%)  route 16.540ns (99.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.246     4.830 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)          13.443    18.272    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.158    18.430 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.097    21.528    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y60          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y60          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.143    
    SLICE_X0Y60          FDCE (Recov_fdce_C_CLR)     -0.255    19.888    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         19.888    
                         arrival time                         -21.528    
  -------------------------------------------------------------------
                         slack                                 -1.639    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        1.026ns  (logic 0.082ns (7.995%)  route 0.944ns (92.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 14.620 - 10.000 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 7.245 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.113     7.245 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.182     7.426    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.082     7.508 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.762     8.270    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X1Y59          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.685    11.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.107    11.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.001    13.894    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    13.956 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664    14.620    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y59          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism              0.147    14.768    
                         clock uncertainty           -0.035    14.732    
    SLICE_X1Y59          FDPE (Recov_fdpe_C_PRE)     -0.095    14.637    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  6.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.126ns (6.830%)  route 1.719ns (93.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.114ns
    Source Clock Delay      (SCD):    4.467ns = ( 9.467 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597     9.270    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.197     9.467 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.291     9.758    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.126     9.884 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.428    11.312    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X1Y59          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706    11.114    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y59          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.204    10.909    
                         clock uncertainty            0.035    10.945    
    SLICE_X1Y59          FDPE (Remov_fdpe_C_PRE)     -0.155    10.790    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                        -10.790    
                         arrival time                          11.312    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             4.264ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        7.791ns  (logic 0.066ns (0.847%)  route 7.725ns (99.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.091     1.855 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           6.173     8.028    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.066     8.094 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.552     9.646    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y60          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y60          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.147     5.451    
    SLICE_X0Y60          FDCE (Remov_fdce_C_CLR)     -0.069     5.382    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -5.382    
                         arrival time                           9.646    
  -------------------------------------------------------------------
                         slack                                  4.264    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            1  Failing Endpoint ,  Worst Slack       -5.191ns,  Total Violation       -5.191ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.749ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.191ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        15.187ns  (logic 0.053ns (0.349%)  route 15.134ns (99.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.973ns = ( 19.973 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)         11.693    21.584    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y61          LUT3 (Prop_lut3_I2_O)        0.053    21.637 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           3.441    25.078    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X3Y61          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    19.973    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.178    
                         clock uncertainty           -0.035    20.142    
    SLICE_X3Y61          FDCE (Recov_fdce_C_CLR)     -0.255    19.887    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.887    
                         arrival time                         -25.078    
  -------------------------------------------------------------------
                         slack                                 -5.191    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.133ns  (logic 0.053ns (0.580%)  route 9.080ns (99.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.782    15.674    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.053    15.727 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.298    19.024    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y64          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y64          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X0Y64          FDCE (Recov_fdce_C_CLR)     -0.255    19.885    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         19.885    
                         arrival time                         -19.024    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.081ns  (logic 0.053ns (0.584%)  route 9.028ns (99.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.782    15.674    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.053    15.727 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.246    18.973    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X2Y63          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X2Y63          FDCE (Recov_fdce_C_CLR)     -0.192    19.948    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -18.973    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.001ns  (logic 0.053ns (0.589%)  route 8.948ns (99.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.782    15.674    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.053    15.727 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.166    18.893    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y63          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.255    19.885    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         19.885    
                         arrival time                         -18.893    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.001ns  (logic 0.053ns (0.589%)  route 8.948ns (99.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.782    15.674    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.053    15.727 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.166    18.893    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y63          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.255    19.885    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         19.885    
                         arrival time                         -18.893    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.231ns  (logic 0.053ns (0.733%)  route 7.178ns (99.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.095    10.987    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.053    11.040 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           6.083    17.123    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y62          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X1Y62          FDPE (Recov_fdpe_C_PRE)     -0.217    19.924    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         19.924    
                         arrival time                         -17.123    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.231ns  (logic 0.053ns (0.733%)  route 7.178ns (99.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.095    10.987    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.053    11.040 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           6.083    17.123    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y62          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X1Y62          FDPE (Recov_fdpe_C_PRE)     -0.217    19.924    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         19.924    
                         arrival time                         -17.123    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.231ns  (logic 0.053ns (0.733%)  route 7.178ns (99.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.095    10.987    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.053    11.040 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           6.083    17.123    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y62          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X1Y62          FDPE (Recov_fdpe_C_PRE)     -0.217    19.924    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         19.924    
                         arrival time                         -17.123    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.231ns  (logic 0.053ns (0.733%)  route 7.178ns (99.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.095    10.987    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.053    11.040 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           6.083    17.123    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y62          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X1Y62          FDPE (Recov_fdpe_C_PRE)     -0.217    19.924    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         19.924    
                         arrival time                         -17.123    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.970ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.027ns  (logic 0.053ns (0.754%)  route 6.974ns (99.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.876    13.768    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.053    13.821 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.097    16.918    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y60          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y60          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.143    
    SLICE_X0Y60          FDCE (Recov_fdce_C_CLR)     -0.255    19.888    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         19.888    
                         arrival time                         -16.918    
  -------------------------------------------------------------------
                         slack                                  2.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.022ns  (logic 0.042ns (2.077%)  route 1.980ns (97.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.114ns
    Source Clock Delay      (SCD):    4.517ns = ( 9.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.552    10.069    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.042    10.111 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.428    11.539    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X1Y59          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.706    11.114    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y59          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.204    10.909    
                         clock uncertainty            0.035    10.945    
    SLICE_X1Y59          FDPE (Remov_fdpe_C_PRE)     -0.155    10.790    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                        -10.790    
                         arrival time                          11.539    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             2.400ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.677ns  (logic 0.042ns (1.142%)  route 3.635ns (98.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.112ns
    Source Clock Delay      (SCD):    4.517ns = ( 9.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.777    10.295    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.042    10.337 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.857    13.194    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y62          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.704    11.112    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.204    10.907    
                         clock uncertainty            0.035    10.943    
    SLICE_X0Y62          FDCE (Remov_fdce_C_CLR)     -0.149    10.794    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                        -10.794    
                         arrival time                          13.194    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.400ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.677ns  (logic 0.042ns (1.142%)  route 3.635ns (98.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.112ns
    Source Clock Delay      (SCD):    4.517ns = ( 9.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.777    10.295    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.042    10.337 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.857    13.194    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y62          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.704    11.112    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism             -0.204    10.907    
                         clock uncertainty            0.035    10.943    
    SLICE_X0Y62          FDCE (Remov_fdce_C_CLR)     -0.149    10.794    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                        -10.794    
                         arrival time                          13.194    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.400ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.677ns  (logic 0.042ns (1.142%)  route 3.635ns (98.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.112ns
    Source Clock Delay      (SCD):    4.517ns = ( 9.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.777    10.295    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.042    10.337 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.857    13.194    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y62          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.704    11.112    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism             -0.204    10.907    
                         clock uncertainty            0.035    10.943    
    SLICE_X0Y62          FDCE (Remov_fdce_C_CLR)     -0.149    10.794    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                        -10.794    
                         arrival time                          13.194    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.400ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.677ns  (logic 0.042ns (1.142%)  route 3.635ns (98.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.112ns
    Source Clock Delay      (SCD):    4.517ns = ( 9.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.777    10.295    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.042    10.337 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.857    13.194    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y62          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.704    11.112    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.204    10.907    
                         clock uncertainty            0.035    10.943    
    SLICE_X0Y62          FDCE (Remov_fdce_C_CLR)     -0.149    10.794    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                        -10.794    
                         arrival time                          13.194    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.470ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.740ns  (logic 0.042ns (1.123%)  route 3.698ns (98.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.111ns
    Source Clock Delay      (SCD):    4.517ns = ( 9.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.657    10.174    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.042    10.216 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.041    13.257    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y63          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.703    11.111    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.204    10.906    
                         clock uncertainty            0.035    10.942    
    SLICE_X1Y63          FDPE (Remov_fdpe_C_PRE)     -0.155    10.787    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                        -10.787    
                         arrival time                          13.257    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.740ns  (logic 0.042ns (1.123%)  route 3.698ns (98.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.111ns
    Source Clock Delay      (SCD):    4.517ns = ( 9.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.657    10.174    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.042    10.216 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.041    13.257    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y63          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.703    11.111    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.204    10.906    
                         clock uncertainty            0.035    10.942    
    SLICE_X1Y63          FDPE (Remov_fdpe_C_PRE)     -0.155    10.787    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                        -10.787    
                         arrival time                          13.257    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.740ns  (logic 0.042ns (1.123%)  route 3.698ns (98.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.111ns
    Source Clock Delay      (SCD):    4.517ns = ( 9.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.657    10.174    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.042    10.216 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.041    13.257    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y63          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.703    11.111    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.204    10.906    
                         clock uncertainty            0.035    10.942    
    SLICE_X1Y63          FDPE (Remov_fdpe_C_PRE)     -0.155    10.787    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                        -10.787    
                         arrival time                          13.257    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.740ns  (logic 0.042ns (1.123%)  route 3.698ns (98.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.111ns
    Source Clock Delay      (SCD):    4.517ns = ( 9.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.657    10.174    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.042    10.216 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.041    13.257    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y63          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.703    11.111    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.204    10.906    
                         clock uncertainty            0.035    10.942    
    SLICE_X1Y63          FDPE (Remov_fdpe_C_PRE)     -0.155    10.787    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                        -10.787    
                         arrival time                          13.257    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             3.235ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.547ns  (logic 0.042ns (0.924%)  route 4.505ns (99.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.113ns
    Source Clock Delay      (SCD):    4.517ns = ( 9.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.094    13.611    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.042    13.653 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.410    14.064    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X2Y61          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.705    11.113    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism             -0.204    10.908    
                         clock uncertainty            0.035    10.944    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.115    10.829    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                        -10.829    
                         arrival time                          14.064    
  -------------------------------------------------------------------
                         slack                                  3.235    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            1  Failing Endpoint ,  Worst Slack       -8.490ns,  Total Violation       -8.490ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.490ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        23.794ns  (logic 0.322ns (1.353%)  route 23.472ns (98.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.973ns = ( 19.973 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X4Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)          20.031    24.883    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X3Y61          LUT3 (Prop_lut3_I1_O)        0.053    24.936 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           3.441    28.378    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X3Y61          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    19.973    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.178    
                         clock uncertainty           -0.035    20.142    
    SLICE_X3Y61          FDCE (Recov_fdce_C_CLR)     -0.255    19.887    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.887    
                         arrival time                         -28.378    
  -------------------------------------------------------------------
                         slack                                 -8.490    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.161ns  (logic 0.322ns (3.515%)  route 8.839ns (96.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.756     7.608    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.053     7.661 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           6.083    13.744    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y62          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X1Y62          FDPE (Recov_fdpe_C_PRE)     -0.217    19.924    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         19.924    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.161ns  (logic 0.322ns (3.515%)  route 8.839ns (96.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.756     7.608    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.053     7.661 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           6.083    13.744    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y62          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X1Y62          FDPE (Recov_fdpe_C_PRE)     -0.217    19.924    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         19.924    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.161ns  (logic 0.322ns (3.515%)  route 8.839ns (96.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.756     7.608    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.053     7.661 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           6.083    13.744    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y62          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X1Y62          FDPE (Recov_fdpe_C_PRE)     -0.217    19.924    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         19.924    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.161ns  (logic 0.322ns (3.515%)  route 8.839ns (96.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.756     7.608    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.053     7.661 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           6.083    13.744    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y62          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X1Y62          FDPE (Recov_fdpe_C_PRE)     -0.217    19.924    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         19.924    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 0.322ns (3.594%)  route 8.637ns (96.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X4Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 f  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           3.008     7.860    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.053     7.913 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           5.629    13.542    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y62          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X4Y62          FDPE (Recov_fdpe_C_PRE)     -0.217    19.923    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         19.923    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 0.322ns (3.814%)  route 8.121ns (96.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.741     9.593    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.053     9.646 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.380    13.027    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y62          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X0Y62          FDCE (Recov_fdce_C_CLR)     -0.255    19.886    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -13.027    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 0.322ns (3.814%)  route 8.121ns (96.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.741     9.593    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.053     9.646 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.380    13.027    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y62          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X0Y62          FDCE (Recov_fdce_C_CLR)     -0.255    19.886    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -13.027    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 0.322ns (3.814%)  route 8.121ns (96.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.741     9.593    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.053     9.646 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.380    13.027    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y62          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X0Y62          FDCE (Recov_fdce_C_CLR)     -0.255    19.886    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -13.027    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 0.322ns (3.814%)  route 8.121ns (96.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.741     9.593    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.053     9.646 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.380    13.027    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y62          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X0Y62          FDCE (Recov_fdce_C_CLR)     -0.255    19.886    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -13.027    
  -------------------------------------------------------------------
                         slack                                  6.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.128ns (3.065%)  route 4.048ns (96.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.596ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.662     1.763    AD9783_inst1/CLK
    SLICE_X4Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.100     1.863 f  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           1.484     3.347    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.028     3.375 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           2.564     5.939    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y62          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     5.596    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     5.448    
    SLICE_X4Y62          FDPE (Remov_fdpe_C_PRE)     -0.072     5.376    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           5.939    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        7.196ns  (logic 0.258ns (3.585%)  route 6.938ns (96.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.112ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597     4.270    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.081     8.567    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.042     8.609 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.857    11.467    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y62          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.704    11.112    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.204    10.907    
    SLICE_X0Y62          FDCE (Remov_fdce_C_CLR)     -0.149    10.758    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                        -10.758    
                         arrival time                          11.467    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        7.196ns  (logic 0.258ns (3.585%)  route 6.938ns (96.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.112ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597     4.270    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.081     8.567    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.042     8.609 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.857    11.467    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y62          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.704    11.112    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism             -0.204    10.907    
    SLICE_X0Y62          FDCE (Remov_fdce_C_CLR)     -0.149    10.758    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                        -10.758    
                         arrival time                          11.467    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        7.196ns  (logic 0.258ns (3.585%)  route 6.938ns (96.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.112ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597     4.270    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.081     8.567    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.042     8.609 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.857    11.467    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y62          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.704    11.112    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism             -0.204    10.907    
    SLICE_X0Y62          FDCE (Remov_fdce_C_CLR)     -0.149    10.758    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                        -10.758    
                         arrival time                          11.467    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        7.196ns  (logic 0.258ns (3.585%)  route 6.938ns (96.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.112ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597     4.270    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.081     8.567    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.042     8.609 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.857    11.467    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y62          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.845     4.723    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.282     5.005 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.183     9.188    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.408 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.704    11.112    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.204    10.907    
    SLICE_X0Y62          FDCE (Remov_fdce_C_CLR)     -0.149    10.758    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                        -10.758    
                         arrival time                          11.467    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.128ns (2.850%)  route 4.364ns (97.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.597ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100     1.864 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.493     3.357    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.028     3.385 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.871     6.256    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y62          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.881     5.597    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     5.449    
    SLICE_X1Y62          FDPE (Remov_fdpe_C_PRE)     -0.072     5.377    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -5.377    
                         arrival time                           6.256    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.128ns (2.850%)  route 4.364ns (97.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.597ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100     1.864 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.493     3.357    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.028     3.385 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.871     6.256    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y62          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.881     5.597    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism             -0.147     5.449    
    SLICE_X1Y62          FDPE (Remov_fdpe_C_PRE)     -0.072     5.377    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -5.377    
                         arrival time                           6.256    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.128ns (2.850%)  route 4.364ns (97.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.597ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100     1.864 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.493     3.357    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.028     3.385 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.871     6.256    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y62          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.881     5.597    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.147     5.449    
    SLICE_X1Y62          FDPE (Remov_fdpe_C_PRE)     -0.072     5.377    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -5.377    
                         arrival time                           6.256    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.128ns (2.850%)  route 4.364ns (97.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.597ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100     1.864 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.493     3.357    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.028     3.385 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.871     6.256    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y62          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.881     5.597    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     5.449    
    SLICE_X1Y62          FDPE (Remov_fdpe_C_PRE)     -0.072     5.377    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -5.377    
                         arrival time                           6.256    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             8.282ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 0.128ns (1.076%)  route 11.773ns (98.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.599ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.662     1.763    AD9783_inst1/CLK
    SLICE_X4Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.100     1.863 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)          10.101    11.964    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X3Y61          LUT3 (Prop_lut3_I1_O)        0.028    11.992 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.672    13.664    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X3Y61          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     5.451    
    SLICE_X3Y61          FDCE (Remov_fdce_C_CLR)     -0.069     5.382    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -5.382    
                         arrival time                          13.664    
  -------------------------------------------------------------------
                         slack                                  8.282    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.379ns,  Total Violation       -3.379ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.379ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.463ns  (logic 0.053ns (0.507%)  route 10.410ns (99.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.973ns = ( 19.973 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         6.969    19.772    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.053    19.825 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           3.441    23.266    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X3Y61          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.596    19.973    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y61          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.178    
                         clock uncertainty           -0.035    20.142    
    SLICE_X3Y61          FDCE (Recov_fdce_C_CLR)     -0.255    19.887    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.887    
                         arrival time                         -23.266    
  -------------------------------------------------------------------
                         slack                                 -3.379    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.590ns  (logic 0.053ns (0.948%)  route 5.537ns (99.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         2.156    14.959    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.053    15.012 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.380    18.392    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y62          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X0Y62          FDCE (Recov_fdce_C_CLR)     -0.255    19.886    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -18.392    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.590ns  (logic 0.053ns (0.948%)  route 5.537ns (99.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         2.156    14.959    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.053    15.012 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.380    18.392    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y62          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X0Y62          FDCE (Recov_fdce_C_CLR)     -0.255    19.886    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -18.392    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.590ns  (logic 0.053ns (0.948%)  route 5.537ns (99.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         2.156    14.959    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.053    15.012 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.380    18.392    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y62          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X0Y62          FDCE (Recov_fdce_C_CLR)     -0.255    19.886    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -18.392    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.590ns  (logic 0.053ns (0.948%)  route 5.537ns (99.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.972ns = ( 19.972 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         2.156    14.959    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.053    15.012 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.380    18.392    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y62          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.595    19.972    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y62          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    20.177    
                         clock uncertainty           -0.035    20.141    
    SLICE_X0Y62          FDCE (Recov_fdce_C_CLR)     -0.255    19.886    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -18.392    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.415ns  (logic 0.053ns (0.979%)  route 5.362ns (99.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         2.064    14.867    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.053    14.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.298    18.218    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y64          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y64          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X0Y64          FDCE (Recov_fdce_C_CLR)     -0.255    19.885    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         19.885    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.363ns  (logic 0.053ns (0.988%)  route 5.310ns (99.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         2.064    14.867    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.053    14.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.246    18.166    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X2Y63          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X2Y63          FDCE (Recov_fdce_C_CLR)     -0.192    19.948    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -18.166    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.283ns  (logic 0.053ns (1.003%)  route 5.230ns (98.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         2.064    14.867    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.053    14.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.166    18.086    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y63          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.255    19.885    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         19.885    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.283ns  (logic 0.053ns (1.003%)  route 5.230ns (98.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.971ns = ( 19.971 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         2.064    14.867    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.053    14.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.166    18.086    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y63          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.594    19.971    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y63          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.204    20.176    
                         clock uncertainty           -0.035    20.140    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.255    19.885    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         19.885    
                         arrival time                         -18.086    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.047ns  (logic 0.053ns (1.310%)  route 3.994ns (98.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.974ns = ( 19.974 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         0.896    13.699    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.053    13.752 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.097    16.849    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y60          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.552    18.183    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.377 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.974    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y60          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    20.179    
                         clock uncertainty           -0.035    20.143    
    SLICE_X0Y60          FDCE (Recov_fdce_C_CLR)     -0.255    19.888    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         19.888    
                         arrival time                         -16.849    
  -------------------------------------------------------------------
                         slack                                  3.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.028ns (1.135%)  route 2.438ns (98.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.600ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         0.665     3.710    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.028     3.738 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.774     5.512    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y59          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.600    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y59          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     5.452    
    SLICE_X2Y59          FDPE (Remov_fdpe_C_PRE)     -0.052     5.400    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -5.400    
                         arrival time                           5.512    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.028ns (1.030%)  route 2.690ns (98.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.596ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         1.042     4.087    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.028     4.115 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.648     5.763    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y63          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     5.596    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.147     5.448    
    SLICE_X1Y63          FDPE (Remov_fdpe_C_PRE)     -0.072     5.376    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           5.763    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.028ns (1.030%)  route 2.690ns (98.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.596ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         1.042     4.087    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.028     4.115 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.648     5.763    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y63          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     5.596    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.147     5.448    
    SLICE_X1Y63          FDPE (Remov_fdpe_C_PRE)     -0.072     5.376    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           5.763    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.028ns (1.030%)  route 2.690ns (98.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.596ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         1.042     4.087    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.028     4.115 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.648     5.763    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y63          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     5.596    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     5.448    
    SLICE_X1Y63          FDPE (Remov_fdpe_C_PRE)     -0.072     5.376    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           5.763    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.028ns (1.030%)  route 2.690ns (98.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.596ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         1.042     4.087    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.028     4.115 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.648     5.763    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y63          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.880     5.596    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y63          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.147     5.448    
    SLICE_X1Y63          FDPE (Remov_fdpe_C_PRE)     -0.072     5.376    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           5.763    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.028ns (0.995%)  route 2.787ns (99.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.600ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         2.142     5.187    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.028     5.215 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.645     5.860    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X1Y59          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.600    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y59          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.147     5.452    
    SLICE_X1Y59          FDPE (Remov_fdpe_C_PRE)     -0.072     5.380    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -5.380    
                         arrival time                           5.860    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.028ns (0.840%)  route 3.305ns (99.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.597ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         0.434     3.479    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.028     3.507 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.871     6.378    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y62          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.881     5.597    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     5.449    
    SLICE_X1Y62          FDPE (Remov_fdpe_C_PRE)     -0.072     5.377    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -5.377    
                         arrival time                           6.378    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.028ns (0.840%)  route 3.305ns (99.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.597ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         0.434     3.479    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.028     3.507 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.871     6.378    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y62          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.881     5.597    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism             -0.147     5.449    
    SLICE_X1Y62          FDPE (Remov_fdpe_C_PRE)     -0.072     5.377    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -5.377    
                         arrival time                           6.378    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.028ns (0.840%)  route 3.305ns (99.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.597ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         0.434     3.479    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.028     3.507 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.871     6.378    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y62          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.881     5.597    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.147     5.449    
    SLICE_X1Y62          FDPE (Remov_fdpe_C_PRE)     -0.072     5.377    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -5.377    
                         arrival time                           6.378    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.028ns (0.840%)  route 3.305ns (99.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.597ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         0.434     3.479    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.028     3.507 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.871     6.378    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y62          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.334     4.641    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.716 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.881     5.597    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y62          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     5.449    
    SLICE_X1Y62          FDPE (Remov_fdpe_C_PRE)     -0.072     5.377    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -5.377    
                         arrival time                           6.378    
  -------------------------------------------------------------------
                         slack                                  1.001    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            2  Failing Endpoints,  Worst Slack       -7.690ns,  Total Violation      -15.379ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.964ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.690ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        15.701ns  (logic 0.053ns (0.338%)  route 15.648ns (99.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.788ns = ( 12.788 - 5.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)          14.485    19.337    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.053    19.390 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.163    20.553    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597     9.270    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.581    10.068    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.042    10.110 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.678    12.788    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.366    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X1Y64          LDCE (Recov_ldce_G_CLR)     -0.255    12.864    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                         -20.553    
  -------------------------------------------------------------------
                         slack                                 -7.690    

Slack (VIOLATED) :        -7.690ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        15.701ns  (logic 0.053ns (0.338%)  route 15.648ns (99.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.788ns = ( 12.788 - 5.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)          14.485    19.337    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.053    19.390 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.163    20.553    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597     9.270    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.581    10.068    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.042    10.110 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.678    12.788    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.366    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X1Y64          LDCE (Recov_ldce_G_CLR)     -0.255    12.864    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                         -20.553    
  -------------------------------------------------------------------
                         slack                                 -7.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.964ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        7.121ns  (logic 0.028ns (0.393%)  route 7.093ns (99.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.446 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 11.864 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663    11.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100    11.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.520    18.384    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.028    18.412 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.573    18.985    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.124     7.256 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.388     7.644    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.035     7.679 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.767     9.446    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.391     9.055    
                         clock uncertainty            0.035     9.090    
    SLICE_X1Y64          LDCE (Remov_ldce_G_CLR)     -0.069     9.021    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -9.021    
                         arrival time                          18.985    
  -------------------------------------------------------------------
                         slack                                  9.964    

Slack (MET) :             9.964ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        7.121ns  (logic 0.028ns (0.393%)  route 7.093ns (99.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.446 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 11.864 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663    11.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100    11.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.520    18.384    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.028    18.412 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.573    18.985    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.124     7.256 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.388     7.644    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.035     7.679 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.767     9.446    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.391     9.055    
                         clock uncertainty            0.035     9.090    
    SLICE_X1Y64          LDCE (Remov_ldce_G_CLR)     -0.069     9.021    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -9.021    
                         arrival time                          18.985    
  -------------------------------------------------------------------
                         slack                                  9.964    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        5.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.998ns  (logic 0.053ns (0.757%)  route 6.945ns (99.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.788ns = ( 22.788 - 15.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.782    15.674    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.053    15.727 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.163    16.890    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597    19.270    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.216    19.486 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.581    20.068    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.042    20.110 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.678    22.788    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    22.992    
                         clock uncertainty           -0.035    22.957    
    SLICE_X1Y64          LDCE (Recov_ldce_G_CLR)     -0.255    22.702    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         22.702    
                         arrival time                         -16.890    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.998ns  (logic 0.053ns (0.757%)  route 6.945ns (99.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.788ns = ( 22.788 - 15.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.782    15.674    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.053    15.727 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.163    16.890    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597    19.270    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.216    19.486 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.581    20.068    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.042    20.110 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.678    22.788    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    22.992    
                         clock uncertainty           -0.035    22.957    
    SLICE_X1Y64          LDCE (Recov_ldce_G_CLR)     -0.255    22.702    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         22.702    
                         arrival time                         -16.890    
  -------------------------------------------------------------------
                         slack                                  5.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.520ns  (logic 0.028ns (0.795%)  route 3.492ns (99.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.446 - 5.000 ) 
    Source Clock Delay      (SCD):    1.882ns = ( 6.882 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     6.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.118     6.882 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.919     9.801    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.028     9.829 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.573    10.402    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.124     7.256 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.388     7.644    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.035     7.679 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.767     9.446    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     9.299    
    SLICE_X1Y64          LDCE (Remov_ldce_G_CLR)     -0.069     9.230    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -9.230    
                         arrival time                          10.402    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.520ns  (logic 0.028ns (0.795%)  route 3.492ns (99.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.446 - 5.000 ) 
    Source Clock Delay      (SCD):    1.882ns = ( 6.882 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     6.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.118     6.882 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.919     9.801    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.028     9.829 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.573    10.402    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.124     7.256 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.388     7.644    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.035     7.679 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.767     9.446    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     9.299    
    SLICE_X1Y64          LDCE (Remov_ldce_G_CLR)     -0.069     9.230    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -9.230    
                         arrival time                          10.402    
  -------------------------------------------------------------------
                         slack                                  1.172    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        6.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.619ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.280ns  (logic 0.053ns (1.616%)  route 3.227ns (98.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.788ns = ( 22.788 - 15.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         2.064    14.867    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.053    14.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.163    16.083    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597    19.270    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.216    19.486 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.581    20.068    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.042    20.110 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.678    22.788    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    22.992    
                         clock uncertainty           -0.035    22.957    
    SLICE_X1Y64          LDCE (Recov_ldce_G_CLR)     -0.255    22.702    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         22.702    
                         arrival time                         -16.083    
  -------------------------------------------------------------------
                         slack                                  6.619    

Slack (MET) :             6.619ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.280ns  (logic 0.053ns (1.616%)  route 3.227ns (98.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.788ns = ( 22.788 - 15.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         2.064    14.867    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.053    14.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.163    16.083    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597    19.270    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.216    19.486 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.581    20.068    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.042    20.110 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.678    22.788    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    22.992    
                         clock uncertainty           -0.035    22.957    
    SLICE_X1Y64          LDCE (Recov_ldce_G_CLR)     -0.255    22.702    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         22.702    
                         arrival time                         -16.083    
  -------------------------------------------------------------------
                         slack                                  6.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.645ns  (logic 0.028ns (1.702%)  route 1.617ns (98.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.446 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         1.044     9.089    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.028     9.117 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.573     9.691    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.124     7.256 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.388     7.644    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.035     7.679 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.767     9.446    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     9.299    
    SLICE_X1Y64          LDCE (Remov_ldce_G_CLR)     -0.069     9.230    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -9.230    
                         arrival time                           9.691    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.645ns  (logic 0.028ns (1.702%)  route 1.617ns (98.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.446 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         1.044     9.089    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.028     9.117 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.573     9.691    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.124     7.256 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.388     7.644    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.035     7.679 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.767     9.446    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     9.299    
    SLICE_X1Y64          LDCE (Remov_ldce_G_CLR)     -0.069     9.230    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -9.230    
                         arrival time                           9.691    
  -------------------------------------------------------------------
                         slack                                  0.461    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            1  Failing Endpoint ,  Worst Slack       -9.320ns,  Total Violation       -9.320ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.320ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        14.794ns  (logic 0.158ns (1.068%)  route 14.636ns (98.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 10.232 - 5.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.246     4.830 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)          13.443    18.272    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.158    18.430 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.193    19.623    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597     9.270    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.197     9.467 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.291     9.758    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.126     9.884 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.348    10.232    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.362    10.594    
                         clock uncertainty           -0.035    10.559    
    SLICE_X0Y59          LDCE (Recov_ldce_G_CLR)     -0.255    10.304    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         10.304    
                         arrival time                         -19.623    
  -------------------------------------------------------------------
                         slack                                 -9.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.368ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        6.801ns  (logic 0.066ns (0.970%)  route 6.735ns (99.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 7.711 - 5.000 ) 
    Source Clock Delay      (SCD):    1.855ns = ( 11.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663    11.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.091    11.855 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           6.173    18.028    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.066    18.094 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.562    18.656    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.113     7.245 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.182     7.426    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.082     7.508 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.203     7.711    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.389     7.322    
                         clock uncertainty            0.035     7.357    
    SLICE_X0Y59          LDCE (Remov_ldce_G_CLR)     -0.069     7.288    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.288    
                         arrival time                          18.656    
  -------------------------------------------------------------------
                         slack                                 11.368    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        5.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.122ns  (logic 0.053ns (1.035%)  route 5.069ns (98.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 20.232 - 15.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.876    13.768    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.053    13.821 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.193    15.014    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597    19.270    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.197    19.467 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.291    19.758    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.126    19.884 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.348    20.232    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    20.436    
                         clock uncertainty           -0.035    20.401    
    SLICE_X0Y59          LDCE (Recov_ldce_G_CLR)     -0.255    20.146    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.146    
                         arrival time                         -15.014    
  -------------------------------------------------------------------
                         slack                                  5.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.975ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.587ns  (logic 0.028ns (1.082%)  route 2.559ns (98.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 7.711 - 5.000 ) 
    Source Clock Delay      (SCD):    1.882ns = ( 6.882 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     6.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.118     6.882 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.997     8.879    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.028     8.907 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.562     9.469    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.113     7.245 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.182     7.426    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.082     7.508 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.203     7.711    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.564    
    SLICE_X0Y59          LDCE (Remov_ldce_G_CLR)     -0.069     7.495    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.495    
                         arrival time                           9.469    
  -------------------------------------------------------------------
                         slack                                  1.975    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        5.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.142ns  (logic 0.053ns (2.474%)  route 2.089ns (97.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 20.232 - 15.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         0.896    13.699    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.053    13.752 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.193    14.945    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.597    19.270    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.197    19.467 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.291    19.758    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.126    19.884 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.348    20.232    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    20.436    
                         clock uncertainty           -0.035    20.401    
    SLICE_X0Y59          LDCE (Recov_ldce_G_CLR)     -0.255    20.146    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.146    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                  5.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.576ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.025ns  (logic 0.028ns (2.732%)  route 0.997ns (97.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 7.711 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.435     8.481    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.028     8.509 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.562     9.071    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.113     7.245 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.182     7.426    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.082     7.508 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.203     7.711    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.564    
    SLICE_X0Y59          LDCE (Remov_ldce_G_CLR)     -0.069     7.495    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.495    
                         arrival time                           9.071    
  -------------------------------------------------------------------
                         slack                                  1.576    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            2  Failing Endpoints,  Worst Slack       -7.745ns,  Total Violation      -15.490ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.636ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.745ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        15.701ns  (logic 0.053ns (0.338%)  route 15.648ns (99.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.894ns = ( 12.894 - 5.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)          14.485    19.337    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.053    19.390 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.163    20.553    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.657    10.174    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.042    10.216 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.678    12.894    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    13.099    
                         clock uncertainty           -0.035    13.063    
    SLICE_X1Y64          LDCE (Recov_ldce_G_CLR)     -0.255    12.808    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -20.553    
  -------------------------------------------------------------------
                         slack                                 -7.745    

Slack (VIOLATED) :        -7.745ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        15.701ns  (logic 0.053ns (0.338%)  route 15.648ns (99.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.894ns = ( 12.894 - 5.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)          14.485    19.337    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.053    19.390 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.163    20.553    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.657    10.174    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.042    10.216 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.678    12.894    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    13.099    
                         clock uncertainty           -0.035    13.063    
    SLICE_X1Y64          LDCE (Recov_ldce_G_CLR)     -0.255    12.808    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -20.553    
  -------------------------------------------------------------------
                         slack                                 -7.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.636ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        7.121ns  (logic 0.028ns (0.393%)  route 7.093ns (99.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.530ns = ( 9.530 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 11.864 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663    11.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100    11.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.520    18.384    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.028    18.412 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.573    18.985    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.449     7.727    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.035     7.762 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.767     9.530    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     9.382    
                         clock uncertainty            0.035     9.418    
    SLICE_X1Y64          LDCE (Remov_ldce_G_CLR)     -0.069     9.349    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -9.349    
                         arrival time                          18.985    
  -------------------------------------------------------------------
                         slack                                  9.636    

Slack (MET) :             9.636ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        7.121ns  (logic 0.028ns (0.393%)  route 7.093ns (99.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.530ns = ( 9.530 - 5.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 11.864 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663    11.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100    11.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.520    18.384    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.028    18.412 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.573    18.985    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.449     7.727    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.035     7.762 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.767     9.530    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     9.382    
                         clock uncertainty            0.035     9.418    
    SLICE_X1Y64          LDCE (Remov_ldce_G_CLR)     -0.069     9.349    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -9.349    
                         arrival time                          18.985    
  -------------------------------------------------------------------
                         slack                                  9.636    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -9.250ns,  Total Violation       -9.250ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.951ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.250ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        14.794ns  (logic 0.158ns (1.068%)  route 14.636ns (98.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 10.459 - 5.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.246     4.830 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)          13.443    18.272    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.158    18.430 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.193    19.623    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.552    10.069    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.042    10.111 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.348    10.459    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    10.663    
                         clock uncertainty           -0.035    10.628    
    SLICE_X0Y59          LDCE (Recov_ldce_G_CLR)     -0.255    10.373    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         10.373    
                         arrival time                         -19.623    
  -------------------------------------------------------------------
                         slack                                 -9.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.951ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        6.801ns  (logic 0.066ns (0.970%)  route 6.735ns (99.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 7.886 - 5.000 ) 
    Source Clock Delay      (SCD):    1.855ns = ( 11.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663    11.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.091    11.855 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           6.173    18.028    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.066    18.094 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.562    18.656    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.370     7.648    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.035     7.683 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.203     7.886    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.739    
                         clock uncertainty            0.035     7.774    
    SLICE_X0Y59          LDCE (Remov_ldce_G_CLR)     -0.069     7.705    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.705    
                         arrival time                          18.656    
  -------------------------------------------------------------------
                         slack                                 10.951    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        2.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        13.115ns  (logic 0.053ns (0.404%)  route 13.062ns (99.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.522ns = ( 25.522 - 15.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)         11.693    21.584    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y61          LUT3 (Prop_lut3_I2_O)        0.053    21.637 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.369    23.006    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    19.269    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248    19.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.038    20.555    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.042    20.597 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           4.925    25.522    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.374    25.896    
                         clock uncertainty           -0.035    25.861    
    SLICE_X4Y61          LDCE (Recov_ldce_G_CLR)     -0.255    25.606    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         25.606    
                         arrival time                         -23.006    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.122ns  (logic 0.053ns (1.035%)  route 5.069ns (98.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 20.459 - 15.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.876    13.768    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.053    13.821 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.193    15.014    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    19.269    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248    19.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.552    20.069    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.042    20.111 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.348    20.459    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.374    20.833    
                         clock uncertainty           -0.035    20.798    
    SLICE_X0Y59          LDCE (Recov_ldce_G_CLR)     -0.255    20.543    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.543    
                         arrival time                         -15.014    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.998ns  (logic 0.053ns (0.757%)  route 6.945ns (99.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.894ns = ( 22.894 - 15.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.782    15.674    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.053    15.727 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.163    16.890    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    19.269    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248    19.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.657    20.174    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.042    20.216 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.678    22.894    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.374    23.269    
                         clock uncertainty           -0.035    23.233    
    SLICE_X1Y64          LDCE (Recov_ldce_G_CLR)     -0.255    22.978    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         22.978    
                         arrival time                         -16.890    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.998ns  (logic 0.053ns (0.757%)  route 6.945ns (99.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.894ns = ( 22.894 - 15.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.782    15.674    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.053    15.727 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.163    16.890    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    19.269    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248    19.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.657    20.174    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.042    20.216 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.678    22.894    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.374    23.269    
                         clock uncertainty           -0.035    23.233    
    SLICE_X1Y64          LDCE (Recov_ldce_G_CLR)     -0.255    22.978    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         22.978    
                         arrival time                         -16.890    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             8.696ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.364ns  (logic 0.053ns (2.242%)  route 2.311ns (97.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 20.867 - 15.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.913    10.805    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.053    10.858 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.397    12.255    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    19.269    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248    19.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.922    20.440    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.042    20.482 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.386    20.867    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.374    21.241    
                         clock uncertainty           -0.035    21.206    
    SLICE_X3Y62          LDCE (Recov_ldce_G_CLR)     -0.255    20.951    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.951    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  8.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.124ns  (logic 0.028ns (2.491%)  route 1.096ns (97.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.136ns = ( 8.136 - 5.000 ) 
    Source Clock Delay      (SCD):    1.882ns = ( 6.882 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     6.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.118     6.882 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.458     7.341    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.028     7.369 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.637     8.006    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.607     7.886    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.035     7.921 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.216     8.136    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.396     7.740    
                         clock uncertainty            0.035     7.776    
    SLICE_X3Y62          LDCE (Remov_ldce_G_CLR)     -0.069     7.707    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.707    
                         arrival time                           8.006    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.520ns  (logic 0.028ns (0.795%)  route 3.492ns (99.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.530ns = ( 9.530 - 5.000 ) 
    Source Clock Delay      (SCD):    1.882ns = ( 6.882 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     6.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.118     6.882 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.919     9.801    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.028     9.829 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.573    10.402    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.449     7.727    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.035     7.762 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.767     9.530    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.396     9.133    
                         clock uncertainty            0.035     9.169    
    SLICE_X1Y64          LDCE (Remov_ldce_G_CLR)     -0.069     9.100    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -9.100    
                         arrival time                          10.402    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.520ns  (logic 0.028ns (0.795%)  route 3.492ns (99.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.530ns = ( 9.530 - 5.000 ) 
    Source Clock Delay      (SCD):    1.882ns = ( 6.882 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     6.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.118     6.882 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.919     9.801    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.028     9.829 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.573    10.402    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.449     7.727    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.035     7.762 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.767     9.530    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.396     9.133    
                         clock uncertainty            0.035     9.169    
    SLICE_X1Y64          LDCE (Remov_ldce_G_CLR)     -0.069     9.100    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -9.100    
                         arrival time                          10.402    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             2.013ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.587ns  (logic 0.028ns (1.082%)  route 2.559ns (98.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 7.886 - 5.000 ) 
    Source Clock Delay      (SCD):    1.882ns = ( 6.882 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     6.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.118     6.882 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.997     8.879    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.028     8.907 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.562     9.469    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.370     7.648    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.035     7.683 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.203     7.886    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.396     7.490    
                         clock uncertainty            0.035     7.525    
    SLICE_X0Y59          LDCE (Remov_ldce_G_CLR)     -0.069     7.456    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.456    
                         arrival time                           9.469    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.797ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.670ns  (logic 0.028ns (0.420%)  route 6.642ns (99.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 11.184 - 5.000 ) 
    Source Clock Delay      (SCD):    1.882ns = ( 6.882 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     6.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.118     6.882 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.937    12.819    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y61          LUT3 (Prop_lut3_I2_O)        0.028    12.847 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.705    13.552    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.685     7.963    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.035     7.998 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           3.186    11.184    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.396    10.788    
                         clock uncertainty            0.035    10.823    
    SLICE_X4Y61          LDCE (Remov_ldce_G_CLR)     -0.069    10.754    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -10.754    
                         arrival time                          13.552    
  -------------------------------------------------------------------
                         slack                                  2.797    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            2  Failing Endpoints,  Worst Slack      -10.869ns,  Total Violation      -11.132ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.869ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        21.722ns  (logic 0.322ns (1.482%)  route 21.400ns (98.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.522ns = ( 15.522 - 5.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X4Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)          20.031    24.883    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X3Y61          LUT3 (Prop_lut3_I1_O)        0.053    24.936 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.369    26.305    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.038    10.555    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.042    10.597 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           4.925    15.522    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    15.726    
                         clock uncertainty           -0.035    15.691    
    SLICE_X4Y61          LDCE (Recov_ldce_G_CLR)     -0.255    15.436    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         15.436    
                         arrival time                         -26.305    
  -------------------------------------------------------------------
                         slack                                -10.869    

Slack (VIOLATED) :        -0.263ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 0.322ns (4.984%)  route 6.138ns (95.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.741     9.593    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.053     9.646 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.397    11.044    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.922    10.440    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.042    10.482 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.386    10.867    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    11.071    
                         clock uncertainty           -0.035    11.036    
    SLICE_X3Y62          LDCE (Recov_ldce_G_CLR)     -0.255    10.781    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                         -11.044    
  -------------------------------------------------------------------
                         slack                                 -0.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.190ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        3.381ns  (logic 0.128ns (3.786%)  route 3.253ns (96.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.136ns = ( 8.136 - 5.000 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 11.764 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663    11.764    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100    11.864 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.616    14.480    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.028    14.508 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.637    15.145    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.607     7.886    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.035     7.921 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.216     8.136    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.989    
                         clock uncertainty            0.035     8.025    
    SLICE_X3Y62          LDCE (Remov_ldce_G_CLR)     -0.069     7.956    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.955    
                         arrival time                          15.145    
  -------------------------------------------------------------------
                         slack                                  7.190    

Slack (MET) :             11.694ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        10.934ns  (logic 0.128ns (1.171%)  route 10.806ns (98.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 11.184 - 5.000 ) 
    Source Clock Delay      (SCD):    1.763ns = ( 11.763 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.662    11.763    AD9783_inst1/CLK
    SLICE_X4Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.100    11.863 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)          10.101    21.964    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X3Y61          LUT3 (Prop_lut3_I1_O)        0.028    21.992 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.705    22.697    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.685     7.963    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.035     7.998 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           3.186    11.184    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147    11.037    
                         clock uncertainty            0.035    11.072    
    SLICE_X4Y61          LDCE (Remov_ldce_G_CLR)     -0.069    11.003    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -11.003    
                         arrival time                          22.697    
  -------------------------------------------------------------------
                         slack                                 11.694    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        4.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        8.391ns  (logic 0.053ns (0.632%)  route 8.338ns (99.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.522ns = ( 25.522 - 15.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         6.969    19.772    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.053    19.825 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.369    21.194    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    19.269    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248    19.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.038    20.555    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.042    20.597 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           4.925    25.522    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    25.726    
                         clock uncertainty           -0.035    25.691    
    SLICE_X4Y61          LDCE (Recov_ldce_G_CLR)     -0.255    25.436    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         25.436    
                         arrival time                         -21.194    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.607ns  (logic 0.053ns (1.470%)  route 3.554ns (98.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 20.867 - 15.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         2.156    14.959    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.053    15.012 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.397    16.409    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    19.269    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248    19.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.922    20.440    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.042    20.482 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.386    20.867    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    21.071    
                         clock uncertainty           -0.035    21.036    
    SLICE_X3Y62          LDCE (Recov_ldce_G_CLR)     -0.255    20.781    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.781    
                         arrival time                         -16.409    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.142ns  (logic 0.053ns (2.474%)  route 2.089ns (97.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 20.459 - 15.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         0.896    13.699    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.053    13.752 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.193    14.945    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    19.269    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248    19.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.552    20.069    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.042    20.111 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.348    20.459    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    20.663    
                         clock uncertainty           -0.035    20.628    
    SLICE_X0Y59          LDCE (Recov_ldce_G_CLR)     -0.255    20.373    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.373    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.280ns  (logic 0.053ns (1.616%)  route 3.227ns (98.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.894ns = ( 22.894 - 15.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         2.064    14.867    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.053    14.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.163    16.083    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    19.269    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248    19.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.657    20.174    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.042    20.216 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.678    22.894    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    23.099    
                         clock uncertainty           -0.035    23.063    
    SLICE_X1Y64          LDCE (Recov_ldce_G_CLR)     -0.255    22.808    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         22.808    
                         arrival time                         -16.083    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.280ns  (logic 0.053ns (1.616%)  route 3.227ns (98.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.894ns = ( 22.894 - 15.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         2.064    14.867    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.053    14.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.163    16.083    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    19.269    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248    19.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.657    20.174    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.042    20.216 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.678    22.894    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    23.099    
                         clock uncertainty           -0.035    23.063    
    SLICE_X1Y64          LDCE (Recov_ldce_G_CLR)     -0.255    22.808    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         22.808    
                         arrival time                         -16.083    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.740ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.025ns  (logic 0.000ns (0.000%)  route 1.025ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 20.590 - 15.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.025    13.827    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    19.269    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248    19.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.680    20.197    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.042    20.239 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.351    20.590    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    20.795    
                         clock uncertainty           -0.035    20.759    
    SLICE_X2Y58          LDCE (Recov_ldce_G_CLR)     -0.192    20.567    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         20.567    
                         arrival time                         -13.827    
  -------------------------------------------------------------------
                         slack                                  6.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.645ns  (logic 0.028ns (1.702%)  route 1.617ns (98.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.530ns = ( 9.530 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         1.044     9.089    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.028     9.117 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.573     9.691    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.449     7.727    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.035     7.762 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.767     9.530    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     9.382    
    SLICE_X1Y64          LDCE (Remov_ldce_G_CLR)     -0.069     9.313    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -9.313    
                         arrival time                           9.691    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.645ns  (logic 0.028ns (1.702%)  route 1.617ns (98.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.530ns = ( 9.530 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         1.044     9.089    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.028     9.117 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.573     9.691    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.449     7.727    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.035     7.762 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.767     9.530    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     9.382    
    SLICE_X1Y64          LDCE (Remov_ldce_G_CLR)     -0.069     9.313    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -9.313    
                         arrival time                           9.691    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.498ns  (logic 0.000ns (0.000%)  route 0.498ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 7.970 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.498     8.543    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.452     7.731    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.035     7.766 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.204     7.970    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     7.822    
    SLICE_X2Y58          LDCE (Remov_ldce_G_CLR)     -0.050     7.772    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -7.772    
                         arrival time                           8.543    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.141ns  (logic 0.028ns (0.676%)  route 4.113ns (99.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 11.184 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         3.408    11.454    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.028    11.482 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.705    12.187    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.685     7.963    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.035     7.998 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           3.186    11.184    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147    11.037    
    SLICE_X4Y61          LDCE (Remov_ldce_G_CLR)     -0.069    10.968    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -10.968    
                         arrival time                          12.187    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.401ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.025ns  (logic 0.028ns (2.732%)  route 0.997ns (97.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 7.886 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.435     8.481    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.028     8.509 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.562     9.071    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.370     7.648    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.035     7.683 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.203     7.886    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.739    
    SLICE_X0Y59          LDCE (Remov_ldce_G_CLR)     -0.069     7.670    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.670    
                         arrival time                           9.071    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.876ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.751ns  (logic 0.028ns (1.599%)  route 1.723ns (98.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.136ns = ( 8.136 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         1.085     9.131    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.028     9.159 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.637     9.796    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.607     7.886    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.035     7.921 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.216     8.136    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.989    
    SLICE_X3Y62          LDCE (Remov_ldce_G_CLR)     -0.069     7.920    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.920    
                         arrival time                           9.796    
  -------------------------------------------------------------------
                         slack                                  1.876    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.045ns  (logic 0.000ns (0.000%)  route 1.045ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.045    13.848    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X11Y53         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.538    14.211    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X11Y53         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.204    14.416    
                         clock uncertainty           -0.035    14.380    
    SLICE_X11Y53         FDCE (Recov_fdce_C_CLR)     -0.255    14.125    ADC1/LTC2195_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.045ns  (logic 0.000ns (0.000%)  route 1.045ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.045    13.848    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X11Y53         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.538    14.211    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X11Y53         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism              0.204    14.416    
                         clock uncertainty           -0.035    14.380    
    SLICE_X11Y53         FDCE (Recov_fdce_C_CLR)     -0.255    14.125    ADC1/LTC2195_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.045ns  (logic 0.000ns (0.000%)  route 1.045ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.045    13.848    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X11Y53         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.538    14.211    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X11Y53         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism              0.204    14.416    
                         clock uncertainty           -0.035    14.380    
    SLICE_X11Y53         FDCE (Recov_fdce_C_CLR)     -0.255    14.125    ADC1/LTC2195_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.045ns  (logic 0.000ns (0.000%)  route 1.045ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.045    13.848    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X11Y53         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.538    14.211    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X11Y53         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism              0.204    14.416    
                         clock uncertainty           -0.035    14.380    
    SLICE_X11Y53         FDCE (Recov_fdce_C_CLR)     -0.255    14.125    ADC1/LTC2195_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/spi_clk_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.045ns  (logic 0.000ns (0.000%)  route 1.045ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.045    13.848    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X11Y53         FDCE                                         f  ADC1/LTC2195_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.538    14.211    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X11Y53         FDCE                                         r  ADC1/LTC2195_SPI_inst/spi_clk_reg/C
                         clock pessimism              0.204    14.416    
                         clock uncertainty           -0.035    14.380    
    SLICE_X11Y53         FDCE (Recov_fdce_C_CLR)     -0.255    14.125    ADC1/LTC2195_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.045ns  (logic 0.000ns (0.000%)  route 1.045ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.045    13.848    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X10Y53         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.538    14.211    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X10Y53         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism              0.204    14.416    
                         clock uncertainty           -0.035    14.380    
    SLICE_X10Y53         FDCE (Recov_fdce_C_CLR)     -0.228    14.152    ADC1/LTC2195_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.005ns  (logic 0.000ns (0.000%)  route 1.005ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.005    13.808    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X11Y54         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.538    14.211    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X11Y54         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism              0.204    14.416    
                         clock uncertainty           -0.035    14.380    
    SLICE_X11Y54         FDCE (Recov_fdce_C_CLR)     -0.255    14.125    ADC1/LTC2195_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                         -13.808    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.045ns  (logic 0.000ns (0.000%)  route 1.045ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.045    13.848    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X10Y53         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.538    14.211    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X10Y53         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism              0.204    14.416    
                         clock uncertainty           -0.035    14.380    
    SLICE_X10Y53         FDCE (Recov_fdce_C_CLR)     -0.192    14.188    ADC1/LTC2195_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.045ns  (logic 0.000ns (0.000%)  route 1.045ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.045    13.848    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X10Y53         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.538    14.211    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X10Y53         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism              0.204    14.416    
                         clock uncertainty           -0.035    14.380    
    SLICE_X10Y53         FDCE (Recov_fdce_C_CLR)     -0.192    14.188    ADC1/LTC2195_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                         -13.848    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.088ns  (logic 0.000ns (0.000%)  route 1.088ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         1.088    13.891    AD9783_inst1/rst_in
    SLICE_X6Y60          FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596    14.269    AD9783_inst1/CLK
    SLICE_X6Y60          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.035    14.438    
    SLICE_X6Y60          FDCE (Recov_fdce_C_CLR)     -0.192    14.246    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                         -13.891    
  -------------------------------------------------------------------
                         slack                                  0.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.330ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[1]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.254ns  (logic 0.000ns (0.000%)  route 0.254ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.254     8.300    ADC1/rst_in
    SLICE_X2Y55          FDPE                                         f  ADC1/counter_f_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.885     2.134    ADC1/CLK
    SLICE_X2Y55          FDPE                                         r  ADC1/counter_f_reg[1]/C
                         clock pessimism             -0.147     1.986    
                         clock uncertainty            0.035     2.022    
    SLICE_X2Y55          FDPE (Remov_fdpe_C_PRE)     -0.052     1.970    ADC1/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           8.300    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.330ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[2]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.254ns  (logic 0.000ns (0.000%)  route 0.254ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.254     8.300    ADC1/rst_in
    SLICE_X2Y55          FDPE                                         f  ADC1/counter_f_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.885     2.134    ADC1/CLK
    SLICE_X2Y55          FDPE                                         r  ADC1/counter_f_reg[2]/C
                         clock pessimism             -0.147     1.986    
                         clock uncertainty            0.035     2.022    
    SLICE_X2Y55          FDPE (Remov_fdpe_C_PRE)     -0.052     1.970    ADC1/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           8.300    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.330ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[3]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.254ns  (logic 0.000ns (0.000%)  route 0.254ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.254     8.300    ADC1/rst_in
    SLICE_X2Y55          FDPE                                         f  ADC1/counter_f_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.885     2.134    ADC1/CLK
    SLICE_X2Y55          FDPE                                         r  ADC1/counter_f_reg[3]/C
                         clock pessimism             -0.147     1.986    
                         clock uncertainty            0.035     2.022    
    SLICE_X2Y55          FDPE (Remov_fdpe_C_PRE)     -0.052     1.970    ADC1/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           8.300    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.330ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[4]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.254ns  (logic 0.000ns (0.000%)  route 0.254ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.254     8.300    ADC1/rst_in
    SLICE_X2Y55          FDPE                                         f  ADC1/counter_f_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.885     2.134    ADC1/CLK
    SLICE_X2Y55          FDPE                                         r  ADC1/counter_f_reg[4]/C
                         clock pessimism             -0.147     1.986    
                         clock uncertainty            0.035     2.022    
    SLICE_X2Y55          FDPE (Remov_fdpe_C_PRE)     -0.052     1.970    ADC1/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           8.300    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.330ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[5]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.254ns  (logic 0.000ns (0.000%)  route 0.254ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.254     8.300    ADC1/rst_in
    SLICE_X2Y55          FDPE                                         f  ADC1/counter_f_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.885     2.134    ADC1/CLK
    SLICE_X2Y55          FDPE                                         r  ADC1/counter_f_reg[5]/C
                         clock pessimism             -0.147     1.986    
                         clock uncertainty            0.035     2.022    
    SLICE_X2Y55          FDPE (Remov_fdpe_C_PRE)     -0.052     1.970    ADC1/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           8.300    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.359ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.265ns  (logic 0.000ns (0.000%)  route 0.265ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.265     8.311    ADC1/rst_in
    SLICE_X5Y55          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.884     2.133    ADC1/CLK
    SLICE_X5Y55          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     1.985    
                         clock uncertainty            0.035     2.021    
    SLICE_X5Y55          FDCE (Remov_fdce_C_CLR)     -0.069     1.952    ADC1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           8.311    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.359ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.265ns  (logic 0.000ns (0.000%)  route 0.265ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.265     8.311    ADC1/rst_in
    SLICE_X5Y55          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.884     2.133    ADC1/CLK
    SLICE_X5Y55          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     1.985    
                         clock uncertainty            0.035     2.021    
    SLICE_X5Y55          FDCE (Remov_fdce_C_CLR)     -0.069     1.952    ADC1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           8.311    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.359ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.265ns  (logic 0.000ns (0.000%)  route 0.265ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.265     8.311    ADC1/rst_in
    SLICE_X5Y55          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.884     2.133    ADC1/CLK
    SLICE_X5Y55          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.147     1.985    
                         clock uncertainty            0.035     2.021    
    SLICE_X5Y55          FDCE (Remov_fdce_C_CLR)     -0.069     1.952    ADC1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           8.311    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.361ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.267ns  (logic 0.000ns (0.000%)  route 0.267ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.267     8.313    ADC1/rst_in
    SLICE_X4Y55          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.884     2.133    ADC1/CLK
    SLICE_X4Y55          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.147     1.985    
                         clock uncertainty            0.035     2.021    
    SLICE_X4Y55          FDCE (Remov_fdce_C_CLR)     -0.069     1.952    ADC1/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           8.313    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.361ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.267ns  (logic 0.000ns (0.000%)  route 0.267ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.267     8.313    ADC1/rst_in
    SLICE_X4Y55          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.884     2.133    ADC1/CLK
    SLICE_X4Y55          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.147     1.985    
                         clock uncertainty            0.035     2.021    
    SLICE_X4Y55          FDCE (Remov_fdce_C_CLR)     -0.069     1.952    ADC1/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           8.313    
  -------------------------------------------------------------------
                         slack                                  6.361    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clkPS_int

Setup :            0  Failing Endpoints,  Worst Slack        1.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/ODDR_inst/R
                            (recovery check against rising-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkPS_int rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.645ns  (logic 0.000ns (0.000%)  route 4.645ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.823ns = ( 18.823 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         4.645    17.447    ADC1/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC1/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.833    14.506    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.589 r  ADC1/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.262    16.851    ADC1/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC1/BUFG_clkPS/O
                         net (fo=1, routed)           1.859    18.823    ADC1/clkPS
    OLOGIC_X0Y36         ODDR                                         r  ADC1/ODDR_inst/C
                         clock pessimism              0.204    19.028    
                         clock uncertainty           -0.194    18.834    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    18.570    ADC1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -17.447    
  -------------------------------------------------------------------
                         slack                                  1.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/ODDR_inst/R
                            (removal check against rising-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkPS_int rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.000ns (0.000%)  route 2.303ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.255ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     2.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     3.045 r  rst_in_reg/Q
                         net (fo=129, routed)         2.303     5.348    ADC1/rst_in
    OLOGIC_X0Y36         ODDR                                         r  ADC1/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.946     2.195    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  ADC1/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    ADC1/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC1/BUFG_clkPS/O
                         net (fo=1, routed)           0.981     4.255    ADC1/clkPS
    OLOGIC_X0Y36         ODDR                                         r  ADC1/ODDR_inst/C
                         clock pessimism             -0.147     4.107    
                         clock uncertainty            0.194     4.301    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     4.301    ADC1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -4.301    
                         arrival time                           5.348    
  -------------------------------------------------------------------
                         slack                                  1.047    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        15.701ns  (logic 0.053ns (0.338%)  route 15.648ns (99.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.567ns = ( 21.567 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)          14.485    19.337    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.053    19.390 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.163    20.553    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.883    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    17.099 r  rst_in_reg/Q
                         net (fo=129, routed)         1.747    18.846    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.042    18.888 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.678    21.567    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    21.771    
                         clock uncertainty           -0.035    21.736    
    SLICE_X1Y64          LDCE (Recov_ldce_G_CLR)     -0.255    21.481    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         21.481    
                         arrival time                         -20.553    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        15.701ns  (logic 0.053ns (0.338%)  route 15.648ns (99.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.567ns = ( 21.567 - 10.000 ) 
    Source Clock Delay      (SCD):    4.853ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)          14.485    19.337    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.053    19.390 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.163    20.553    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.883    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    17.099 r  rst_in_reg/Q
                         net (fo=129, routed)         1.747    18.846    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.042    18.888 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.678    21.567    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    21.771    
                         clock uncertainty           -0.035    21.736    
    SLICE_X1Y64          LDCE (Recov_ldce_G_CLR)     -0.255    21.481    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         21.481    
                         arrival time                         -20.553    
  -------------------------------------------------------------------
                         slack                                  0.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.441ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 0.028ns (0.393%)  route 7.093ns (99.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.760ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.520     8.384    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.028     8.412 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.573     8.985    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         1.206     4.958    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.035     4.993 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.767     6.760    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     6.613    
    SLICE_X1Y64          LDCE (Remov_ldce_G_CLR)     -0.069     6.544    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -6.544    
                         arrival time                           8.985    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.441ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 0.028ns (0.393%)  route 7.093ns (99.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.760ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           6.520     8.384    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.028     8.412 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.573     8.985    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         1.206     4.958    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.035     4.993 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.767     6.760    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     6.613    
    SLICE_X1Y64          LDCE (Remov_ldce_G_CLR)     -0.069     6.544    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -6.544    
                         arrival time                           8.985    
  -------------------------------------------------------------------
                         slack                                  2.441    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        1.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        14.794ns  (logic 0.158ns (1.068%)  route 14.636ns (98.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.113ns = ( 21.113 - 10.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.246     4.830 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)          13.443    18.272    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.158    18.430 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.193    19.623    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.883    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    17.099 r  rst_in_reg/Q
                         net (fo=129, routed)         3.624    20.723    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.042    20.765 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.348    21.113    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    21.317    
                         clock uncertainty           -0.035    21.282    
    SLICE_X0Y59          LDCE (Recov_ldce_G_CLR)     -0.255    21.027    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         21.027    
                         arrival time                         -19.623    
  -------------------------------------------------------------------
                         slack                                  1.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.390ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 0.066ns (0.970%)  route 6.735ns (99.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.482ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.091     1.855 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           6.173     8.028    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.066     8.094 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.562     8.656    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         2.493     6.244    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.035     6.279 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.203     6.482    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     6.335    
    SLICE_X0Y59          LDCE (Remov_ldce_G_CLR)     -0.069     6.266    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -6.266    
                         arrival time                           8.656    
  -------------------------------------------------------------------
                         slack                                  2.390    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        0.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        13.115ns  (logic 0.053ns (0.404%)  route 13.062ns (99.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.907ns = ( 23.907 - 10.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 9.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     9.584    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.308     9.892 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)         11.693    21.584    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y61          LUT3 (Prop_lut3_I2_O)        0.053    21.637 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.369    23.006    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.883    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    17.099 r  rst_in_reg/Q
                         net (fo=129, routed)         1.840    18.940    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.042    18.982 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           4.925    23.907    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    24.111    
                         clock uncertainty           -0.035    24.076    
    SLICE_X4Y61          LDCE (Recov_ldce_G_CLR)     -0.255    23.821    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         23.821    
                         arrival time                         -23.006    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.086ns  (logic 0.035ns (0.857%)  route 4.051ns (99.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 15.614 - 10.000 ) 
    Source Clock Delay      (SCD):    2.279ns = ( 7.279 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.388    10.667    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.035    10.702 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.663    11.365    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541    11.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512    12.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665    12.945    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100    13.045 r  rst_in_reg/Q
                         net (fo=129, routed)         1.042    14.087    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.028    14.115 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.498    15.614    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.147    15.761    
                         clock uncertainty           -0.035    15.726    
    SLICE_X1Y64          LDCE (Recov_ldce_G_CLR)     -0.117    15.609    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.086ns  (logic 0.035ns (0.857%)  route 4.051ns (99.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 15.614 - 10.000 ) 
    Source Clock Delay      (SCD):    2.279ns = ( 7.279 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.388    10.667    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.035    10.702 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.663    11.365    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541    11.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512    12.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665    12.945    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100    13.045 r  rst_in_reg/Q
                         net (fo=129, routed)         1.042    14.087    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.028    14.115 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.498    15.614    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.147    15.761    
                         clock uncertainty           -0.035    15.726    
    SLICE_X1Y64          LDCE (Recov_ldce_G_CLR)     -0.117    15.609    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.308ns  (logic 0.035ns (2.676%)  route 1.273ns (97.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 13.692 - 10.000 ) 
    Source Clock Delay      (SCD):    2.279ns = ( 7.279 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.524     7.803    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.035     7.838 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.748     8.586    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541    11.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512    12.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665    12.945    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100    13.045 r  rst_in_reg/Q
                         net (fo=129, routed)         0.434    13.479    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.028    13.507 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.185    13.692    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.147    13.839    
                         clock uncertainty           -0.035    13.804    
    SLICE_X3Y62          LDCE (Recov_ldce_G_CLR)     -0.117    13.687    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         13.687    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.989ns  (logic 0.035ns (1.171%)  route 2.954ns (98.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 15.389 - 10.000 ) 
    Source Clock Delay      (SCD):    2.279ns = ( 7.279 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.883     7.132    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.147     7.279 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.298     9.577    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.035     9.612 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.656    10.268    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541    11.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512    12.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665    12.945    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100    13.045 r  rst_in_reg/Q
                         net (fo=129, routed)         2.142    15.187    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.028    15.215 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.174    15.389    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.147    15.536    
                         clock uncertainty           -0.035    15.501    
    SLICE_X0Y59          LDCE (Recov_ldce_G_CLR)     -0.117    15.384    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  5.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.365ns  (logic 0.042ns (0.962%)  route 4.323ns (99.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.555ns
    Source Clock Delay      (SCD):    4.517ns = ( 9.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.315    12.832    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.042    12.874 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.008    13.882    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269     7.803 r  rst_in_reg/Q
                         net (fo=129, routed)         4.293    12.095    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.053    12.148 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.407    12.555    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.204    12.351    
                         clock uncertainty            0.035    12.386    
    SLICE_X0Y59          LDCE (Remov_ldce_G_CLR)     -0.149    12.237    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                        -12.237    
                         arrival time                          13.882    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             2.640ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.997ns  (logic 0.042ns (2.103%)  route 1.955ns (97.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.192ns
    Source Clock Delay      (SCD):    4.517ns = ( 9.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.777    10.295    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.042    10.337 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.177    11.514    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269     7.803 r  rst_in_reg/Q
                         net (fo=129, routed)         0.885     8.688    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.053     8.741 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.452     9.192    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.204     8.988    
                         clock uncertainty            0.035     9.023    
    SLICE_X3Y62          LDCE (Remov_ldce_G_CLR)     -0.149     8.874    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.874    
                         arrival time                          11.514    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.726ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.968ns  (logic 0.042ns (0.704%)  route 5.926ns (99.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.077ns
    Source Clock Delay      (SCD):    4.517ns = ( 9.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.931    14.448    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.042    14.490 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.995    15.485    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269     7.803 r  rst_in_reg/Q
                         net (fo=129, routed)         2.059     9.862    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.053     9.915 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.162    13.077    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.204    12.873    
                         clock uncertainty            0.035    12.908    
    SLICE_X1Y64          LDCE (Remov_ldce_G_CLR)     -0.149    12.759    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                        -12.759    
                         arrival time                          15.485    
  -------------------------------------------------------------------
                         slack                                  2.726    

Slack (MET) :             2.726ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.968ns  (logic 0.042ns (0.704%)  route 5.926ns (99.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.077ns
    Source Clock Delay      (SCD):    4.517ns = ( 9.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          4.931    14.448    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.042    14.490 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.995    15.485    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269     7.803 r  rst_in_reg/Q
                         net (fo=129, routed)         2.059     9.862    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.053     9.915 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.162    13.077    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.204    12.873    
                         clock uncertainty            0.035    12.908    
    SLICE_X1Y64          LDCE (Remov_ldce_G_CLR)     -0.149    12.759    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                        -12.759    
                         arrival time                          15.485    
  -------------------------------------------------------------------
                         slack                                  2.726    

Slack (MET) :             5.141ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        11.185ns  (logic 0.042ns (0.376%)  route 11.143ns (99.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        11.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.879ns
    Source Clock Delay      (SCD):    4.517ns = ( 9.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.596     9.269    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.248     9.517 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          9.975    19.492    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y61          LUT3 (Prop_lut3_I2_O)        0.042    19.534 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.168    20.702    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269     7.803 r  rst_in_reg/Q
                         net (fo=129, routed)         2.161     9.964    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.053    10.017 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           5.862    15.879    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.204    15.675    
                         clock uncertainty            0.035    15.710    
    SLICE_X4Y61          LDCE (Remov_ldce_G_CLR)     -0.149    15.561    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -15.561    
                         arrival time                          20.702    
  -------------------------------------------------------------------
                         slack                                  5.141    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  rst_in

Setup :            1  Failing Endpoint ,  Worst Slack       -2.485ns,  Total Violation       -2.485ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.485ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        21.722ns  (logic 0.322ns (1.482%)  route 21.400ns (98.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.907ns = ( 23.907 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X4Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)          20.031    24.883    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X3Y61          LUT3 (Prop_lut3_I1_O)        0.053    24.936 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.369    26.305    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.883    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    17.099 r  rst_in_reg/Q
                         net (fo=129, routed)         1.840    18.940    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.042    18.982 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           4.925    23.907    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    24.111    
                         clock uncertainty           -0.035    24.076    
    SLICE_X4Y61          LDCE (Recov_ldce_G_CLR)     -0.255    23.821    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         23.821    
                         arrival time                         -26.305    
  -------------------------------------------------------------------
                         slack                                 -2.485    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 ADC1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 0.322ns (4.849%)  route 6.319ns (95.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.386ns = ( 18.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.708     4.586    ADC1/CLK
    SLICE_X3Y56          FDRE                                         r  ADC1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  ADC1/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.841     7.695    ADC1/LTC2195_SPI_inst/spi_data[0]
    SLICE_X2Y52          LUT3 (Prop_lut3_I1_O)        0.053     7.748 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.478    11.226    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X0Y51          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.883    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    17.099 r  rst_in_reg/Q
                         net (fo=129, routed)         0.875    17.975    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X2Y52          LUT3 (Prop_lut3_I2_O)        0.042    18.017 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.369    18.386    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X0Y51          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    18.590    
                         clock uncertainty           -0.035    18.555    
    SLICE_X0Y51          LDCE (Recov_ldce_G_CLR)     -0.255    18.300    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.300    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.146ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 0.322ns (4.984%)  route 6.138ns (95.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.276ns = ( 18.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.706     4.584    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           4.741     9.593    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.053     9.646 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.397    11.044    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.883    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    17.099 r  rst_in_reg/Q
                         net (fo=129, routed)         0.749    17.848    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.042    17.890 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.386    18.276    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    18.480    
                         clock uncertainty           -0.035    18.445    
    SLICE_X3Y62          LDCE (Recov_ldce_G_CLR)     -0.255    18.190    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.190    
                         arrival time                         -11.044    
  -------------------------------------------------------------------
                         slack                                  7.146    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 0.361ns (5.944%)  route 5.712ns (94.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.956ns = ( 17.956 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.708     4.586    ADC1/CLK
    SLICE_X6Y55          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     4.894 f  ADC1/spi_trigger_reg/Q
                         net (fo=10, routed)          2.487     7.380    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.053     7.433 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.225    10.658    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y54          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.883    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    17.099 r  rst_in_reg/Q
                         net (fo=129, routed)         0.471    17.571    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.042    17.613 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.344    17.956    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y54          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    18.161    
                         clock uncertainty           -0.035    18.125    
    SLICE_X3Y54          LDCE (Recov_ldce_G_CLR)     -0.255    17.870    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         17.870    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 0.361ns (6.140%)  route 5.519ns (93.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.943ns = ( 17.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.708     4.586    ADC1/CLK
    SLICE_X6Y55          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     4.894 f  ADC1/spi_trigger_reg/Q
                         net (fo=10, routed)          2.306     7.200    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y54          LUT3 (Prop_lut3_I2_O)        0.053     7.253 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.213    10.465    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X0Y54          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.883    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    17.099 r  rst_in_reg/Q
                         net (fo=129, routed)         0.538    17.637    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X1Y54          LUT3 (Prop_lut3_I2_O)        0.042    17.679 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.263    17.943    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X0Y54          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    18.147    
                         clock uncertainty           -0.035    18.112    
    SLICE_X0Y54          LDCE (Recov_ldce_G_CLR)     -0.255    17.857    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         17.857    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                  7.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.146ns (4.891%)  route 2.839ns (95.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.664     1.765    ADC1/CLK
    SLICE_X6Y55          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     1.883 f  ADC1/spi_trigger_reg/Q
                         net (fo=10, routed)          1.145     3.028    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y54          LUT3 (Prop_lut3_I2_O)        0.028     3.056 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.694     4.750    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X0Y54          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         0.361     4.113    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X1Y54          LUT3 (Prop_lut3_I2_O)        0.035     4.148 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.149     4.297    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X0Y54          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     4.150    
    SLICE_X0Y54          LDCE (Remov_ldce_G_CLR)     -0.069     4.081    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -4.081    
                         arrival time                           4.750    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.146ns (4.462%)  route 3.126ns (95.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.580ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.664     1.765    ADC1/CLK
    SLICE_X6Y55          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     1.883 f  ADC1/spi_trigger_reg/Q
                         net (fo=10, routed)          1.284     3.167    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X2Y52          LUT3 (Prop_lut3_I2_O)        0.028     3.195 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.842     5.037    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X0Y51          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         0.584     4.336    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X2Y52          LUT3 (Prop_lut3_I2_O)        0.035     4.371 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.209     4.580    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X0Y51          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     4.433    
    SLICE_X0Y51          LDCE (Remov_ldce_G_CLR)     -0.069     4.364    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -4.364    
                         arrival time                           5.037    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 ADC1/spi_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.128ns (4.252%)  route 2.882ns (95.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.301ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.665     1.766    ADC1/CLK
    SLICE_X3Y55          FDRE                                         r  ADC1/spi_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  ADC1/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.180     3.046    ADC1/LTC2195_SPI_inst/spi_data[2]
    SLICE_X3Y55          LUT3 (Prop_lut3_I1_O)        0.028     3.074 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.702     4.776    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y54          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         0.315     4.067    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.035     4.102 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.199     4.301    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y54          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     4.153    
    SLICE_X3Y54          LDCE (Remov_ldce_G_CLR)     -0.069     4.084    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -4.084    
                         arrival time                           4.776    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 0.128ns (3.786%)  route 3.253ns (96.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.505ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.663     1.764    AD9783_inst1/CLK
    SLICE_X3Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.100     1.864 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.616     4.480    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y62          LUT3 (Prop_lut3_I1_O)        0.028     4.508 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.637     5.145    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         0.503     4.255    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.035     4.290 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.216     4.505    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     4.358    
    SLICE_X3Y62          LDCE (Remov_ldce_G_CLR)     -0.069     4.289    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -4.289    
                         arrival time                           5.145    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             4.684ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        10.934ns  (logic 0.128ns (1.171%)  route 10.806ns (98.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.229ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.662     1.763    AD9783_inst1/CLK
    SLICE_X4Y60          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.100     1.863 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)          10.101    11.964    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X3Y61          LUT3 (Prop_lut3_I1_O)        0.028    11.992 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.705    12.697    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         1.256     5.008    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.035     5.043 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           3.186     8.229    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     8.082    
    SLICE_X4Y61          LDCE (Remov_ldce_G_CLR)     -0.069     8.013    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.013    
                         arrival time                          12.697    
  -------------------------------------------------------------------
                         slack                                  4.684    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        1.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.912ns  (logic 0.053ns (1.355%)  route 3.859ns (98.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.943ns = ( 17.943 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         0.646    13.449    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X1Y54          LUT3 (Prop_lut3_I0_O)        0.053    13.502 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.213    16.715    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X0Y54          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.883    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    17.099 r  rst_in_reg/Q
                         net (fo=129, routed)         0.538    17.637    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X1Y54          LUT3 (Prop_lut3_I2_O)        0.042    17.679 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.263    17.943    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X0Y54          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.703    18.646    
                         clock uncertainty           -0.035    18.611    
    SLICE_X0Y54          LDCE (Recov_ldce_G_CLR)     -0.255    18.356    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         18.356    
                         arrival time                         -16.715    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.729ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.267ns  (logic 0.053ns (1.242%)  route 4.214ns (98.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.386ns = ( 18.386 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         0.736    13.539    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X2Y52          LUT3 (Prop_lut3_I0_O)        0.053    13.592 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.478    17.070    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X0Y51          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.883    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    17.099 r  rst_in_reg/Q
                         net (fo=129, routed)         0.875    17.975    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X2Y52          LUT3 (Prop_lut3_I2_O)        0.042    18.017 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.369    18.386    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X0Y51          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.703    19.089    
                         clock uncertainty           -0.035    19.054    
    SLICE_X0Y51          LDCE (Recov_ldce_G_CLR)     -0.255    18.799    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -17.070    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.611ns  (logic 0.053ns (1.468%)  route 3.558ns (98.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.956ns = ( 17.956 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         0.333    13.135    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X3Y55          LUT3 (Prop_lut3_I0_O)        0.053    13.188 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.225    16.414    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y54          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.883    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    17.099 r  rst_in_reg/Q
                         net (fo=129, routed)         0.471    17.571    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.042    17.613 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.344    17.956    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y54          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.703    18.660    
                         clock uncertainty           -0.035    18.624    
    SLICE_X3Y54          LDCE (Recov_ldce_G_CLR)     -0.255    18.369    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         18.369    
                         arrival time                         -16.414    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.607ns  (logic 0.053ns (1.470%)  route 3.554ns (98.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.276ns = ( 18.276 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         2.156    14.959    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.053    15.012 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.397    16.409    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.883    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    17.099 r  rst_in_reg/Q
                         net (fo=129, routed)         0.749    17.848    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.042    17.890 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.386    18.276    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.703    18.979    
                         clock uncertainty           -0.035    18.944    
    SLICE_X3Y62          LDCE (Recov_ldce_G_CLR)     -0.255    18.689    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.689    
                         arrival time                         -16.409    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        8.391ns  (logic 0.053ns (0.632%)  route 8.338ns (99.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.907ns = ( 23.907 - 10.000 ) 
    Source Clock Delay      (SCD):    7.803ns = ( 12.803 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     9.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     9.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170    10.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708    12.534    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269    12.803 f  rst_in_reg/Q
                         net (fo=129, routed)         6.969    19.772    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.053    19.825 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.369    21.194    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278    13.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216    14.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    15.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.883    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    17.099 r  rst_in_reg/Q
                         net (fo=129, routed)         1.840    18.940    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.042    18.982 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           4.925    23.907    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.703    24.610    
                         clock uncertainty           -0.035    24.575    
    SLICE_X4Y61          LDCE (Recov_ldce_G_CLR)     -0.255    24.320    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         24.320    
                         arrival time                         -21.194    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.422ns  (logic 0.000ns (0.000%)  route 0.422ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 13.671 - 10.000 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 8.752 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     6.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     7.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     7.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     8.628    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     8.752 f  rst_in_reg/Q
                         net (fo=129, routed)         0.422     9.174    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X6Y53          LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541    11.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512    12.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665    12.945    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100    13.045 r  rst_in_reg/Q
                         net (fo=129, routed)         0.386    13.432    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.028    13.460 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.211    13.671    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X6Y53          LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.706    14.378    
                         clock uncertainty           -0.035    14.342    
    SLICE_X6Y53          LDCE (Recov_ldce_G_CLR)     -0.079    14.263    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.575ns  (logic 0.000ns (0.000%)  route 0.575ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 13.912 - 10.000 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 8.752 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     6.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     7.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     7.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     8.628    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     8.752 f  rst_in_reg/Q
                         net (fo=129, routed)         0.575     9.326    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541    11.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512    12.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665    12.945    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100    13.045 r  rst_in_reg/Q
                         net (fo=129, routed)         0.665    13.710    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.028    13.738 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.174    13.912    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.706    14.619    
                         clock uncertainty           -0.035    14.583    
    SLICE_X2Y58          LDCE (Recov_ldce_G_CLR)     -0.079    14.504    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.907ns  (logic 0.035ns (1.835%)  route 1.872ns (98.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 15.614 - 10.000 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 8.752 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     6.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     7.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     7.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     8.628    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     8.752 f  rst_in_reg/Q
                         net (fo=129, routed)         1.209     9.961    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.035     9.996 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.663    10.659    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541    11.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512    12.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665    12.945    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100    13.045 r  rst_in_reg/Q
                         net (fo=129, routed)         1.042    14.087    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.028    14.115 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.498    15.614    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.706    16.320    
                         clock uncertainty           -0.035    16.285    
    SLICE_X1Y64          LDCE (Recov_ldce_G_CLR)     -0.117    16.168    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         16.168    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.907ns  (logic 0.035ns (1.835%)  route 1.872ns (98.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 15.614 - 10.000 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 8.752 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     6.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     7.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     7.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     8.628    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     8.752 f  rst_in_reg/Q
                         net (fo=129, routed)         1.209     9.961    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.035     9.996 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.663    10.659    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541    11.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512    12.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665    12.945    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100    13.045 r  rst_in_reg/Q
                         net (fo=129, routed)         1.042    14.087    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.028    14.115 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.498    15.614    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.706    16.320    
                         clock uncertainty           -0.035    16.285    
    SLICE_X1Y64          LDCE (Recov_ldce_G_CLR)     -0.117    16.168    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         16.168    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.198ns  (logic 0.035ns (2.921%)  route 1.163ns (97.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 15.389 - 10.000 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 8.752 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     6.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     7.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     7.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     8.628    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     8.752 f  rst_in_reg/Q
                         net (fo=129, routed)         0.507     9.259    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.035     9.294 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.656     9.950    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541    11.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512    12.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665    12.945    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100    13.045 r  rst_in_reg/Q
                         net (fo=129, routed)         2.142    15.187    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.028    15.215 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.174    15.389    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.706    16.095    
                         clock uncertainty           -0.035    16.060    
    SLICE_X0Y59          LDCE (Recov_ldce_G_CLR)     -0.117    15.943    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         15.943    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                  5.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.171ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.810ns  (logic 0.042ns (2.320%)  route 1.768ns (97.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.555ns
    Source Clock Delay      (SCD):    7.099ns = ( 12.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278     8.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216     9.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    10.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    11.883    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    12.099 f  rst_in_reg/Q
                         net (fo=129, routed)         0.760    12.860    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.042    12.902 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.008    13.910    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269     7.803 r  rst_in_reg/Q
                         net (fo=129, routed)         4.293    12.095    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.053    12.148 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.407    12.555    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X0Y59          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.703    11.852    
                         clock uncertainty            0.035    11.887    
    SLICE_X0Y59          LDCE (Remov_ldce_G_CLR)     -0.149    11.738    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                        -11.738    
                         arrival time                          13.910    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.627ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.788ns  (logic 0.042ns (1.506%)  route 2.746ns (98.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.077ns
    Source Clock Delay      (SCD):    7.099ns = ( 12.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278     8.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216     9.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    10.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    11.883    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    12.099 f  rst_in_reg/Q
                         net (fo=129, routed)         1.751    13.850    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.042    13.892 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.995    14.888    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269     7.803 r  rst_in_reg/Q
                         net (fo=129, routed)         2.059     9.862    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.053     9.915 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.162    13.077    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.703    12.374    
                         clock uncertainty            0.035    12.409    
    SLICE_X1Y64          LDCE (Remov_ldce_G_CLR)     -0.149    12.260    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                        -12.260    
                         arrival time                          14.888    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.627ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.788ns  (logic 0.042ns (1.506%)  route 2.746ns (98.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.077ns
    Source Clock Delay      (SCD):    7.099ns = ( 12.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278     8.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216     9.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    10.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    11.883    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    12.099 f  rst_in_reg/Q
                         net (fo=129, routed)         1.751    13.850    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.042    13.892 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.995    14.888    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269     7.803 r  rst_in_reg/Q
                         net (fo=129, routed)         2.059     9.862    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y63          LUT3 (Prop_lut3_I2_O)        0.053     9.915 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.162    13.077    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y64          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.703    12.374    
                         clock uncertainty            0.035    12.409    
    SLICE_X1Y64          LDCE (Remov_ldce_G_CLR)     -0.149    12.260    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                        -12.260    
                         arrival time                          14.888    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             4.113ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.875ns  (logic 0.000ns (0.000%)  route 0.875ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.644ns
    Source Clock Delay      (SCD):    7.099ns = ( 12.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278     8.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216     9.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    10.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    11.883    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    12.099 f  rst_in_reg/Q
                         net (fo=129, routed)         0.875    12.974    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269     7.803 r  rst_in_reg/Q
                         net (fo=129, routed)         1.378     9.181    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.053     9.234 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.410     9.644    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.703     8.940    
                         clock uncertainty            0.035     8.976    
    SLICE_X2Y58          LDCE (Remov_ldce_G_CLR)     -0.115     8.861    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.861    
                         arrival time                          12.974    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.129ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        7.092ns  (logic 0.042ns (0.592%)  route 7.050ns (99.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.879ns
    Source Clock Delay      (SCD):    7.099ns = ( 12.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278     8.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216     9.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    10.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    11.883    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    12.099 f  rst_in_reg/Q
                         net (fo=129, routed)         5.882    17.982    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.042    18.024 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.168    19.192    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269     7.803 r  rst_in_reg/Q
                         net (fo=129, routed)         2.161     9.964    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.053    10.017 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           5.862    15.879    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y61          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.703    15.176    
                         clock uncertainty            0.035    15.211    
    SLICE_X4Y61          LDCE (Remov_ldce_G_CLR)     -0.149    15.062    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -15.062    
                         arrival time                          19.192    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.391ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.635ns  (logic 0.000ns (0.000%)  route 0.635ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.127ns
    Source Clock Delay      (SCD):    7.099ns = ( 12.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=129, routed)         1.278     8.951    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.216     9.167 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.005    10.172    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.285 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    11.883    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.216    12.099 f  rst_in_reg/Q
                         net (fo=129, routed)         0.635    12.735    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X6Y53          LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=129, routed)         1.389     4.267    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.269     4.536 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           1.170     5.706    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.826 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.534    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.269     7.803 r  rst_in_reg/Q
                         net (fo=129, routed)         0.796     8.599    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.053     8.652 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.474     9.127    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X6Y53          LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.703     8.423    
                         clock uncertainty            0.035     8.459    
    SLICE_X6Y53          LDCE (Remov_ldce_G_CLR)     -0.115     8.344    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.344    
                         arrival time                          12.735    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             6.031ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.751ns  (logic 0.028ns (1.599%)  route 1.723ns (98.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.505ns
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         1.085     9.131    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I0_O)        0.028     9.159 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.637     9.796    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         0.503     4.255    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.035     4.290 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.216     4.505    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X3Y62          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.706     3.799    
                         clock uncertainty            0.035     3.834    
    SLICE_X3Y62          LDCE (Remov_ldce_G_CLR)     -0.069     3.765    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -3.765    
                         arrival time                           9.796    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.408ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.924ns  (logic 0.028ns (1.455%)  route 1.896ns (98.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.301ns
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.194     8.239    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X3Y55          LUT3 (Prop_lut3_I0_O)        0.028     8.267 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.702     9.969    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y54          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         0.315     4.067    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.035     4.102 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.199     4.301    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y54          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.706     3.594    
                         clock uncertainty            0.035     3.630    
    SLICE_X3Y54          LDCE (Remov_ldce_G_CLR)     -0.069     3.561    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -3.561    
                         arrival time                           9.969    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.444ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.238ns  (logic 0.028ns (1.251%)  route 2.210ns (98.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.580ns
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.368     8.414    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X2Y52          LUT3 (Prop_lut3_I0_O)        0.028     8.442 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.842    10.284    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X0Y51          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         0.584     4.336    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X2Y52          LUT3 (Prop_lut3_I2_O)        0.035     4.371 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.209     4.580    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X0Y51          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.706     3.874    
                         clock uncertainty            0.035     3.909    
    SLICE_X0Y51          LDCE (Remov_ldce_G_CLR)     -0.069     3.840    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -3.840    
                         arrival time                          10.284    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.524ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.036ns  (logic 0.028ns (1.375%)  route 2.008ns (98.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    3.045ns = ( 8.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=129, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.512     7.254    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.280 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     7.945    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.100     8.045 f  rst_in_reg/Q
                         net (fo=129, routed)         0.314     8.359    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X1Y54          LUT3 (Prop_lut3_I0_O)        0.028     8.387 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.694    10.081    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X0Y54          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=129, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.600     2.713    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.743 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.628    DIVclk_BUFG
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.124     3.752 r  rst_in_reg/Q
                         net (fo=129, routed)         0.361     4.113    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X1Y54          LUT3 (Prop_lut3_I2_O)        0.035     4.148 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.149     4.297    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X0Y54          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.706     3.591    
                         clock uncertainty            0.035     3.626    
    SLICE_X0Y54          LDCE (Remov_ldce_G_CLR)     -0.069     3.557    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                          10.081    
  -------------------------------------------------------------------
                         slack                                  6.524    





