\section{Summary of the Universal Verification Methodology}\label{uvm}
- ca. 3 pages
\\
- 1/2 page\\
-what is UVM?\\
-why should you use UVM?\\
-different types of UVCs (interface, module)\\
\subsection{Interface UVC} (1 page)\\
- environment, slave/master agent, bfm, sequence driver, sequences, monitor\\
- active/passive\\
\subsection{Module UVC} (1 page)\\
- environment, monitor, scoreboard, reference model\\
\subsection{Data Communication between Components} (1/2 page)\\
- TLM-Ports\\
