--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7a100t,fgg484,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ALU_OP<0>   |    5.501(R)|      SLOW  |    1.578(R)|      SLOW  |clk_BUFGP         |   0.000|
ALU_OP<1>   |    3.823(R)|      SLOW  |    2.131(R)|      SLOW  |clk_BUFGP         |   0.000|
ALU_OP<2>   |    4.052(R)|      SLOW  |    2.156(R)|      SLOW  |clk_BUFGP         |   0.000|
R_Addr_A<0> |    8.976(R)|      SLOW  |   -0.004(R)|      SLOW  |clk_BUFGP         |   0.000|
R_Addr_A<1> |    9.780(R)|      SLOW  |    0.324(R)|      SLOW  |clk_BUFGP         |   0.000|
R_Addr_A<2> |    6.608(R)|      SLOW  |    0.241(R)|      SLOW  |clk_BUFGP         |   0.000|
R_Addr_A<3> |    7.193(R)|      SLOW  |    1.033(R)|      SLOW  |clk_BUFGP         |   0.000|
R_Addr_A<4> |    7.846(R)|      SLOW  |    0.608(R)|      SLOW  |clk_BUFGP         |   0.000|
R_Addr_B<0> |   10.140(R)|      SLOW  |   -0.121(R)|      SLOW  |clk_BUFGP         |   0.000|
R_Addr_B<1> |    8.703(R)|      SLOW  |   -0.095(R)|      SLOW  |clk_BUFGP         |   0.000|
R_Addr_B<2> |    7.228(R)|      SLOW  |    0.387(R)|      SLOW  |clk_BUFGP         |   0.000|
R_Addr_B<3> |    6.541(R)|      SLOW  |    0.543(R)|      SLOW  |clk_BUFGP         |   0.000|
R_Addr_B<4> |    6.604(R)|      SLOW  |    0.681(R)|      SLOW  |clk_BUFGP         |   0.000|
W           |    3.943(R)|      SLOW  |    2.386(R)|      SLOW  |clk_BUFGP         |   0.000|
W_Addr<0>   |    4.289(R)|      SLOW  |    2.100(R)|      SLOW  |clk_BUFGP         |   0.000|
W_Addr<1>   |    4.656(R)|      SLOW  |    1.801(R)|      SLOW  |clk_BUFGP         |   0.000|
W_Addr<2>   |    4.652(R)|      SLOW  |    1.809(R)|      SLOW  |clk_BUFGP         |   0.000|
W_Addr<3>   |    4.797(R)|      SLOW  |    1.657(R)|      SLOW  |clk_BUFGP         |   0.000|
W_Addr<4>   |    5.163(R)|      SLOW  |    1.355(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    4.514(R)|      SLOW  |    1.966(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.234|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_s
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_s          |    2.751|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue May 24 21:07:05 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4962 MB



