<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>R:\Applications\Gowin\basics-graphics-music\labs\3_music\my_proj\run\impl\gwsynthesis\fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>R:\Applications\Gowin\basics-graphics-music\boards\tang_nano_9k_lcd_480_272_tm1638\board_specific.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>R:\Applications\Gowin\basics-graphics-music\boards\tang_nano_9k_lcd_480_272_tm1638\board_specific.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun May  4 16:55:32 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>6742</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4252</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>CLK </td>
</tr>
<tr>
<td>2</td>
<td>LARGE_LCD_CK</td>
<td>Base</td>
<td>111.110</td>
<td>9.000
<td>0.000</td>
<td>55.555</td>
<td></td>
<td></td>
<td>LARGE_LCD_CK LARGE_LCD_CK_d </td>
</tr>
<tr>
<td>3</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>111.111</td>
<td>9.000
<td>0.000</td>
<td>55.555</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.500
<td>0.000</td>
<td>111.111</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>333.333</td>
<td>3.000
<td>0.000</td>
<td>166.666</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>27.000(MHz)</td>
<td>58.135(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>LARGE_LCD_CK</td>
<td>9.000(MHz)</td>
<td>115.017(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of i_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of i_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of i_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LARGE_LCD_CK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LARGE_LCD_CK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>19.836</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[27]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>17.158</td>
</tr>
<tr>
<td>2</td>
<td>20.053</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[25]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.941</td>
</tr>
<tr>
<td>3</td>
<td>20.156</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[28]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.838</td>
</tr>
<tr>
<td>4</td>
<td>20.376</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[0]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[15]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.618</td>
</tr>
<tr>
<td>5</td>
<td>20.645</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[0]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[12]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.349</td>
</tr>
<tr>
<td>6</td>
<td>20.825</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[31]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>16.168</td>
</tr>
<tr>
<td>7</td>
<td>21.054</td>
<td>i_lab_top/FFT/SU1/TW/tw_im_0_s0/DO[1]</td>
<td>i_lab_top/FFT/SU1/mu_do_im_15_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.583</td>
</tr>
<tr>
<td>8</td>
<td>21.076</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[0]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[14]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.918</td>
</tr>
<tr>
<td>9</td>
<td>21.193</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[26]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.800</td>
</tr>
<tr>
<td>10</td>
<td>21.410</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[0]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[9]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.584</td>
</tr>
<tr>
<td>11</td>
<td>21.412</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[0]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[6]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.581</td>
</tr>
<tr>
<td>12</td>
<td>21.426</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[0]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[13]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.568</td>
</tr>
<tr>
<td>13</td>
<td>21.616</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[0]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[10]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.378</td>
</tr>
<tr>
<td>14</td>
<td>21.684</td>
<td>i_lab_top/FFT/SU1/TW/tw_im_0_s0/DO[1]</td>
<td>i_lab_top/FFT/SU1/mu_do_im_11_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.953</td>
</tr>
<tr>
<td>15</td>
<td>21.729</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[22]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.265</td>
</tr>
<tr>
<td>16</td>
<td>21.797</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[29]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.197</td>
</tr>
<tr>
<td>17</td>
<td>21.818</td>
<td>i_lab_top/FFT/SU1/TW/tw_im_0_s0/DO[1]</td>
<td>i_lab_top/FFT/SU1/mu_do_im_13_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.819</td>
</tr>
<tr>
<td>18</td>
<td>21.824</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_0_s2/Q</td>
<td>i_lab_top/FFT/SU2/DB2/buf_re[0]_0_s12/DI[0]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.170</td>
</tr>
<tr>
<td>19</td>
<td>21.863</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[30]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.131</td>
</tr>
<tr>
<td>20</td>
<td>21.913</td>
<td>i_lab_top/FFT/SU2/TW/tw_im_0_s0/DO[8]</td>
<td>i_lab_top/FFT/SU2/mu_do_re_15_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.724</td>
</tr>
<tr>
<td>21</td>
<td>22.014</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lab_top/sample_buffer[30]_1_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.980</td>
</tr>
<tr>
<td>22</td>
<td>22.057</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[0]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[11]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.936</td>
</tr>
<tr>
<td>23</td>
<td>22.080</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[21]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.913</td>
</tr>
<tr>
<td>24</td>
<td>22.191</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[24]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.802</td>
</tr>
<tr>
<td>25</td>
<td>22.257</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lab_top/sample_buffer[29]_0_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.736</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.479</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[0]_13_s0/Q</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s/DI[13]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.479</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[0]_12_s0/Q</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s/DI[12]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.479</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[0]_0_s0/Q</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s/DI[0]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>4</td>
<td>0.512</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[0]_8_s0/Q</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s/DI[8]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>5</td>
<td>0.566</td>
<td>i_lab_top/FFT/SU1/bf1_sp_en_s1/Q</td>
<td>i_lab_top/FFT/SU1/bf2_start_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>6</td>
<td>0.620</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_0_s4/Q</td>
<td>i_lab_top/FFT/SU2/DB2/buf_re[0]_0_s8/AD[1]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.633</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>i_tm1638/tm1638_sio/sclk_q_2_s1/Q</td>
<td>i_tm1638/tm1638_sio/sclk_q_2_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>i_tm1638/tm_latch_s0/Q</td>
<td>i_tm1638/tm_latch_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>i_tm1638/counter_3_s0/Q</td>
<td>i_tm1638/counter_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>i_tm1638/counter_9_s0/Q</td>
<td>i_tm1638/counter_9_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>i_lab_top/FFT/SU3/bf2_count_0_s0/Q</td>
<td>i_lab_top/FFT/SU3/bf2_count_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>i_lab_top/FFT/SU3/bf2_count_3_s0/Q</td>
<td>i_lab_top/FFT/SU3/bf2_count_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>i_lab_top/FFT/SU3/bf1_count_3_s0/Q</td>
<td>i_lab_top/FFT/SU3/bf1_count_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>i_lab_top/FFT/SU3/bf1_count_4_s0/Q</td>
<td>i_lab_top/FFT/SU3/bf1_count_4_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>i_lab_top/FFT/SU3/di_count_2_s0/Q</td>
<td>i_lab_top/FFT/SU3/di_count_2_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>i_lab_top/FFT/SU2/di_count_5_s0/Q</td>
<td>i_lab_top/FFT/SU2/di_count_5_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>i_lab_top/FFT/SU1/bf1_count_3_s0/Q</td>
<td>i_lab_top/FFT/SU1/bf1_count_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>i_lab_top/FFT/SU1/di_count_3_s0/Q</td>
<td>i_lab_top/FFT/SU1/di_count_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>i_lab_top/sample_index_2_s1/Q</td>
<td>i_lab_top/sample_index_2_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>i_lab_top/input_index_0_s0/Q</td>
<td>i_lab_top/input_index_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>i_lcd/V_PixelCount_0_s1/Q</td>
<td>i_lcd/V_PixelCount_0_s1/D</td>
<td>LARGE_LCD_CK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>i_microphone/ws_s1/Q</td>
<td>i_microphone/ws_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>i_lcd/V_PixelCount_1_s1/Q</td>
<td>i_lcd/V_PixelCount_1_s1/D</td>
<td>LARGE_LCD_CK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>i_lcd/V_PixelCount_3_s1/Q</td>
<td>i_lcd/V_PixelCount_3_s1/D</td>
<td>LARGE_LCD_CK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>i_lcd/V_PixelCount_12_s1/Q</td>
<td>i_lcd/V_PixelCount_12_s1/D</td>
<td>LARGE_LCD_CK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_15_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>2</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_0_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>3</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_1_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>4</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_2_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>5</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_3_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>6</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_4_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>7</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_5_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>8</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_6_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>9</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_7_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>10</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_8_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>11</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_9_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>12</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_10_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>13</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_11_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>14</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_12_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>15</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_13_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>16</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_14_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>17</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/H_PixelCount_0_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>18</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/H_PixelCount_1_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>19</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/H_PixelCount_2_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>20</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/H_PixelCount_3_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>21</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/H_PixelCount_4_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>22</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/H_PixelCount_5_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>23</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/H_PixelCount_6_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>24</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/H_PixelCount_7_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
<tr>
<td>25</td>
<td>26.022</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/H_PixelCount_8_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>6.711</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.567</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/instruction_step_5_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.579</td>
</tr>
<tr>
<td>2</td>
<td>0.830</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_2_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.843</td>
</tr>
<tr>
<td>3</td>
<td>0.830</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_3_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.843</td>
</tr>
<tr>
<td>4</td>
<td>0.885</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/instruction_step_1_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.897</td>
</tr>
<tr>
<td>5</td>
<td>0.885</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/instruction_step_2_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.897</td>
</tr>
<tr>
<td>6</td>
<td>0.885</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/instruction_step_4_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.897</td>
</tr>
<tr>
<td>7</td>
<td>1.100</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/led_on_2_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.113</td>
</tr>
<tr>
<td>8</td>
<td>1.100</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/led_on_3_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.113</td>
</tr>
<tr>
<td>9</td>
<td>1.100</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/led_on_4_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.113</td>
</tr>
<tr>
<td>10</td>
<td>1.100</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/led_on_5_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.113</td>
</tr>
<tr>
<td>11</td>
<td>1.104</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/led_on_0_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.117</td>
</tr>
<tr>
<td>12</td>
<td>1.104</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/led_on_6_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.117</td>
</tr>
<tr>
<td>13</td>
<td>1.104</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/led_on_7_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.117</td>
</tr>
<tr>
<td>14</td>
<td>1.104</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_5_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.117</td>
</tr>
<tr>
<td>15</td>
<td>1.104</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_6_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.117</td>
</tr>
<tr>
<td>16</td>
<td>1.104</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_7_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.117</td>
</tr>
<tr>
<td>17</td>
<td>1.116</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/keys_0_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.129</td>
</tr>
<tr>
<td>18</td>
<td>1.148</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_1_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.161</td>
</tr>
<tr>
<td>19</td>
<td>1.148</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_4_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.161</td>
</tr>
<tr>
<td>20</td>
<td>1.148</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_8_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.161</td>
</tr>
<tr>
<td>21</td>
<td>1.148</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_10_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.161</td>
</tr>
<tr>
<td>22</td>
<td>1.148</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_11_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.161</td>
</tr>
<tr>
<td>23</td>
<td>1.187</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/instruction_step_0_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.200</td>
</tr>
<tr>
<td>24</td>
<td>1.187</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/instruction_step_3_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.200</td>
</tr>
<tr>
<td>25</td>
<td>1.372</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/led_on_1_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.384</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td>2</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_lab_top/input_index_4_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_lab_top/input_index_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_lab_top/sample_buffer[0]_14_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_lab_top/sample_buffer[0]_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_lab_top/sample_buffer[1]_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_lab_top/sample_buffer[3]_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_lab_top/sample_buffer[7]_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_lab_top/sample_buffer[15]_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_lab_top/sample_buffer[31]_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKB</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
</tr>
<tr>
<td>10.542</td>
<td>2.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/add_43_s1/I0</td>
</tr>
<tr>
<td>11.500</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/add_43_s1/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/CIN</td>
</tr>
<tr>
<td>11.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/COUT</td>
</tr>
<tr>
<td>11.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/CIN</td>
</tr>
<tr>
<td>11.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/COUT</td>
</tr>
<tr>
<td>11.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_2_s/CIN</td>
</tr>
<tr>
<td>11.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_2_s/COUT</td>
</tr>
<tr>
<td>11.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_3_s/CIN</td>
</tr>
<tr>
<td>11.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_3_s/COUT</td>
</tr>
<tr>
<td>11.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_4_s/CIN</td>
</tr>
<tr>
<td>11.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_4_s/COUT</td>
</tr>
<tr>
<td>11.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_5_s/CIN</td>
</tr>
<tr>
<td>12.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_5_s/SUM</td>
</tr>
<tr>
<td>13.665</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_14_s2/I2</td>
</tr>
<tr>
<td>14.487</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C19[3][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_14_s2/F</td>
</tr>
<tr>
<td>15.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[2][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_10_s1/I1</td>
</tr>
<tr>
<td>15.934</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C22[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_10_s1/F</td>
</tr>
<tr>
<td>17.237</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_11_s1/I1</td>
</tr>
<tr>
<td>18.336</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_11_s1/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_11_s0/I1</td>
</tr>
<tr>
<td>20.173</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_11_s0/F</td>
</tr>
<tr>
<td>21.632</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKA</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.385, 31.385%; route: 8.313, 48.449%; tC2Q: 3.460, 20.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKB</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
</tr>
<tr>
<td>10.542</td>
<td>2.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/add_43_s1/I0</td>
</tr>
<tr>
<td>11.500</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/add_43_s1/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/CIN</td>
</tr>
<tr>
<td>11.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/COUT</td>
</tr>
<tr>
<td>11.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/CIN</td>
</tr>
<tr>
<td>12.120</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/SUM</td>
</tr>
<tr>
<td>12.935</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[3][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_3_s1/I2</td>
</tr>
<tr>
<td>13.967</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C20[3][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_3_s1/F</td>
</tr>
<tr>
<td>14.799</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_7_s1/I0</td>
</tr>
<tr>
<td>15.621</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_7_s1/F</td>
</tr>
<tr>
<td>16.931</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[3][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_9_s1/I2</td>
</tr>
<tr>
<td>17.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[3][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_9_s1/F</td>
</tr>
<tr>
<td>18.377</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_9_s0/I1</td>
</tr>
<tr>
<td>19.476</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_9_s0/F</td>
</tr>
<tr>
<td>21.414</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKA</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.157, 30.441%; route: 8.324, 49.134%; tC2Q: 3.460, 20.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKB</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
</tr>
<tr>
<td>10.542</td>
<td>2.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/add_43_s1/I0</td>
</tr>
<tr>
<td>11.500</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/add_43_s1/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/CIN</td>
</tr>
<tr>
<td>11.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/COUT</td>
</tr>
<tr>
<td>11.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/CIN</td>
</tr>
<tr>
<td>11.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/COUT</td>
</tr>
<tr>
<td>11.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_2_s/CIN</td>
</tr>
<tr>
<td>11.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_2_s/COUT</td>
</tr>
<tr>
<td>11.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_3_s/CIN</td>
</tr>
<tr>
<td>11.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_3_s/COUT</td>
</tr>
<tr>
<td>11.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_4_s/CIN</td>
</tr>
<tr>
<td>11.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_4_s/COUT</td>
</tr>
<tr>
<td>11.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_5_s/CIN</td>
</tr>
<tr>
<td>12.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_5_s/SUM</td>
</tr>
<tr>
<td>13.665</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_14_s2/I2</td>
</tr>
<tr>
<td>14.487</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C19[3][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_14_s2/F</td>
</tr>
<tr>
<td>15.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[2][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_10_s1/I1</td>
</tr>
<tr>
<td>15.934</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C22[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_10_s1/F</td>
</tr>
<tr>
<td>17.237</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_12_s1/I2</td>
</tr>
<tr>
<td>18.336</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_12_s1/F</td>
</tr>
<tr>
<td>18.342</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_12_s0/I1</td>
</tr>
<tr>
<td>19.374</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_12_s0/F</td>
</tr>
<tr>
<td>21.312</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKA</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.385, 31.981%; route: 7.993, 47.470%; tC2Q: 3.460, 20.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKB</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.043</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/add_44_s1/I0</td>
</tr>
<tr>
<td>11.001</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/add_44_s1/COUT</td>
</tr>
<tr>
<td>11.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_0_s/CIN</td>
</tr>
<tr>
<td>11.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_0_s/COUT</td>
</tr>
<tr>
<td>11.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_1_s/CIN</td>
</tr>
<tr>
<td>11.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_1_s/COUT</td>
</tr>
<tr>
<td>11.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[2][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_2_s/CIN</td>
</tr>
<tr>
<td>11.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_2_s/COUT</td>
</tr>
<tr>
<td>11.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[2][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_3_s/CIN</td>
</tr>
<tr>
<td>11.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_3_s/COUT</td>
</tr>
<tr>
<td>11.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[0][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_4_s/CIN</td>
</tr>
<tr>
<td>11.286</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_4_s/COUT</td>
</tr>
<tr>
<td>11.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_5_s/CIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_5_s/COUT</td>
</tr>
<tr>
<td>11.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_6_s/CIN</td>
</tr>
<tr>
<td>11.400</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_6_s/COUT</td>
</tr>
<tr>
<td>11.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_7_s/CIN</td>
</tr>
<tr>
<td>11.457</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_7_s/COUT</td>
</tr>
<tr>
<td>11.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_8_s/CIN</td>
</tr>
<tr>
<td>11.514</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_8_s/COUT</td>
</tr>
<tr>
<td>11.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_9_s/CIN</td>
</tr>
<tr>
<td>11.571</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_9_s/COUT</td>
</tr>
<tr>
<td>11.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C15[0][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_10_s/CIN</td>
</tr>
<tr>
<td>12.134</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_10_s/SUM</td>
</tr>
<tr>
<td>13.918</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_14_s3/I1</td>
</tr>
<tr>
<td>15.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_14_s3/F</td>
</tr>
<tr>
<td>15.507</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_14_s1/I2</td>
</tr>
<tr>
<td>16.539</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_14_s1/F</td>
</tr>
<tr>
<td>17.684</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_15_s1/I1</td>
</tr>
<tr>
<td>18.310</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_15_s1/F</td>
</tr>
<tr>
<td>18.315</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_15_s0/I1</td>
</tr>
<tr>
<td>19.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_15_s0/F</td>
</tr>
<tr>
<td>21.092</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKA</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.670, 34.120%; route: 7.488, 45.059%; tC2Q: 3.460, 20.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKB</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.043</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/add_44_s1/I0</td>
</tr>
<tr>
<td>11.001</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/add_44_s1/COUT</td>
</tr>
<tr>
<td>11.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_0_s/CIN</td>
</tr>
<tr>
<td>11.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_0_s/COUT</td>
</tr>
<tr>
<td>11.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_1_s/CIN</td>
</tr>
<tr>
<td>11.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_1_s/COUT</td>
</tr>
<tr>
<td>11.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[2][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_2_s/CIN</td>
</tr>
<tr>
<td>11.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_2_s/COUT</td>
</tr>
<tr>
<td>11.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[2][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_3_s/CIN</td>
</tr>
<tr>
<td>11.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_3_s/COUT</td>
</tr>
<tr>
<td>11.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[0][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_4_s/CIN</td>
</tr>
<tr>
<td>11.286</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_4_s/COUT</td>
</tr>
<tr>
<td>11.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_5_s/CIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_5_s/COUT</td>
</tr>
<tr>
<td>11.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_6_s/CIN</td>
</tr>
<tr>
<td>11.400</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_6_s/COUT</td>
</tr>
<tr>
<td>11.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_7_s/CIN</td>
</tr>
<tr>
<td>11.457</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_7_s/COUT</td>
</tr>
<tr>
<td>11.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_8_s/CIN</td>
</tr>
<tr>
<td>12.020</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_8_s/SUM</td>
</tr>
<tr>
<td>13.816</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_11_s2/I1</td>
</tr>
<tr>
<td>14.915</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_11_s2/F</td>
</tr>
<tr>
<td>14.920</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_11_s1/I2</td>
</tr>
<tr>
<td>15.946</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R4C11[3][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_11_s1/F</td>
</tr>
<tr>
<td>16.373</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_12_s1/I1</td>
</tr>
<tr>
<td>17.434</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_12_s1/F</td>
</tr>
<tr>
<td>17.853</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_12_s0/I1</td>
</tr>
<tr>
<td>18.885</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_12_s0/F</td>
</tr>
<tr>
<td>20.823</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKA</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.195, 37.892%; route: 6.694, 40.945%; tC2Q: 3.460, 21.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKB</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
</tr>
<tr>
<td>10.542</td>
<td>2.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/add_43_s1/I0</td>
</tr>
<tr>
<td>11.500</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/add_43_s1/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/CIN</td>
</tr>
<tr>
<td>11.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/COUT</td>
</tr>
<tr>
<td>11.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/CIN</td>
</tr>
<tr>
<td>12.120</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/SUM</td>
</tr>
<tr>
<td>12.935</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[3][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_3_s1/I2</td>
</tr>
<tr>
<td>13.967</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C20[3][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_3_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_14_s1/I0</td>
</tr>
<tr>
<td>16.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_14_s1/F</td>
</tr>
<tr>
<td>16.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[3][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_15_s1/I1</td>
</tr>
<tr>
<td>17.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[3][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_15_s1/F</td>
</tr>
<tr>
<td>17.337</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[2][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_15_s0/I0</td>
</tr>
<tr>
<td>18.369</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_15_s0/F</td>
</tr>
<tr>
<td>20.642</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKA</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.840, 36.120%; route: 6.868, 42.480%; tC2Q: 3.460, 21.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/TW/tw_im_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/mu_do_im_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[5]</td>
<td>i_lab_top/FFT/SU1/TW/tw_im_0_s0/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/TW/tw_im_0_s0/DO[1]</td>
</tr>
<tr>
<td>11.346</td>
<td>3.412</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>i_lab_top/FFT/SU1/MU/arbi_31_s1/B[1]</td>
</tr>
<tr>
<td>11.852</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/arbi_31_s1/DOUT[18]</td>
</tr>
<tr>
<td>14.934</td>
<td>3.082</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C5[1][B]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_3_s/I0</td>
</tr>
<tr>
<td>15.979</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_3_s/COUT</td>
</tr>
<tr>
<td>15.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C5[2][A]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_4_s/CIN</td>
</tr>
<tr>
<td>16.036</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_4_s/COUT</td>
</tr>
<tr>
<td>16.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C5[2][B]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_5_s/CIN</td>
</tr>
<tr>
<td>16.093</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_5_s/COUT</td>
</tr>
<tr>
<td>16.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][A]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_6_s/CIN</td>
</tr>
<tr>
<td>16.150</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_6_s/COUT</td>
</tr>
<tr>
<td>16.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_7_s/CIN</td>
</tr>
<tr>
<td>16.207</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_7_s/COUT</td>
</tr>
<tr>
<td>16.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_8_s/CIN</td>
</tr>
<tr>
<td>16.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_8_s/COUT</td>
</tr>
<tr>
<td>16.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][B]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_9_s/CIN</td>
</tr>
<tr>
<td>16.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_9_s/COUT</td>
</tr>
<tr>
<td>16.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][A]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_10_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_10_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][B]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_11_s/CIN</td>
</tr>
<tr>
<td>16.435</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_11_s/COUT</td>
</tr>
<tr>
<td>16.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][A]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_12_s/CIN</td>
</tr>
<tr>
<td>16.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_12_s/COUT</td>
</tr>
<tr>
<td>16.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][B]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_13_s/CIN</td>
</tr>
<tr>
<td>16.549</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_13_s/COUT</td>
</tr>
<tr>
<td>16.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_14_s/CIN</td>
</tr>
<tr>
<td>16.606</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_14_s/COUT</td>
</tr>
<tr>
<td>16.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[1][B]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_15_s/CIN</td>
</tr>
<tr>
<td>17.169</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_15_s/SUM</td>
</tr>
<tr>
<td>18.957</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>i_lab_top/FFT/SU1/n813_s0/I1</td>
</tr>
<tr>
<td>20.056</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/n813_s0/F</td>
</tr>
<tr>
<td>20.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/mu_do_im_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>i_lab_top/FFT/SU1/mu_do_im_15_s0/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>i_lab_top/FFT/SU1/mu_do_im_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.840, 24.642%; route: 8.283, 53.154%; tC2Q: 3.460, 22.204%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKB</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.043</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/add_44_s1/I0</td>
</tr>
<tr>
<td>11.001</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/add_44_s1/COUT</td>
</tr>
<tr>
<td>11.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_0_s/CIN</td>
</tr>
<tr>
<td>11.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_0_s/COUT</td>
</tr>
<tr>
<td>11.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_1_s/CIN</td>
</tr>
<tr>
<td>11.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_1_s/COUT</td>
</tr>
<tr>
<td>11.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[2][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_2_s/CIN</td>
</tr>
<tr>
<td>11.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_2_s/COUT</td>
</tr>
<tr>
<td>11.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[2][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_3_s/CIN</td>
</tr>
<tr>
<td>11.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_3_s/COUT</td>
</tr>
<tr>
<td>11.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[0][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_4_s/CIN</td>
</tr>
<tr>
<td>11.286</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_4_s/COUT</td>
</tr>
<tr>
<td>11.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_5_s/CIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_5_s/COUT</td>
</tr>
<tr>
<td>11.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_6_s/CIN</td>
</tr>
<tr>
<td>11.400</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_6_s/COUT</td>
</tr>
<tr>
<td>11.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_7_s/CIN</td>
</tr>
<tr>
<td>11.457</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_7_s/COUT</td>
</tr>
<tr>
<td>11.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_8_s/CIN</td>
</tr>
<tr>
<td>11.514</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_8_s/COUT</td>
</tr>
<tr>
<td>11.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_9_s/CIN</td>
</tr>
<tr>
<td>11.571</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_9_s/COUT</td>
</tr>
<tr>
<td>11.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C15[0][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_10_s/CIN</td>
</tr>
<tr>
<td>12.134</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_10_s/SUM</td>
</tr>
<tr>
<td>13.918</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_14_s3/I1</td>
</tr>
<tr>
<td>15.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_14_s3/F</td>
</tr>
<tr>
<td>15.507</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_14_s1/I2</td>
</tr>
<tr>
<td>16.539</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C10[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_14_s1/F</td>
</tr>
<tr>
<td>17.349</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_14_s0/I2</td>
</tr>
<tr>
<td>18.448</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_14_s0/F</td>
</tr>
<tr>
<td>20.392</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKA</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.321, 33.428%; route: 7.137, 44.836%; tC2Q: 3.460, 21.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKB</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
</tr>
<tr>
<td>10.542</td>
<td>2.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/add_43_s1/I0</td>
</tr>
<tr>
<td>11.500</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/add_43_s1/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/CIN</td>
</tr>
<tr>
<td>11.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/COUT</td>
</tr>
<tr>
<td>11.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/CIN</td>
</tr>
<tr>
<td>11.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/COUT</td>
</tr>
<tr>
<td>11.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_2_s/CIN</td>
</tr>
<tr>
<td>11.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_2_s/COUT</td>
</tr>
<tr>
<td>11.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_3_s/CIN</td>
</tr>
<tr>
<td>11.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_3_s/COUT</td>
</tr>
<tr>
<td>11.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_4_s/CIN</td>
</tr>
<tr>
<td>11.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_4_s/COUT</td>
</tr>
<tr>
<td>11.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_5_s/CIN</td>
</tr>
<tr>
<td>12.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_5_s/SUM</td>
</tr>
<tr>
<td>13.665</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_14_s2/I2</td>
</tr>
<tr>
<td>14.487</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C19[3][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_14_s2/F</td>
</tr>
<tr>
<td>15.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[2][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_10_s1/I1</td>
</tr>
<tr>
<td>15.934</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C22[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_10_s1/F</td>
</tr>
<tr>
<td>17.237</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_10_s0/I2</td>
</tr>
<tr>
<td>18.336</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_10_s0/F</td>
</tr>
<tr>
<td>20.274</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[26]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKA</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.353, 27.550%; route: 7.987, 50.552%; tC2Q: 3.460, 21.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKB</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.043</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/add_44_s1/I0</td>
</tr>
<tr>
<td>11.001</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/add_44_s1/COUT</td>
</tr>
<tr>
<td>11.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_0_s/CIN</td>
</tr>
<tr>
<td>11.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_0_s/COUT</td>
</tr>
<tr>
<td>11.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_1_s/CIN</td>
</tr>
<tr>
<td>11.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_1_s/COUT</td>
</tr>
<tr>
<td>11.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[2][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_2_s/CIN</td>
</tr>
<tr>
<td>11.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_2_s/COUT</td>
</tr>
<tr>
<td>11.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[2][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_3_s/CIN</td>
</tr>
<tr>
<td>11.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_3_s/COUT</td>
</tr>
<tr>
<td>11.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[0][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_4_s/CIN</td>
</tr>
<tr>
<td>11.286</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_4_s/COUT</td>
</tr>
<tr>
<td>11.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_5_s/CIN</td>
</tr>
<tr>
<td>11.849</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_5_s/SUM</td>
</tr>
<tr>
<td>13.632</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_14_s2/I2</td>
</tr>
<tr>
<td>14.434</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_14_s2/F</td>
</tr>
<tr>
<td>14.861</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_7_s1/I1</td>
</tr>
<tr>
<td>15.922</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_7_s1/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_9_s1/I2</td>
</tr>
<tr>
<td>17.442</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_9_s1/F</td>
</tr>
<tr>
<td>17.447</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_9_s0/I1</td>
</tr>
<tr>
<td>18.269</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_9_s0/F</td>
</tr>
<tr>
<td>20.057</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKA</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.590, 35.871%; route: 6.534, 41.926%; tC2Q: 3.460, 22.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKB</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.043</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/add_44_s1/I0</td>
</tr>
<tr>
<td>11.001</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/add_44_s1/COUT</td>
</tr>
<tr>
<td>11.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_0_s/CIN</td>
</tr>
<tr>
<td>11.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_0_s/COUT</td>
</tr>
<tr>
<td>11.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_1_s/CIN</td>
</tr>
<tr>
<td>11.621</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_1_s/SUM</td>
</tr>
<tr>
<td>13.084</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_3_s1/I2</td>
</tr>
<tr>
<td>13.906</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C9[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_3_s1/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_5_s1/I2</td>
</tr>
<tr>
<td>15.441</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_5_s1/F</td>
</tr>
<tr>
<td>15.864</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_6_s1/I1</td>
</tr>
<tr>
<td>16.666</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_6_s1/F</td>
</tr>
<tr>
<td>17.085</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_6_s0/I1</td>
</tr>
<tr>
<td>18.117</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_6_s0/F</td>
</tr>
<tr>
<td>20.055</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKA</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.260, 33.758%; route: 6.861, 44.035%; tC2Q: 3.460, 22.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKB</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.043</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/add_44_s1/I0</td>
</tr>
<tr>
<td>11.001</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/add_44_s1/COUT</td>
</tr>
<tr>
<td>11.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_0_s/CIN</td>
</tr>
<tr>
<td>11.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_0_s/COUT</td>
</tr>
<tr>
<td>11.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_1_s/CIN</td>
</tr>
<tr>
<td>11.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_1_s/COUT</td>
</tr>
<tr>
<td>11.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[2][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_2_s/CIN</td>
</tr>
<tr>
<td>11.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_2_s/COUT</td>
</tr>
<tr>
<td>11.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[2][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_3_s/CIN</td>
</tr>
<tr>
<td>11.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_3_s/COUT</td>
</tr>
<tr>
<td>11.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[0][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_4_s/CIN</td>
</tr>
<tr>
<td>11.286</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_4_s/COUT</td>
</tr>
<tr>
<td>11.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_5_s/CIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_5_s/COUT</td>
</tr>
<tr>
<td>11.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_6_s/CIN</td>
</tr>
<tr>
<td>11.400</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_6_s/COUT</td>
</tr>
<tr>
<td>11.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_7_s/CIN</td>
</tr>
<tr>
<td>11.457</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_7_s/COUT</td>
</tr>
<tr>
<td>11.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_8_s/CIN</td>
</tr>
<tr>
<td>12.020</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_8_s/SUM</td>
</tr>
<tr>
<td>13.816</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_11_s2/I1</td>
</tr>
<tr>
<td>14.915</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_11_s2/F</td>
</tr>
<tr>
<td>14.920</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_11_s1/I2</td>
</tr>
<tr>
<td>15.946</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R4C11[3][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_11_s1/F</td>
</tr>
<tr>
<td>16.373</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_13_s1/I2</td>
</tr>
<tr>
<td>17.472</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_13_s1/F</td>
</tr>
<tr>
<td>17.477</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_13_s0/I1</td>
</tr>
<tr>
<td>18.103</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_13_s0/F</td>
</tr>
<tr>
<td>20.041</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKA</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.827, 37.430%; route: 6.281, 40.344%; tC2Q: 3.460, 22.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKB</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.043</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/add_44_s1/I0</td>
</tr>
<tr>
<td>11.001</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/add_44_s1/COUT</td>
</tr>
<tr>
<td>11.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_0_s/CIN</td>
</tr>
<tr>
<td>11.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_0_s/COUT</td>
</tr>
<tr>
<td>11.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_1_s/CIN</td>
</tr>
<tr>
<td>11.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_1_s/COUT</td>
</tr>
<tr>
<td>11.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[2][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_2_s/CIN</td>
</tr>
<tr>
<td>11.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_2_s/COUT</td>
</tr>
<tr>
<td>11.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[2][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_3_s/CIN</td>
</tr>
<tr>
<td>11.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_3_s/COUT</td>
</tr>
<tr>
<td>11.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[0][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_4_s/CIN</td>
</tr>
<tr>
<td>11.286</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_4_s/COUT</td>
</tr>
<tr>
<td>11.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_5_s/CIN</td>
</tr>
<tr>
<td>11.849</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_5_s/SUM</td>
</tr>
<tr>
<td>13.632</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_14_s2/I2</td>
</tr>
<tr>
<td>14.434</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C11[3][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_14_s2/F</td>
</tr>
<tr>
<td>14.861</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_7_s1/I1</td>
</tr>
<tr>
<td>15.960</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_7_s1/F</td>
</tr>
<tr>
<td>16.460</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_10_s1/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_10_s1/F</td>
</tr>
<tr>
<td>17.091</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_10_s0/I2</td>
</tr>
<tr>
<td>17.913</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_10_s0/F</td>
</tr>
<tr>
<td>19.851</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKA</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.155, 33.523%; route: 6.763, 43.977%; tC2Q: 3.460, 22.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/TW/tw_im_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/mu_do_im_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[5]</td>
<td>i_lab_top/FFT/SU1/TW/tw_im_0_s0/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/TW/tw_im_0_s0/DO[1]</td>
</tr>
<tr>
<td>11.346</td>
<td>3.412</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>i_lab_top/FFT/SU1/MU/arbi_31_s1/B[1]</td>
</tr>
<tr>
<td>11.852</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/arbi_31_s1/DOUT[18]</td>
</tr>
<tr>
<td>14.934</td>
<td>3.082</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C5[1][B]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_3_s/I0</td>
</tr>
<tr>
<td>15.979</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_3_s/COUT</td>
</tr>
<tr>
<td>15.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C5[2][A]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_4_s/CIN</td>
</tr>
<tr>
<td>16.036</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_4_s/COUT</td>
</tr>
<tr>
<td>16.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C5[2][B]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_5_s/CIN</td>
</tr>
<tr>
<td>16.093</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_5_s/COUT</td>
</tr>
<tr>
<td>16.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][A]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_6_s/CIN</td>
</tr>
<tr>
<td>16.150</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_6_s/COUT</td>
</tr>
<tr>
<td>16.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_7_s/CIN</td>
</tr>
<tr>
<td>16.207</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_7_s/COUT</td>
</tr>
<tr>
<td>16.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_8_s/CIN</td>
</tr>
<tr>
<td>16.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_8_s/COUT</td>
</tr>
<tr>
<td>16.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][B]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_9_s/CIN</td>
</tr>
<tr>
<td>16.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_9_s/COUT</td>
</tr>
<tr>
<td>16.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][A]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_10_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_10_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][B]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_11_s/CIN</td>
</tr>
<tr>
<td>16.941</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_11_s/SUM</td>
</tr>
<tr>
<td>18.395</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>i_lab_top/FFT/SU1/n817_s0/I1</td>
</tr>
<tr>
<td>19.427</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/n817_s0/F</td>
</tr>
<tr>
<td>19.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/mu_do_im_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>i_lab_top/FFT/SU1/mu_do_im_11_s0/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>i_lab_top/FFT/SU1/mu_do_im_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.545, 23.707%; route: 7.948, 53.154%; tC2Q: 3.460, 23.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKB</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
</tr>
<tr>
<td>10.542</td>
<td>2.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/add_43_s1/I0</td>
</tr>
<tr>
<td>11.500</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/add_43_s1/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/CIN</td>
</tr>
<tr>
<td>11.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/COUT</td>
</tr>
<tr>
<td>11.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/CIN</td>
</tr>
<tr>
<td>12.120</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/SUM</td>
</tr>
<tr>
<td>12.935</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[3][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_3_s1/I2</td>
</tr>
<tr>
<td>13.967</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C20[3][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_3_s1/F</td>
</tr>
<tr>
<td>15.288</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[2][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_5_s1/I2</td>
</tr>
<tr>
<td>15.914</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C17[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_5_s1/F</td>
</tr>
<tr>
<td>15.925</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_6_s1/I1</td>
</tr>
<tr>
<td>16.747</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_6_s1/F</td>
</tr>
<tr>
<td>17.237</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[3][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_6_s0/I1</td>
</tr>
<tr>
<td>18.269</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[3][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_6_s0/F</td>
</tr>
<tr>
<td>19.739</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKA</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.090, 33.344%; route: 6.715, 43.989%; tC2Q: 3.460, 22.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKB</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
</tr>
<tr>
<td>10.542</td>
<td>2.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/add_43_s1/I0</td>
</tr>
<tr>
<td>11.500</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/add_43_s1/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/CIN</td>
</tr>
<tr>
<td>11.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/COUT</td>
</tr>
<tr>
<td>11.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/CIN</td>
</tr>
<tr>
<td>11.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/COUT</td>
</tr>
<tr>
<td>11.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_2_s/CIN</td>
</tr>
<tr>
<td>11.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_2_s/COUT</td>
</tr>
<tr>
<td>11.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_3_s/CIN</td>
</tr>
<tr>
<td>11.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_3_s/COUT</td>
</tr>
<tr>
<td>11.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_4_s/CIN</td>
</tr>
<tr>
<td>11.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_4_s/COUT</td>
</tr>
<tr>
<td>11.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_5_s/CIN</td>
</tr>
<tr>
<td>12.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_5_s/SUM</td>
</tr>
<tr>
<td>13.665</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_14_s2/I2</td>
</tr>
<tr>
<td>14.487</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C19[3][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_14_s2/F</td>
</tr>
<tr>
<td>15.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[2][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_10_s1/I1</td>
</tr>
<tr>
<td>15.934</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C22[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_10_s1/F</td>
</tr>
<tr>
<td>15.945</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_13_s1/I3</td>
</tr>
<tr>
<td>16.767</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_13_s1/F</td>
</tr>
<tr>
<td>16.772</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_13_s0/I2</td>
</tr>
<tr>
<td>17.398</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_13_s0/F</td>
</tr>
<tr>
<td>19.671</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKA</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.702, 30.940%; route: 7.035, 46.293%; tC2Q: 3.460, 22.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/TW/tw_im_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/mu_do_im_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[5]</td>
<td>i_lab_top/FFT/SU1/TW/tw_im_0_s0/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/TW/tw_im_0_s0/DO[1]</td>
</tr>
<tr>
<td>11.346</td>
<td>3.412</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[0][B]</td>
<td>i_lab_top/FFT/SU1/MU/arbi_31_s1/B[1]</td>
</tr>
<tr>
<td>11.852</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/arbi_31_s1/DOUT[18]</td>
</tr>
<tr>
<td>14.934</td>
<td>3.082</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C5[1][B]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_3_s/I0</td>
</tr>
<tr>
<td>15.979</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_3_s/COUT</td>
</tr>
<tr>
<td>15.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C5[2][A]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_4_s/CIN</td>
</tr>
<tr>
<td>16.036</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_4_s/COUT</td>
</tr>
<tr>
<td>16.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C5[2][B]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_5_s/CIN</td>
</tr>
<tr>
<td>16.093</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_5_s/COUT</td>
</tr>
<tr>
<td>16.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][A]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_6_s/CIN</td>
</tr>
<tr>
<td>16.150</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_6_s/COUT</td>
</tr>
<tr>
<td>16.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[0][B]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_7_s/CIN</td>
</tr>
<tr>
<td>16.207</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_7_s/COUT</td>
</tr>
<tr>
<td>16.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_8_s/CIN</td>
</tr>
<tr>
<td>16.264</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_8_s/COUT</td>
</tr>
<tr>
<td>16.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][B]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_9_s/CIN</td>
</tr>
<tr>
<td>16.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_9_s/COUT</td>
</tr>
<tr>
<td>16.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][A]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_10_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_10_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][B]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_11_s/CIN</td>
</tr>
<tr>
<td>16.435</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_11_s/COUT</td>
</tr>
<tr>
<td>16.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][A]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_12_s/CIN</td>
</tr>
<tr>
<td>16.492</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_12_s/COUT</td>
</tr>
<tr>
<td>16.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][B]</td>
<td>i_lab_top/FFT/SU1/MU/mu_m_im_13_s/CIN</td>
</tr>
<tr>
<td>17.055</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/MU/mu_m_im_13_s/SUM</td>
</tr>
<tr>
<td>18.194</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>i_lab_top/FFT/SU1/n815_s0/I1</td>
</tr>
<tr>
<td>19.293</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/n815_s0/F</td>
</tr>
<tr>
<td>19.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/mu_do_im_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>i_lab_top/FFT/SU1/mu_do_im_13_s0/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>i_lab_top/FFT/SU1/mu_do_im_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.726, 25.142%; route: 7.634, 51.511%; tC2Q: 3.460, 23.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU2/DB2/buf_re[0]_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_0_s2/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>65</td>
<td>R8C7[0][B]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_0_s2/Q</td>
</tr>
<tr>
<td>6.967</td>
<td>2.035</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C4</td>
<td>i_lab_top/FFT/SU2/DB2/buf_re[0]_0_s6/AD[0]</td>
</tr>
<tr>
<td>7.226</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C4</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/DB2/buf_re[0]_0_s6/DO[1]</td>
</tr>
<tr>
<td>9.021</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][B]</td>
<td>i_lab_top/FFT/SU2/BF2/bf2_y1_re_0_s/I0</td>
</tr>
<tr>
<td>9.979</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/BF2/bf2_y1_re_0_s/COUT</td>
</tr>
<tr>
<td>9.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[1][A]</td>
<td>i_lab_top/FFT/SU2/BF2/bf2_y1_re_1_s/CIN</td>
</tr>
<tr>
<td>10.036</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/BF2/bf2_y1_re_1_s/COUT</td>
</tr>
<tr>
<td>10.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[1][B]</td>
<td>i_lab_top/FFT/SU2/BF2/bf2_y1_re_2_s/CIN</td>
</tr>
<tr>
<td>10.093</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C2[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/BF2/bf2_y1_re_2_s/COUT</td>
</tr>
<tr>
<td>10.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C2[2][A]</td>
<td>i_lab_top/FFT/SU2/BF2/bf2_y1_re_3_s/CIN</td>
</tr>
<tr>
<td>10.656</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C2[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/BF2/bf2_y1_re_3_s/SUM</td>
</tr>
<tr>
<td>11.978</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C3[0][B]</td>
<td>i_lab_top/FFT/SU2/db2_di_re_14_s2/I0</td>
</tr>
<tr>
<td>13.077</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C3[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/db2_di_re_14_s2/F</td>
</tr>
<tr>
<td>13.094</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C3[0][A]</td>
<td>i_lab_top/FFT/SU2/db2_di_re_10_s1/I1</td>
</tr>
<tr>
<td>14.193</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C3[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/db2_di_re_10_s1/F</td>
</tr>
<tr>
<td>15.666</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[1][B]</td>
<td>i_lab_top/FFT/SU2/db2_di_re_12_s1/I2</td>
</tr>
<tr>
<td>16.765</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/db2_di_re_12_s1/F</td>
</tr>
<tr>
<td>17.255</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>i_lab_top/FFT/SU2/db2_di_re_12_s0/I1</td>
</tr>
<tr>
<td>18.354</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/db2_di_re_12_s0/F</td>
</tr>
<tr>
<td>19.643</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU2/DB2/buf_re[0]_0_s12/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9</td>
<td>i_lab_top/FFT/SU2/DB2/buf_re[0]_0_s12/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9</td>
<td>i_lab_top/FFT/SU2/DB2/buf_re[0]_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.290, 41.466%; route: 8.421, 55.513%; tC2Q: 0.458, 3.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKB</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
</tr>
<tr>
<td>10.542</td>
<td>2.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/add_43_s1/I0</td>
</tr>
<tr>
<td>11.500</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/add_43_s1/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/CIN</td>
</tr>
<tr>
<td>11.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/COUT</td>
</tr>
<tr>
<td>11.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/CIN</td>
</tr>
<tr>
<td>12.120</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/SUM</td>
</tr>
<tr>
<td>12.935</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[3][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_3_s1/I2</td>
</tr>
<tr>
<td>13.967</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C20[3][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_3_s1/F</td>
</tr>
<tr>
<td>15.123</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[1][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_14_s1/I0</td>
</tr>
<tr>
<td>16.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C22[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_14_s1/F</td>
</tr>
<tr>
<td>16.233</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[3][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_14_s0/I2</td>
</tr>
<tr>
<td>17.332</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[3][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_14_s0/F</td>
</tr>
<tr>
<td>19.604</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKA</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.808, 31.776%; route: 6.863, 45.356%; tC2Q: 3.460, 22.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU2/TW/tw_im_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU2/mu_do_re_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[1]</td>
<td>i_lab_top/FFT/SU2/TW/tw_im_0_s0/CLK</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU2/TW/tw_im_0_s0/DO[8]</td>
</tr>
<tr>
<td>11.677</td>
<td>3.743</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[2][A]</td>
<td>i_lab_top/FFT/SU2/MU/aibi_31_s1/B[8]</td>
</tr>
<tr>
<td>12.182</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/MU/aibi_31_s1/DOUT[16]</td>
</tr>
<tr>
<td>15.106</td>
<td>2.924</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[0][B]</td>
<td>i_lab_top/FFT/SU2/MU/mu_m_re_1_s/I1</td>
</tr>
<tr>
<td>15.656</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/MU/mu_m_re_1_s/COUT</td>
</tr>
<tr>
<td>15.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>i_lab_top/FFT/SU2/MU/mu_m_re_2_s/CIN</td>
</tr>
<tr>
<td>15.713</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/MU/mu_m_re_2_s/COUT</td>
</tr>
<tr>
<td>15.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td>i_lab_top/FFT/SU2/MU/mu_m_re_3_s/CIN</td>
</tr>
<tr>
<td>15.770</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/MU/mu_m_re_3_s/COUT</td>
</tr>
<tr>
<td>15.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][A]</td>
<td>i_lab_top/FFT/SU2/MU/mu_m_re_4_s/CIN</td>
</tr>
<tr>
<td>15.827</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/MU/mu_m_re_4_s/COUT</td>
</tr>
<tr>
<td>15.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][B]</td>
<td>i_lab_top/FFT/SU2/MU/mu_m_re_5_s/CIN</td>
</tr>
<tr>
<td>15.884</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/MU/mu_m_re_5_s/COUT</td>
</tr>
<tr>
<td>15.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][A]</td>
<td>i_lab_top/FFT/SU2/MU/mu_m_re_6_s/CIN</td>
</tr>
<tr>
<td>15.941</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/MU/mu_m_re_6_s/COUT</td>
</tr>
<tr>
<td>15.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>i_lab_top/FFT/SU2/MU/mu_m_re_7_s/CIN</td>
</tr>
<tr>
<td>15.998</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/MU/mu_m_re_7_s/COUT</td>
</tr>
<tr>
<td>15.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>i_lab_top/FFT/SU2/MU/mu_m_re_8_s/CIN</td>
</tr>
<tr>
<td>16.055</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/MU/mu_m_re_8_s/COUT</td>
</tr>
<tr>
<td>16.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>i_lab_top/FFT/SU2/MU/mu_m_re_9_s/CIN</td>
</tr>
<tr>
<td>16.112</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/MU/mu_m_re_9_s/COUT</td>
</tr>
<tr>
<td>16.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][A]</td>
<td>i_lab_top/FFT/SU2/MU/mu_m_re_10_s/CIN</td>
</tr>
<tr>
<td>16.169</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/MU/mu_m_re_10_s/COUT</td>
</tr>
<tr>
<td>16.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][B]</td>
<td>i_lab_top/FFT/SU2/MU/mu_m_re_11_s/CIN</td>
</tr>
<tr>
<td>16.226</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/MU/mu_m_re_11_s/COUT</td>
</tr>
<tr>
<td>16.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>i_lab_top/FFT/SU2/MU/mu_m_re_12_s/CIN</td>
</tr>
<tr>
<td>16.283</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/MU/mu_m_re_12_s/COUT</td>
</tr>
<tr>
<td>16.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>i_lab_top/FFT/SU2/MU/mu_m_re_13_s/CIN</td>
</tr>
<tr>
<td>16.340</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/MU/mu_m_re_13_s/COUT</td>
</tr>
<tr>
<td>16.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>i_lab_top/FFT/SU2/MU/mu_m_re_14_s/CIN</td>
</tr>
<tr>
<td>16.397</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/MU/mu_m_re_14_s/COUT</td>
</tr>
<tr>
<td>16.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[1][B]</td>
<td>i_lab_top/FFT/SU2/MU/mu_m_re_15_s/CIN</td>
</tr>
<tr>
<td>16.960</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/MU/mu_m_re_15_s/SUM</td>
</tr>
<tr>
<td>18.099</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>i_lab_top/FFT/SU2/n793_s0/I0</td>
</tr>
<tr>
<td>19.198</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/n793_s0/F</td>
</tr>
<tr>
<td>19.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU2/mu_do_re_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>i_lab_top/FFT/SU2/mu_do_re_15_s0/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[2][B]</td>
<td>i_lab_top/FFT/SU2/mu_do_re_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.459, 23.490%; route: 7.806, 53.011%; tC2Q: 3.460, 23.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/sample_buffer[30]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>8.340</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>9.372</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>11.674</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td>i_lab_top/n1160_s3/I1</td>
</tr>
<tr>
<td>12.299</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/n1160_s3/F</td>
</tr>
<tr>
<td>12.730</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>i_lab_top/n22453_s2/I3</td>
</tr>
<tr>
<td>13.552</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/n22453_s2/F</td>
</tr>
<tr>
<td>16.490</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>i_lab_top/n23221_s1/I0</td>
</tr>
<tr>
<td>17.551</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">i_lab_top/n23221_s1/F</td>
</tr>
<tr>
<td>19.454</td>
<td>1.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][A]</td>
<td style=" font-weight:bold;">i_lab_top/sample_buffer[30]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][A]</td>
<td>i_lab_top/sample_buffer[30]_1_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C24[0][A]</td>
<td>i_lab_top/sample_buffer[30]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.540, 23.632%; route: 10.981, 73.309%; tC2Q: 0.458, 3.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKB</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.043</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/add_44_s1/I0</td>
</tr>
<tr>
<td>11.001</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/add_44_s1/COUT</td>
</tr>
<tr>
<td>11.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_0_s/CIN</td>
</tr>
<tr>
<td>11.058</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_0_s/COUT</td>
</tr>
<tr>
<td>11.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_1_s/CIN</td>
</tr>
<tr>
<td>11.115</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_1_s/COUT</td>
</tr>
<tr>
<td>11.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[2][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_2_s/CIN</td>
</tr>
<tr>
<td>11.172</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_2_s/COUT</td>
</tr>
<tr>
<td>11.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C13[2][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_3_s/CIN</td>
</tr>
<tr>
<td>11.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_3_s/COUT</td>
</tr>
<tr>
<td>11.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[0][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_4_s/CIN</td>
</tr>
<tr>
<td>11.286</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_4_s/COUT</td>
</tr>
<tr>
<td>11.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_5_s/CIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_5_s/COUT</td>
</tr>
<tr>
<td>11.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_6_s/CIN</td>
</tr>
<tr>
<td>11.400</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_6_s/COUT</td>
</tr>
<tr>
<td>11.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_7_s/CIN</td>
</tr>
<tr>
<td>11.457</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_7_s/COUT</td>
</tr>
<tr>
<td>11.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_im_8_s/CIN</td>
</tr>
<tr>
<td>12.020</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_im_8_s/SUM</td>
</tr>
<tr>
<td>13.816</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_11_s2/I1</td>
</tr>
<tr>
<td>14.915</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_11_s2/F</td>
</tr>
<tr>
<td>14.920</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_11_s1/I2</td>
</tr>
<tr>
<td>15.946</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R4C11[3][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_11_s1/F</td>
</tr>
<tr>
<td>16.373</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_im_11_s0/I2</td>
</tr>
<tr>
<td>17.472</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_im_11_s0/F</td>
</tr>
<tr>
<td>19.410</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKA</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.201, 34.821%; route: 6.275, 42.013%; tC2Q: 3.460, 23.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKB</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
</tr>
<tr>
<td>10.542</td>
<td>2.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/add_43_s1/I0</td>
</tr>
<tr>
<td>11.500</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/add_43_s1/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/CIN</td>
</tr>
<tr>
<td>11.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/COUT</td>
</tr>
<tr>
<td>11.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/CIN</td>
</tr>
<tr>
<td>12.120</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/SUM</td>
</tr>
<tr>
<td>12.935</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[3][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_3_s1/I2</td>
</tr>
<tr>
<td>13.967</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C20[3][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_3_s1/F</td>
</tr>
<tr>
<td>15.288</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[2][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_5_s1/I2</td>
</tr>
<tr>
<td>15.913</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C17[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_5_s1/F</td>
</tr>
<tr>
<td>16.334</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_5_s0/I2</td>
</tr>
<tr>
<td>17.433</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[3][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_5_s0/F</td>
</tr>
<tr>
<td>19.387</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[21]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKA</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.334, 29.061%; route: 7.119, 47.738%; tC2Q: 3.460, 23.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKB</td>
</tr>
<tr>
<td>7.934</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DO[16]</td>
</tr>
<tr>
<td>10.542</td>
<td>2.608</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/add_43_s1/I0</td>
</tr>
<tr>
<td>11.500</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/add_43_s1/COUT</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/CIN</td>
</tr>
<tr>
<td>11.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_0_s/COUT</td>
</tr>
<tr>
<td>11.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[1][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/CIN</td>
</tr>
<tr>
<td>11.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_1_s/COUT</td>
</tr>
<tr>
<td>11.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_2_s/CIN</td>
</tr>
<tr>
<td>11.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_2_s/COUT</td>
</tr>
<tr>
<td>11.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_3_s/CIN</td>
</tr>
<tr>
<td>11.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_3_s/COUT</td>
</tr>
<tr>
<td>11.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][A]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_4_s/CIN</td>
</tr>
<tr>
<td>11.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_4_s/COUT</td>
</tr>
<tr>
<td>11.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C21[0][B]</td>
<td>i_lab_top/FFT/SU1/BF2/bf2_y1_re_5_s/CIN</td>
</tr>
<tr>
<td>12.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/BF2/bf2_y1_re_5_s/SUM</td>
</tr>
<tr>
<td>13.665</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][B]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_14_s2/I2</td>
</tr>
<tr>
<td>14.487</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C19[3][B]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_14_s2/F</td>
</tr>
<tr>
<td>15.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_8_s2/I2</td>
</tr>
<tr>
<td>15.933</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C21[3][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_8_s2/F</td>
</tr>
<tr>
<td>16.352</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>i_lab_top/FFT/SU1/db2_di_re_8_s0/I1</td>
</tr>
<tr>
<td>17.174</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/db2_di_re_8_s0/F</td>
</tr>
<tr>
<td>19.276</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/DI[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s/CLKA</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_buf_im[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.075, 27.529%; route: 7.267, 49.096%; tC2Q: 3.460, 23.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/sample_buffer[29]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>8.340</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>9.372</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>11.674</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td>i_lab_top/n1160_s3/I1</td>
</tr>
<tr>
<td>12.299</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">i_lab_top/n1160_s3/F</td>
</tr>
<tr>
<td>12.730</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>i_lab_top/n22421_s2/I3</td>
</tr>
<tr>
<td>13.552</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">i_lab_top/n22421_s2/F</td>
</tr>
<tr>
<td>15.846</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>i_lab_top/n23189_s1/I0</td>
</tr>
<tr>
<td>16.872</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C30[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/n23189_s1/F</td>
</tr>
<tr>
<td>19.210</td>
<td>2.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][B]</td>
<td style=" font-weight:bold;">i_lab_top/sample_buffer[29]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][B]</td>
<td>i_lab_top/sample_buffer[29]_0_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[0][B]</td>
<td>i_lab_top/sample_buffer[29]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.505, 23.785%; route: 10.773, 73.105%; tC2Q: 0.458, 3.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[0]_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[0]_13_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB1/buf_im[0]_13_s0/Q</td>
</tr>
<tr>
<td>3.876</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.397</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[0]_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[0]_12_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB1/buf_im[0]_12_s0/Q</td>
</tr>
<tr>
<td>3.876</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.397</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[0]_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB1/buf_im[0]_0_s0/Q</td>
</tr>
<tr>
<td>3.876</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.397</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[0]_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[0]_8_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C17[2][B]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB1/buf_im[0]_8_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.397</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>i_lab_top/FFT/SU1/DB1/buf_im[1]_buf_im[1]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/bf1_sp_en_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/bf2_start_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[2][B]</td>
<td>i_lab_top/FFT/SU1/bf1_sp_en_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R6C23[2][B]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/bf1_sp_en_s1/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[0][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/bf2_start_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23[0][A]</td>
<td>i_lab_top/FFT/SU1/bf2_start_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C23[0][A]</td>
<td>i_lab_top/FFT/SU1/bf2_start_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU2/DB2/buf_re[0]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][B]</td>
<td>i_lab_top/FFT/SU1/DB2/buf_im[0]_0_s4/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>39</td>
<td>R12C5[0][B]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/DB2/buf_im[0]_0_s4/Q</td>
</tr>
<tr>
<td>3.944</td>
<td>0.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU2/DB2/buf_re[0]_0_s8/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5</td>
<td>i_lab_top/FFT/SU2/DB2/buf_re[0]_0_s8/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C5</td>
<td>i_lab_top/FFT/SU2/DB2/buf_re[0]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.299, 47.305%; tC2Q: 0.333, 52.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/tm1638_sio/sclk_q_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/tm1638_sio/sclk_q_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C3[1][A]</td>
<td>i_tm1638/tm1638_sio/sclk_q_2_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C3[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/tm1638_sio/sclk_q_2_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C3[1][A]</td>
<td>i_tm1638/tm1638_sio/sclk_d_2_s5/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C3[1][A]</td>
<td style=" background: #97FFFF;">i_tm1638/tm1638_sio/sclk_d_2_s5/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C3[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/tm1638_sio/sclk_q_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C3[1][A]</td>
<td>i_tm1638/tm1638_sio/sclk_q_2_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C3[1][A]</td>
<td>i_tm1638/tm1638_sio/sclk_q_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/tm_latch_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/tm_latch_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C15[1][A]</td>
<td>i_tm1638/tm_latch_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C15[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/tm_latch_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C15[1][A]</td>
<td>i_tm1638/n204_s10/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C15[1][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n204_s10/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/tm_latch_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C15[1][A]</td>
<td>i_tm1638/tm_latch_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C15[1][A]</td>
<td>i_tm1638/tm_latch_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td>i_tm1638/counter_3_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C13[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_3_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td>i_tm1638/n192_s3/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n192_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td>i_tm1638/counter_3_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C13[0][A]</td>
<td>i_tm1638/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td>i_tm1638/counter_9_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C11[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_9_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td>i_tm1638/n186_s3/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n186_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td>i_tm1638/counter_9_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C11[1][A]</td>
<td>i_tm1638/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU3/bf2_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU3/bf2_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>i_lab_top/FFT/SU3/bf2_count_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R20C24[0][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU3/bf2_count_0_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>i_lab_top/FFT/SU3/n623_s2/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU3/n623_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU3/bf2_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>i_lab_top/FFT/SU3/bf2_count_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>i_lab_top/FFT/SU3/bf2_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU3/bf2_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU3/bf2_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>i_lab_top/FFT/SU3/bf2_count_3_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU3/bf2_count_3_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>i_lab_top/FFT/SU3/n620_s1/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU3/n620_s1/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU3/bf2_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>i_lab_top/FFT/SU3/bf2_count_3_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>i_lab_top/FFT/SU3/bf2_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU3/bf1_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU3/bf1_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>i_lab_top/FFT/SU3/bf1_count_3_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU3/bf1_count_3_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>i_lab_top/FFT/SU3/n326_s1/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU3/n326_s1/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU3/bf1_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>i_lab_top/FFT/SU3/bf1_count_3_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>i_lab_top/FFT/SU3/bf1_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU3/bf1_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU3/bf1_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>i_lab_top/FFT/SU3/bf1_count_4_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C20[1][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU3/bf1_count_4_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>i_lab_top/FFT/SU3/n325_s1/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU3/n325_s1/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU3/bf1_count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>i_lab_top/FFT/SU3/bf1_count_4_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>i_lab_top/FFT/SU3/bf1_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU3/di_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU3/di_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>i_lab_top/FFT/SU3/di_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C22[1][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU3/di_count_2_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>i_lab_top/FFT/SU3/n15_s1/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU3/n15_s1/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU3/di_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>i_lab_top/FFT/SU3/di_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>i_lab_top/FFT/SU3/di_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU2/di_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU2/di_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>i_lab_top/FFT/SU2/di_count_5_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C12[1][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU2/di_count_5_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>i_lab_top/FFT/SU2/n12_s1/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU2/n12_s1/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU2/di_count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>i_lab_top/FFT/SU2/di_count_5_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>i_lab_top/FFT/SU2/di_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/bf1_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/bf1_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>i_lab_top/FFT/SU1/bf1_count_3_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/bf1_count_3_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>i_lab_top/FFT/SU1/n326_s1/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/n326_s1/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/bf1_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>i_lab_top/FFT/SU1/bf1_count_3_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>i_lab_top/FFT/SU1/bf1_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/FFT/SU1/di_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/FFT/SU1/di_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>i_lab_top/FFT/SU1/di_count_3_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C22[1][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/di_count_3_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>i_lab_top/FFT/SU1/n14_s1/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/FFT/SU1/n14_s1/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td style=" font-weight:bold;">i_lab_top/FFT/SU1/di_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>i_lab_top/FFT/SU1/di_count_3_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>i_lab_top/FFT/SU1/di_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/sample_index_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/sample_index_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>i_lab_top/sample_index_2_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R21C40[0][A]</td>
<td style=" font-weight:bold;">i_lab_top/sample_index_2_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>i_lab_top/n3235_s2/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" background: #97FFFF;">i_lab_top/n3235_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" font-weight:bold;">i_lab_top/sample_index_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>i_lab_top/sample_index_2_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>i_lab_top/sample_index_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lab_top/input_index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lab_top/input_index_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td>i_lab_top/input_index_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C43[1][A]</td>
<td style=" font-weight:bold;">i_lab_top/input_index_0_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td>i_lab_top/n56_s2/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td style=" background: #97FFFF;">i_lab_top/n56_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td style=" font-weight:bold;">i_lab_top/input_index_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td>i_lab_top/input_index_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C43[1][A]</td>
<td>i_lab_top/input_index_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lcd/V_PixelCount_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>i_lcd/V_PixelCount_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R26C40[0][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_0_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>i_lcd/n65_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">i_lcd/n65_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>i_lcd/V_PixelCount_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>i_lcd/V_PixelCount_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_microphone/ws_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_microphone/ws_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>i_microphone/ws_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C31[0][A]</td>
<td style=" font-weight:bold;">i_microphone/ws_s1/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>i_microphone/n44_s2/I0</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td style=" background: #97FFFF;">i_microphone/n44_s2/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td style=" font-weight:bold;">i_microphone/ws_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>i_microphone/ws_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>i_microphone/ws_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lcd/V_PixelCount_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>i_lcd/V_PixelCount_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R26C34[1][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_1_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>i_lcd/n64_s1/I1</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">i_lcd/n64_s1/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>i_lcd/V_PixelCount_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>i_lcd/V_PixelCount_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lcd/V_PixelCount_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>i_lcd/V_PixelCount_3_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_3_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>i_lcd/n62_s1/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">i_lcd/n62_s1/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>i_lcd/V_PixelCount_3_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>i_lcd/V_PixelCount_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lcd/V_PixelCount_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>i_lcd/V_PixelCount_12_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C36[1][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_12_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>i_lcd/n53_s1/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td style=" background: #97FFFF;">i_lcd/n53_s1/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>i_lcd/V_PixelCount_12_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>i_lcd/V_PixelCount_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][B]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][B]</td>
<td>i_lcd/V_PixelCount_15_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_15_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C36[1][B]</td>
<td>i_lcd/V_PixelCount_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>i_lcd/V_PixelCount_0_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_0_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>i_lcd/V_PixelCount_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>i_lcd/V_PixelCount_1_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_1_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>i_lcd/V_PixelCount_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td>i_lcd/V_PixelCount_2_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_2_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[0][B]</td>
<td>i_lcd/V_PixelCount_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>i_lcd/V_PixelCount_3_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_3_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>i_lcd/V_PixelCount_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_lcd/V_PixelCount_4_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_4_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>i_lcd/V_PixelCount_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>i_lcd/V_PixelCount_5_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_5_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>i_lcd/V_PixelCount_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>i_lcd/V_PixelCount_6_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_6_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>i_lcd/V_PixelCount_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>i_lcd/V_PixelCount_7_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_7_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>i_lcd/V_PixelCount_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][B]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][B]</td>
<td>i_lcd/V_PixelCount_8_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_8_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[1][B]</td>
<td>i_lcd/V_PixelCount_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>i_lcd/V_PixelCount_9_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_9_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>i_lcd/V_PixelCount_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>i_lcd/V_PixelCount_10_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_10_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>i_lcd/V_PixelCount_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td>i_lcd/V_PixelCount_11_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_11_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C39[2][B]</td>
<td>i_lcd/V_PixelCount_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>i_lcd/V_PixelCount_12_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_12_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>i_lcd/V_PixelCount_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td>i_lcd/V_PixelCount_13_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_13_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C36[0][A]</td>
<td>i_lcd/V_PixelCount_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td>i_lcd/V_PixelCount_14_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_14_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C36[2][A]</td>
<td>i_lcd/V_PixelCount_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[1][B]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][B]</td>
<td>i_lcd/H_PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/H_PixelCount_0_s0</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[1][B]</td>
<td>i_lcd/H_PixelCount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>i_lcd/H_PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/H_PixelCount_1_s0</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>i_lcd/H_PixelCount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>i_lcd/H_PixelCount_2_s0/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/H_PixelCount_2_s0</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>i_lcd/H_PixelCount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td>i_lcd/H_PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/H_PixelCount_3_s0</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[2][B]</td>
<td>i_lcd/H_PixelCount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>i_lcd/H_PixelCount_4_s0/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/H_PixelCount_4_s0</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C37[2][A]</td>
<td>i_lcd/H_PixelCount_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>i_lcd/H_PixelCount_5_s0/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/H_PixelCount_5_s0</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C37[2][B]</td>
<td>i_lcd/H_PixelCount_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][A]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[1][A]</td>
<td>i_lcd/H_PixelCount_6_s0/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/H_PixelCount_6_s0</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C37[1][A]</td>
<td>i_lcd/H_PixelCount_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>i_lcd/H_PixelCount_7_s0/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/H_PixelCount_7_s0</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C37[1][B]</td>
<td>i_lcd/H_PixelCount_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>82.414</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>rst_s0/I0</td>
</tr>
<tr>
<td>83.446</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>189</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">rst_s0/F</td>
</tr>
<tr>
<td>85.259</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>i_lcd/H_PixelCount_8_s0/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/H_PixelCount_8_s0</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>i_lcd/H_PixelCount_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 15.377%; route: 5.221, 77.794%; tC2Q: 0.458, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/instruction_step_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>3.890</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>i_tm1638/instruction_step_5_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>i_tm1638/instruction_step_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 42.446%; tC2Q: 0.333, 57.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.154</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td>i_tm1638/counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C13[0][B]</td>
<td>i_tm1638/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 60.455%; tC2Q: 0.333, 39.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.154</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td>i_tm1638/counter_3_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C13[0][A]</td>
<td>i_tm1638/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 60.455%; tC2Q: 0.333, 39.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/instruction_step_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.208</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>i_tm1638/instruction_step_1_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>i_tm1638/instruction_step_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.564, 62.843%; tC2Q: 0.333, 37.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/instruction_step_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.208</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][B]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][B]</td>
<td>i_tm1638/instruction_step_2_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C23[1][B]</td>
<td>i_tm1638/instruction_step_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.564, 62.843%; tC2Q: 0.333, 37.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/instruction_step_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.208</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>i_tm1638/instruction_step_4_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>i_tm1638/instruction_step_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.564, 62.843%; tC2Q: 0.333, 37.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/led_on_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.424</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[1][B]</td>
<td style=" font-weight:bold;">i_tm1638/led_on_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[1][B]</td>
<td>i_tm1638/led_on_2_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C17[1][B]</td>
<td>i_tm1638/led_on_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.780, 70.048%; tC2Q: 0.333, 29.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/led_on_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.424</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][B]</td>
<td style=" font-weight:bold;">i_tm1638/led_on_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][B]</td>
<td>i_tm1638/led_on_3_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C17[0][B]</td>
<td>i_tm1638/led_on_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.780, 70.048%; tC2Q: 0.333, 29.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/led_on_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.424</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/led_on_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[1][A]</td>
<td>i_tm1638/led_on_4_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C17[1][A]</td>
<td>i_tm1638/led_on_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.780, 70.048%; tC2Q: 0.333, 29.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/led_on_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.424</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/led_on_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td>i_tm1638/led_on_5_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C17[0][A]</td>
<td>i_tm1638/led_on_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.780, 70.048%; tC2Q: 0.333, 29.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/led_on_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.428</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/led_on_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[0][A]</td>
<td>i_tm1638/led_on_0_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C18[0][A]</td>
<td>i_tm1638/led_on_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 70.148%; tC2Q: 0.333, 29.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/led_on_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.428</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/led_on_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[1][A]</td>
<td>i_tm1638/led_on_6_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C18[1][A]</td>
<td>i_tm1638/led_on_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 70.148%; tC2Q: 0.333, 29.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/led_on_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.428</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[0][B]</td>
<td style=" font-weight:bold;">i_tm1638/led_on_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[0][B]</td>
<td>i_tm1638/led_on_7_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C18[0][B]</td>
<td>i_tm1638/led_on_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 70.148%; tC2Q: 0.333, 29.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.428</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][B]</td>
<td>i_tm1638/counter_5_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C10[1][B]</td>
<td>i_tm1638/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 70.148%; tC2Q: 0.333, 29.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.428</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[0][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[0][B]</td>
<td>i_tm1638/counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C10[0][B]</td>
<td>i_tm1638/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 70.148%; tC2Q: 0.333, 29.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.428</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>i_tm1638/counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>i_tm1638/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 70.148%; tC2Q: 0.333, 29.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/keys_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.440</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/keys_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>i_tm1638/keys_0_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>i_tm1638/keys_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 70.464%; tC2Q: 0.333, 29.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.472</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td>i_tm1638/counter_1_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C12[2][B]</td>
<td>i_tm1638/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 71.284%; tC2Q: 0.333, 28.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.472</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>i_tm1638/counter_4_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>i_tm1638/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 71.284%; tC2Q: 0.333, 28.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.472</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td>i_tm1638/counter_8_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C12[2][A]</td>
<td>i_tm1638/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 71.284%; tC2Q: 0.333, 28.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.472</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td>i_tm1638/counter_10_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C12[1][B]</td>
<td>i_tm1638/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 71.284%; tC2Q: 0.333, 28.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.472</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td>i_tm1638/counter_11_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C12[0][B]</td>
<td>i_tm1638/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 71.284%; tC2Q: 0.333, 28.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/instruction_step_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.511</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td>i_tm1638/instruction_step_0_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C22[1][A]</td>
<td>i_tm1638/instruction_step_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 72.216%; tC2Q: 0.333, 27.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/instruction_step_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.511</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>i_tm1638/instruction_step_3_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>i_tm1638/instruction_step_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 72.216%; tC2Q: 0.333, 27.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/led_on_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.695</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/led_on_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1892</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>i_tm1638/led_on_1_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>i_tm1638/led_on_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.051, 75.918%; tC2Q: 0.333, 24.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_lab_top/input_index_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_lab_top/input_index_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_lab_top/input_index_4_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_lab_top/input_index_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_lab_top/input_index_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_lab_top/input_index_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_lab_top/sample_buffer[0]_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_lab_top/sample_buffer[0]_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_lab_top/sample_buffer[0]_14_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_lab_top/sample_buffer[0]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_lab_top/sample_buffer[0]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_lab_top/sample_buffer[0]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_lab_top/sample_buffer[1]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_lab_top/sample_buffer[1]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_lab_top/sample_buffer[1]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_lab_top/sample_buffer[3]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_lab_top/sample_buffer[3]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_lab_top/sample_buffer[3]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_lab_top/sample_buffer[7]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_lab_top/sample_buffer[7]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_lab_top/sample_buffer[7]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_lab_top/sample_buffer[15]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_lab_top/sample_buffer[15]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_lab_top/sample_buffer[15]_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_lab_top/sample_buffer[31]_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_lab_top/sample_buffer[31]_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_lab_top/sample_buffer[31]_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1892</td>
<td>CLK_d</td>
<td>19.836</td>
<td>0.262</td>
</tr>
<tr>
<td>517</td>
<td>fft_index[0]</td>
<td>27.113</td>
<td>2.505</td>
</tr>
<tr>
<td>260</td>
<td>fft_index[1]</td>
<td>26.570</td>
<td>3.675</td>
</tr>
<tr>
<td>189</td>
<td>rst</td>
<td>22.014</td>
<td>2.302</td>
</tr>
<tr>
<td>131</td>
<td>fft_index[2]</td>
<td>23.104</td>
<td>8.323</td>
</tr>
<tr>
<td>71</td>
<td>di_count[1]</td>
<td>30.255</td>
<td>2.661</td>
</tr>
<tr>
<td>69</td>
<td>di_count[3]</td>
<td>30.440</td>
<td>2.787</td>
</tr>
<tr>
<td>66</td>
<td>di_count[5]</td>
<td>29.437</td>
<td>3.779</td>
</tr>
<tr>
<td>66</td>
<td>fft_index[3]</td>
<td>27.413</td>
<td>3.327</td>
</tr>
<tr>
<td>65</td>
<td>buf_im[0]_0_5</td>
<td>32.063</td>
<td>2.825</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R20C40</td>
<td>88.89%</td>
</tr>
<tr>
<td>R7C10</td>
<td>86.11%</td>
</tr>
<tr>
<td>R20C41</td>
<td>86.11%</td>
</tr>
<tr>
<td>R22C32</td>
<td>86.11%</td>
</tr>
<tr>
<td>R15C30</td>
<td>86.11%</td>
</tr>
<tr>
<td>R17C13</td>
<td>86.11%</td>
</tr>
<tr>
<td>R16C21</td>
<td>86.11%</td>
</tr>
<tr>
<td>R22C29</td>
<td>84.72%</td>
</tr>
<tr>
<td>R11C40</td>
<td>84.72%</td>
</tr>
<tr>
<td>R15C38</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name CLK -period 37.037 -waveform {0 18.518} [get_ports {CLK}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name LARGE_LCD_CK -period 111.11 -waveform {0 55.555} [get_ports {LARGE_LCD_CK}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
