{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1490453379921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490453379922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 25 15:49:39 2017 " "Processing started: Sat Mar 25 15:49:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490453379922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1490453379922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off command_interface -c command_interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off command_interface -c command_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1490453379923 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1490453381090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "command_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file command_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 command_interface-rtl " "Found design unit 1: command_interface-rtl" {  } { { "command_interface.vhd" "" { Text "E:/VHDL/Projekt/command_interface.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490453383221 ""} { "Info" "ISGN_ENTITY_NAME" "1 command_interface " "Found entity 1: command_interface" {  } { { "command_interface.vhd" "" { Text "E:/VHDL/Projekt/command_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490453383221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490453383221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "command_interface " "Elaborating entity \"command_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1490453383345 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wrt_reg command_interface.vhd(12) " "VHDL Signal Declaration warning at command_interface.vhd(12): used implicit default value for signal \"wrt_reg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "command_interface.vhd" "" { Text "E:/VHDL/Projekt/command_interface.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490453383619 "|command_interface"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "command_interface.vhd(31) " "VHDL Wait Statement error at command_interface.vhd(31): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "command_interface.vhd" "" { Text "E:/VHDL/Projekt/command_interface.vhd" 31 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Quartus II" 0 -1 1490453383621 ""}
{ "Error" "EVRFX_VHDL_MULTIPLE_PROCESS_SENSITIVITY_LISTS_PRESENT" "command_interface.vhd(22) " "VHDL Process Statement error at command_interface.vhd(22): Process Statement cannot contain both a sensitivity list and a Wait Statement" {  } { { "command_interface.vhd" "" { Text "E:/VHDL/Projekt/command_interface.vhd" 22 0 0 } }  } 0 10441 "VHDL Process Statement error at %1!s!: Process Statement cannot contain both a sensitivity list and a Wait Statement" 0 0 "Quartus II" 0 -1 1490453383634 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1490453383645 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490453384021 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 25 15:49:44 2017 " "Processing ended: Sat Mar 25 15:49:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490453384021 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490453384021 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490453384021 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1490453384021 ""}
