[N
23
19
8 iInstExt
14
10 ADDR_WIDTH
10
8 mux2t1_n
1
92 /home/blanef/CPRE3810/CPRE3810/SingleCycle/cpre3810-toolflow/containers/sim_container_0/work
7
1 N
3
5 mixed
15
8 mux3t1_n
4
8 INIT_BIT
12
3 rtl
18
9 structure
9
13 register_file
16
10 behavioral
23
12 OUTPUT_TRACE
21
2 tb
17
15 riscv_processor
13
10 DATA_WIDTH
6
10 structural
11
3 mem
5
10 register_n
22
9 gCLK_HPER
20
9 iInstAddr
2
4 dffg
8
10 INIT_VALUE
]
[G
1
15
16
1
7
1
0
32
0
0 0
0
0
]
[G
1
21
3
1
22
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
21
3
1
7
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
0
0
2
0
0 0
0
0
]
[G
1
2
3
2
4
0
0
3
0
0 0
0
0
]
[G
1
5
6
1
8
0
0
0
0
32 0
2
2
2
2
2
2
2
2
2
3
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
0
0
]
[G
1
5
6
2
8
0
0
0
0
32 1
2
0
0
]
[G
1
11
12
1
13
1
0
32
0
0 0
0
0
]
[G
1
10
6
1
7
1
0
32
0
0 0
0
0
]
[G
1
17
18
1
7
1
0
32
0
0 0
0
0
]
[G
1
9
6
1
7
1
0
32
0
0 0
0
0
]
[G
1
21
3
1
23
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
11
12
1
14
1
0
10
0
0 0
0
0
]
[G
1
5
6
1
7
1
0
32
0
0 0
0
0
]
[G
1
5
6
2
7
1
0
32
0
0 0
0
0
]
[P
1
17
18
19
20
1
0
0
]
