// Generated by CIRCT 42e53322a
module four_bit_adder(	// /tmp/tmp.wYiO0BDDTB/21968_Verilog-Projects_Project2–CombinationalLogic_four_bit_ripple_adder_four_bit_adder.cleaned.mlir:2:3
  input  [3:0] A,	// /tmp/tmp.wYiO0BDDTB/21968_Verilog-Projects_Project2–CombinationalLogic_four_bit_ripple_adder_four_bit_adder.cleaned.mlir:2:32
               B,	// /tmp/tmp.wYiO0BDDTB/21968_Verilog-Projects_Project2–CombinationalLogic_four_bit_ripple_adder_four_bit_adder.cleaned.mlir:2:44
  output [4:0] SUM	// /tmp/tmp.wYiO0BDDTB/21968_Verilog-Projects_Project2–CombinationalLogic_four_bit_ripple_adder_four_bit_adder.cleaned.mlir:2:57
);

  wire _GEN = A[0] & B[0];	// /tmp/tmp.wYiO0BDDTB/21968_Verilog-Projects_Project2–CombinationalLogic_four_bit_ripple_adder_four_bit_adder.cleaned.mlir:4:10, :5:10, :7:10
  wire _GEN_0 = A[1] & ~(B[1]) & _GEN | ~(A[1]) & B[1] & _GEN | A[1] & B[1];	// /tmp/tmp.wYiO0BDDTB/21968_Verilog-Projects_Project2–CombinationalLogic_four_bit_ripple_adder_four_bit_adder.cleaned.mlir:7:10, :8:10, :9:10, :11:10, :12:10, :13:10, :14:11, :15:11, :16:11
  wire _GEN_1 = A[2] & ~(B[2]) & _GEN_0 | ~(A[2]) & B[2] & _GEN_0 | A[2] & B[2];	// /tmp/tmp.wYiO0BDDTB/21968_Verilog-Projects_Project2–CombinationalLogic_four_bit_ripple_adder_four_bit_adder.cleaned.mlir:16:11, :17:11, :18:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11
  assign SUM =
    {A[3] & ~(B[3]) & _GEN_1 | ~(A[3]) & B[3] & _GEN_1 | A[3] & B[3],
     A[3] ^ B[3] ^ _GEN_1,
     A[2] ^ B[2] ^ _GEN_0,
     A[1] ^ B[1] ^ _GEN,
     A[0] ^ B[0]};	// /tmp/tmp.wYiO0BDDTB/21968_Verilog-Projects_Project2–CombinationalLogic_four_bit_ripple_adder_four_bit_adder.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :16:11, :17:11, :18:11, :19:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:5
endmodule

