<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — circuit stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="analog.html">analog</a></span> (97)
<br/><span class="tag"><a href="use.html">use</a></span> (71)
<br/><span class="tag"><a href="design.html">design</a></span> (65)
<br/><span class="tag"><a href="base.html">base</a></span> (65)
<br/><span class="tag"><a href="model.html">model</a></span> (64)
</div>
<h2><span class="ttl">Stem</span> circuit$ (<a href="../words.html">all stems</a>)</h2>
<h3>628 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-AfacanBPDB.html">DATE-2015-AfacanBPDB</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/monte%20carlo.html" title="monte carlo">#monte carlo</a></span></dt><dd>A hybrid Quasi Monte Carlo method for yield aware analog circuit sizing tool (<abbr title="Engin Afacan">EA</abbr>, <abbr title="Gönenç Berkol">GB</abbr>, <abbr title="Ali Emre Pusane">AEP</abbr>, <abbr title="Günhan Dündar">GD</abbr>, <abbr title="I. Faik Baskaya">IFB</abbr>), pp. 1225–1228.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-AhmadyanGNCV.html">DATE-2015-AhmadyanGNCV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast eye diagram analysis for high-speed CMOS circuits (<abbr title="Seyed Nematollah Ahmadyan">SNA</abbr>, <abbr title="Chenjie Gu">CG</abbr>, <abbr title="Suriyaprakash Natarajan">SN</abbr>, <abbr title="Eli Chiprout">EC</abbr>, <abbr title="Shobha Vasudevan">SV</abbr>), pp. 1377–1382.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-CaoBFCCAO.html">DATE-2015-CaoBFCCAO</a> <span class="tag"><a href="../tag/feature%20model.html" title="feature model">#feature model</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>LVS check for photonic integrated circuits: curvilinear feature extraction and validation (<abbr title="Ruping Cao">RC</abbr>, <abbr title="Julien Billoudet">JB</abbr>, <abbr title="John Ferguson">JF</abbr>, <abbr title="Lionel Couder">LC</abbr>, <abbr title="John Cayo">JC</abbr>, <abbr title="Alexandre Arriordaz">AA</abbr>, <abbr title="Ian O'Connor">IO</abbr>), pp. 1253–1256.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ChenWY.html">DATE-2015-ChenWY</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A fast parallel sparse solver for SPICE-based circuit simulators (<abbr title="Xiaoming Chen">XC</abbr>, <abbr title="Yu Wang">YW</abbr>, <abbr title="Huazhong Yang">HY</abbr>), pp. 205–210.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-CilingirogluZUK.html">DATE-2015-CilingirogluZUK</a> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>Dictionary-based sparse representation for resolution improvement in laser voltage imaging of CMOS integrated circuits (<abbr title="T. Berkin Cilingiroglu">TBC</abbr>, <abbr title="Mahmoud Zangeneh">MZ</abbr>, <abbr title="Aydan Uyar">AU</abbr>, <abbr title="W. Clem Karl">WCK</abbr>, <abbr title="Janusz Konrad">JK</abbr>, <abbr title="Ajay Joshi">AJ</abbr>, <abbr title="Bennett B. Goldberg">BBG</abbr>, <abbr title="M. Selim Ünlü">MSÜ</abbr>), pp. 597–600.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-FuggerNNS.html">DATE-2015-FuggerNNS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards binary circuit models that faithfully capture physical solvability (<abbr title="Matthias Függer">MF</abbr>, <abbr title="Robert Najvirt">RN</abbr>, <abbr title="Thomas Nowak">TN</abbr>, <abbr title="Ulrich Schmid">US</abbr>), pp. 1455–1460.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-GoncalvesLCTCB.html">DATE-2015-GoncalvesLCTCB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A fast spatial variation modeling algorithm for efficient test cost reduction of analog/RF circuits (<abbr title="Hugo R. Gonçalves">HRG</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Miguel V. Correia">MVC</abbr>, <abbr title="Vitor Tavares">VT</abbr>, <abbr title="John M. Carulli Jr.">JMCJ</abbr>, <abbr title="Kenneth M. Butler">KMB</abbr>), pp. 1042–1047.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-JiaoMD.html">DATE-2015-JiaoMD</a> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Knowledge-intensive, causal reasoning for analog circuit topology synthesis in emergent and innovative applications (<abbr title="Fanshu Jiao">FJ</abbr>, <abbr title="Sergio Montano">SM</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 1144–1149.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KriebelRSASH.html">DATE-2015-KriebelRSASH</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/combinator.html" title="combinator">#combinator</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>ACSEM: accuracy-configurable fast soft error masking analysis in combinatorial circuits (<abbr title="Florian Kriebel">FK</abbr>, <abbr title="Semeen Rehman">SR</abbr>, <abbr title="Duo Sun">DS</abbr>, <abbr title="Pau Vilimelis Aceituno">PVA</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 824–829.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KumarLSSH.html">DATE-2015-KumarLSSH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Timing verification for adaptive integrated circuits (<abbr title="Rohit Kumar">RK</abbr>, <abbr title="Bing Li">BL</abbr>, <abbr title="Yiren Shen">YS</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>, <abbr title="Jiang Hu">JH</abbr>), pp. 1587–1590.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LiXWNP.html">DATE-2015-LiXWNP</a> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Leakage power reduction for deeply-scaled FinFET circuits operating in multiple voltage regimes using fine-grained gate-length biasing technique (<abbr title="Ji Li">JL</abbr>, <abbr title="Qing Xie">QX</abbr>, <abbr title="Yanzhi Wang">YW</abbr>, <abbr title="Shahin Nazarian">SN</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 1579–1582.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MamaghaniGE.html">DATE-2015-MamaghaniGE</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>De-elastisation: from asynchronous dataflows to synchronous circuits (<abbr title="Mahdi Jelodari Mamaghani">MJM</abbr>, <abbr title="Jim D. Garside">JDG</abbr>, <abbr title="Doug A. Edwards">DAE</abbr>), pp. 273–276.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MazloumiM.html">DATE-2015-MazloumiM</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors (<abbr title="Abbas Mazloumi">AM</abbr>, <abbr title="Mehdi Modarressi">MM</abbr>), pp. 908–911.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MohammadiGM.html">DATE-2015-MohammadiGM</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Fault modeling in controllable polarity silicon nanowire circuits (<abbr title="Hassan Ghasemzadeh Mohammadi">HGM</abbr>, <abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 453–458.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-PajouhiFR.html">DATE-2015-PajouhiFR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Device/circuit/architecture co-design of reliable STT-MRAM (<abbr title="Zoha Pajouhi">ZP</abbr>, <abbr title="Xuanyao Fong">XF</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 1437–1442.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SaifhashemiHBB.html">DATE-2015-SaifhashemiHBB</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Logical equivalence checking of asynchronous circuits using commercial tools (<abbr title="Arash Saifhashemi">AS</abbr>, <abbr title="Hsin-Ho Huang">HHH</abbr>, <abbr title="Priyanka Bhalerao">PB</abbr>, <abbr title="Peter A. Beerel">PAB</abbr>), pp. 1563–1566.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SalfelderH.html">DATE-2015-SalfelderH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Ageing simulation of analogue circuits and systems using adaptive transient evaluation (<abbr title="Felix Salfelder">FS</abbr>, <abbr title="Lars Hedrich">LH</abbr>), pp. 1261–1264.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SalivaCHFABBA.html">DATE-2015-SalivaCHFABBA</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>Digital circuits reliability with in-situ monitors in 28nm fully depleted SOI (<abbr title="M. Saliva">MS</abbr>, <abbr title="F. Cacho">FC</abbr>, <abbr title="V. Huard">VH</abbr>, <abbr title="X. Federspiel">XF</abbr>, <abbr title="D. Angot">DA</abbr>, <abbr title="A. Benhassain">AB</abbr>, <abbr title="A. Bravaix">AB</abbr>, <abbr title="L. Anghel">LA</abbr>), pp. 441–446.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SuHL.html">DATE-2015-SuHL</a> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>SubHunter: a high-performance and scalable sub-circuit recognition method with Prüfer-encoding (<abbr title="Hong-Yan Su">HYS</abbr>, <abbr title="Chih-Hao Hsu">CHH</abbr>, <abbr title="Yih-Lang Li">YLL</abbr>), pp. 1583–1586.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SunKPE.html">DATE-2015-SunKPE</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of sequential Galois field arithmetic circuits using algebraic geometry (<abbr title="Xiaojun Sun">XS</abbr>, <abbr title="Priyank Kalla">PK</abbr>, <abbr title="Tim Pruss">TP</abbr>, <abbr title="Florian Enescu">FE</abbr>), pp. 1623–1628.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-WeiDLW.html">DATE-2015-WeiDLW</a> <span class="tag"><a href="../tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span></dt><dd>A universal macro block mapping scheme for arithmetic circuits (<abbr title="Xing Wei">XW</abbr>, <abbr title="Yi Diao">YD</abbr>, <abbr title="Tak-Kei Lam">TKL</abbr>, <abbr title="Yu-Liang Wu">YLW</abbr>), pp. 1629–1634.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-WengCCHW.html">DATE-2015-WengCCHW</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using structural relations for checking combinationality of cyclic circuits (<abbr title="Wan-Chen Weng">WCW</abbr>, <abbr title="Yung-Chih Chen">YCC</abbr>, <abbr title="Jui-Hung Chen">JHC</abbr>, <abbr title="Ching-Yi Huang">CYH</abbr>, <abbr title="Chun-Yao Wang">CYW</abbr>), pp. 325–328.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ZhaoQ.html">DATE-2015-ZhaoQ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A general design of stochastic circuit and its synthesis (<abbr title="Zheng Zhao">ZZ</abbr>, <abbr title="Weikang Qian">WQ</abbr>), pp. 1467–1472.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2015-LongfieldNMT.html">PLDI-2015-LongfieldNMT</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Preventing glitches and short circuits in high-level self-timed chip specifications (<abbr title="Stephen Longfield Jr.">SLJ</abbr>, <abbr title="Brittany Nkounkou">BN</abbr>, <abbr title="Rajit Manohar">RM</abbr>, <abbr title="Ross Tate">RT</abbr>), pp. 270–279.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2015-BaconFHS.html">STOC-2015-BaconFHS</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Sparse Quantum Codes from Quantum Circuits (<abbr title="Dave Bacon">DB</abbr>, <abbr title="Steven T. Flammia">STF</abbr>, <abbr title="Aram Wettroth Harrow">AWH</abbr>, <abbr title="Jonathan Shi">JS</abbr>), pp. 327–334.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2015-BunT.html">ICALP-v1-2015-BunT</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span></dt><dd>Hardness Amplification and the Approximate Degree of Constant-Depth Circuits (<abbr title="Mark Bun">MB</abbr>, <abbr title="Justin Thaler">JT</abbr>), pp. 268–280.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2015-KomarathSS.html">ICALP-v1-2015-KomarathSS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Comparator Circuits over Finite Bounded Posets (<abbr title="Balagopal Komarath">BK</abbr>, <abbr title="Jayalal Sarma">JS</abbr>, <abbr title="K. S. Sunil">KSS</abbr>), pp. 834–845.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v2-2015-AmarilliBS.html">ICALP-v2-2015-AmarilliBS</a></dt><dd>Provenance Circuits for Trees and Treelike Instances (<abbr title="Antoine Amarilli">AA</abbr>, <abbr title="Pierre Bourhis">PB</abbr>, <abbr title="Pierre Senellart">PS</abbr>), pp. 56–68.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2015-AmanoS.html">LATA-2015-AmanoS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>A Nonuniform Circuit Class with Multilayer of Threshold Gates Having Super Quasi Polynomial Size Lower Bounds Against NEXP (<abbr title="Kazuyuki Amano">KA</abbr>, <abbr title="Atsushi Saito">AS</abbr>), pp. 461–472.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2015-Kerschbaum.html">SAC-2015-Kerschbaum</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/outsourcing.html" title="outsourcing">#outsourcing</a></span></dt><dd>Oblivious outsourcing of garbled circuit generation (<abbr title="Florian Kerschbaum">FK</abbr>), pp. 2134–2140.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-AlaghiH.html">DATE-2014-AlaghiH</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast and accurate computation using stochastic circuits (<abbr title="Armin Alaghi">AA</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BeckerNI.html">DATE-2014-BeckerNI</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/sketching.html" title="sketching">#sketching</a></span></dt><dd>SKETCHILOG: Sketching combinational circuits (<abbr title="Andrew Becker">AB</abbr>, <abbr title="David Novo">DN</abbr>, <abbr title="Paolo Ienne">PI</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BurlyaevFG.html">DATE-2014-BurlyaevFG</a></dt><dd>Verification-guided voter minimization in triple-modular redundant circuits (<abbr title="Dmitry Burlyaev">DB</abbr>, <abbr title="Pascal Fradet">PF</abbr>, <abbr title="Alain Girault">AG</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ChangOSK.html">DATE-2014-ChangOSK</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Approximating the age of RF/analog circuits through re-characterization and statistical estimation (<abbr title="Doohwang Chang">DC</abbr>, <abbr title="Sule Ozev">SO</abbr>, <abbr title="Ozgur Sinanoglu">OS</abbr>, <abbr title="Ramesh Karri">RK</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ChenLLSHC.html">DATE-2014-ChenLLSHC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>Yield and timing constrained spare TSV assignment for three-dimensional integrated circuits (<abbr title="Yu-Guang Chen">YGC</abbr>, <abbr title="Kuan-Yu Lai">KYL</abbr>, <abbr title="Ming-Chao Lee">MCL</abbr>, <abbr title="Yiyu Shi">YS</abbr>, <abbr title="Wing-Kai Hon">WKH</abbr>, <abbr title="Shih-Chieh Chang">SCC</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-CortezRHN.html">DATE-2014-CortezRHN</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing PUF-based secure key storage circuits (<abbr title="Mafalda Cortez">MC</abbr>, <abbr title="Gijs Roelofs">GR</abbr>, <abbr title="Said Hamdioui">SH</abbr>, <abbr title="Giorgio Di Natale">GDN</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-FerentD.html">DATE-2014-FerentD</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/mining.html" title="mining">#mining</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Novel circuit topology synthesis method using circuit feature mining and symbolic comparison (<abbr title="Cristian Ferent">CF</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-JinS.html">DATE-2014-JinS</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Real-time trust evaluation in integrated circuits (<abbr title="Yier Jin">YJ</abbr>, <abbr title="Dean Sullivan">DS</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-LinWCH.html">DATE-2014-LinWCH</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Rewiring for threshold logic circuit minimization (<abbr title="Chia-Chun Lin">CCL</abbr>, <abbr title="Chun-Yao Wang">CYW</abbr>, <abbr title="Yung-Chih Chen">YCC</abbr>, <abbr title="Ching-Yi Huang">CYH</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-NejatAA.html">DATE-2014-NejatAA</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Dynamic Flip-Flop conversion to tolerate process variation in low power circuits (<abbr title="Mehrzad Nejat">MN</abbr>, <abbr title="Bijan Alizadeh">BA</abbr>, <abbr title="Ali Afzali-Kusha">AAK</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-NepalLBR.html">DATE-2014-NepalLBR</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>ABACUS: A technique for automated behavioral synthesis of approximate computing circuits (<abbr title="Kumud Nepal">KN</abbr>, <abbr title="Yueting Li">YL</abbr>, <abbr title="R. Iris Bahar">RIB</abbr>, <abbr title="Sherief Reda">SR</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-OrtinGVIV.html">DATE-2014-OrtinGVIV</a></dt><dd>Dynamic construction of circuits for reactive traffic in homogeneous CMPs (<abbr title="Marta Ortín">MO</abbr>, <abbr title="Darío Suárez Gracia">DSG</abbr>, <abbr title="Maria Villarroya">MV</abbr>, <abbr title="Cruz Izu">CI</abbr>, <abbr title="Víctor Viñals">VV</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-PalerDNP.html">DATE-2014-PalerDNP</a> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Software-based Pauli tracking in fault-tolerant quantum circuits (<abbr title="Alexandru Paler">AP</abbr>, <abbr title="Simon J. Devitt">SJD</abbr>, <abbr title="Kae Nemoto">KN</abbr>, <abbr title="Ilia Polian">IP</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-PerriconeHNN.html">DATE-2014-PerriconeHNN</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Design of 3D nanomagnetic logic circuits: A full-adder case study (<abbr title="Robert Perricone">RP</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Joseph Nahas">JN</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-RanjanRVRR.html">DATE-2014-RanjanRVRR</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>ASLAN: Synthesis of approximate sequential circuits (<abbr title="Ashish Ranjan">AR</abbr>, <abbr title="Arnab Raha">AR</abbr>, <abbr title="Swagath Venkataramani">SV</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Anand Raghunathan">AR</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ReimerSSB.html">DATE-2014-ReimerSSB</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using MaxBMC for Pareto-optimal circuit initialization (<abbr title="Sven Reimer">SR</abbr>, <abbr title="Matthias Sauer">MS</abbr>, <abbr title="Tobias Schubert">TS</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-RichterVSHV.html">DATE-2014-RichterVSHV</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Integrated circuits processing chemical information: Prospects and challenges (<abbr title="Andreas Richter">AR</abbr>, <abbr title="Andreas Voigt">AV</abbr>, <abbr title="René Schüffny">RS</abbr>, <abbr title="Stephan Henker">SH</abbr>, <abbr title="Marcus Völp">MV</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-SongDY.html">DATE-2014-SongDY</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Zonotope-based nonlinear model order reduction for fast performance bound analysis of analog circuits with multiple-interval-valued parameter variations (<abbr title="Yang Song">YS</abbr>, <abbr title="Sai Manoj Pudukotai Dinakarrao">SMPD</abbr>, <abbr title="Hao Yu">HY</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-SwaminathanKCSPSN.html">DATE-2014-SwaminathanKCSPSN</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling steep slope devices: From circuits to architectures (<abbr title="Karthik Swaminathan">KS</abbr>, <abbr title="Moon Seok Kim">MSK</abbr>, <abbr title="Nandhini Chandramoorthy">NC</abbr>, <abbr title="Behnam Sedighi">BS</abbr>, <abbr title="Robert Perricone">RP</abbr>, <abbr title="Jack Sampson">JS</abbr>, <abbr title="Vijaykrishnan Narayanan">VN</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-TenaceCMP.html">DATE-2014-TenaceCMP</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Pass-XNOR logic: A new logic style for P-N junction based graphene circuits (<abbr title="Valerio Tenace">VT</abbr>, <abbr title="Andrea Calimera">AC</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-Velasco-JimenezCRF.html">DATE-2014-Velasco-JimenezCRF</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Implementation issues in the hierarchical composition of performance models of analog circuits (<abbr title="M. Velasco-Jimenez">MVJ</abbr>, <abbr title="Rafael Castro-López">RCL</abbr>, <abbr title="Elisenda Roca">ER</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-WeberTGHKM.html">DATE-2014-WeberTGHKM</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Reconfigurable silicon nanowire devices and circuits: Opportunities and challenges (<abbr title="Walter M. Weber">WMW</abbr>, <abbr title="Jens Trommer">JT</abbr>, <abbr title="Matthias Grube">MG</abbr>, <abbr title="Andre Heinzig">AH</abbr>, <abbr title="Markus König">MK</abbr>, <abbr title="Thomas Mikolajick">TM</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ZangenehJ.html">DATE-2014-ZangenehJ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Sub-threshold logic circuit design using feedback equalization (<abbr title="Mahmoud Zangeneh">MZ</abbr>, <abbr title="Ajay Joshi">AJ</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/esop.png" alt="ESOP"/><a href="../ESOP-2014-YoshimizuHFL.html">ESOP-2014-YoshimizuHFL</a> <span class="tag"><a href="../tag/higher-order.html" title="higher-order">#higher-order</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Measurements in Proof Nets as Higher-Order Quantum Circuits (<abbr title="Akira Yoshimizu">AY</abbr>, <abbr title="Ichiro Hasuo">IH</abbr>, <abbr title="Claudia Faggian">CF</abbr>, <abbr title="Ugo Dal Lago">UDL</abbr>), pp. 371–391.</dd> <div class="pagevis" style="width:20px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-ArtemenkoS.html">STOC-2014-ArtemenkoS</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>Pseudorandom generators with optimal seed length for non-boolean poly-size circuits (<abbr title="Sergei Artemenko">SA</abbr>, <abbr title="Ronen Shaltiel">RS</abbr>), pp. 99–108.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-GenkinIPST.html">STOC-2014-GenkinIPST</a></dt><dd>Circuits resilient to additive attacks with applications to secure computation (<abbr title="Daniel Genkin">DG</abbr>, <abbr title="Yuval Ishai">YI</abbr>, <abbr title="Manoj Prabhakaran">MP</abbr>, <abbr title="Amit Sahai">AS</abbr>, <abbr title="Eran Tromer">ET</abbr>), pp. 495–504.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-Rossman.html">STOC-2014-Rossman</a> <span class="tag"><a href="../tag/distance.html" title="distance">#distance</a></span></dt><dd>Formulas vs. circuits for small distance connectivity (<abbr title="Benjamin Rossman">BR</abbr>), pp. 203–212.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-Sherstov.html">STOC-2014-Sherstov</a></dt><dd>Breaking the minsky-papert barrier for constant-depth circuits (<abbr title="Alexander A. Sherstov">AAS</abbr>), pp. 223–232.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-Williams.html">STOC-2014-Williams</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>New algorithms and lower bounds for circuits with linear threshold gates (<abbr title="Ryan Williams">RW</abbr>), pp. 194–202.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-Williams14a.html">STOC-2014-Williams14a</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Faster all-pairs shortest paths via circuit complexity (<abbr title="Ryan Williams">RW</abbr>), pp. 664–673.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/afl.png" alt="AFL"/><a href="../AFL-2014-Valdats.html">AFL-2014-Valdats</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/regular%20expression.html" title="regular expression">#regular expression</a></span></dt><dd>Boolean Circuit Complexity of Regular Languages (<abbr title="Maris Valdats">MV</abbr>), pp. 342–354.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2014-KumarS.html">ICALP-v1-2014-KumarS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Superpolynomial Lower Bounds for General Homogeneous Depth 4 Arithmetic Circuits (<abbr title="Mrinal Kumar">MK</abbr>, <abbr title="Shubhangi Saraf">SS</abbr>), pp. 751–762.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icgt.png" alt="ICGT"/><a href="../ICGT-2014-KreowskiKLL.html">ICGT-2014-KreowskiKLL</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/graph%20transformation.html" title="graph transformation">#graph transformation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Graph Transformation Meets Reversible Circuits: Generation, Evaluation, and Synthesis (<abbr title="Hans-Jörg Kreowski">HJK</abbr>, <abbr title="Sabine Kuske">SK</abbr>, <abbr title="Aaron Lye">AL</abbr>, <abbr title="Melanie Luderer">ML</abbr>), pp. 237–252.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2014-HodgesVCCQNK.html">CHI-2014-HodgesVCCQNK</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Circuit stickers: peel-and-stick construction of interactive electronic prototypes (<abbr title="Steve Hodges">SH</abbr>, <abbr title="Nicolas Villar">NV</abbr>, <abbr title="Nicholas Chen">NC</abbr>, <abbr title="Tushar Chugh">TC</abbr>, <abbr title="Jie Qi">JQ</abbr>, <abbr title="Diana Nowacka">DN</abbr>, <abbr title="Yoshihiro Kawahara">YK</abbr>), pp. 1743–1746.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2014-QiB.html">CHI-2014-QiB</a> <span class="tag"><a href="../tag/sketching.html" title="sketching">#sketching</a></span></dt><dd>Sketching in circuits: designing and building electronics on paper (<abbr title="Jie Qi">JQ</abbr>, <abbr title="Leah Buechley">LB</abbr>), pp. 1713–1722.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../DUXU-DI-2014-FrankjaerG.html">DUXU-DI-2014-FrankjaerG</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Wearable Networks, Creating Hybrid Spaces with Soft Circuits (<abbr title="Tania Raune Frankjær">TRF</abbr>, <abbr title="Daniel Gilgen">DG</abbr>), pp. 435–445.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2013-ChenTSPSSN.html">CASE-2013-ChenTSPSSN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization processing unit (OPU) applied to integrated circuit design and manufacturing (<abbr title="Don C. L. Chen">DCLC</abbr>, <abbr title="J. T. Tzeng">JTT</abbr>, <abbr title="David B. Scott">DBS</abbr>, <abbr title="S. W. Peng">SWP</abbr>, <abbr title="M. H. Shen">MHS</abbr>, <abbr title="K. T. Sio">KTS</abbr>, <abbr title="Praneeth Narayanasetti">PN</abbr>), pp. 1008–1015.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-0001WAWG.html">DATE-2013-0001WAWG</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs (<abbr title="Karthik Chandrasekar">KC</abbr>, <abbr title="Christian Weis">CW</abbr>, <abbr title="Benny Akesson">BA</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Kees Goossens">KG</abbr>), pp. 236–241.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-AhmadyanKV.html">DATE-2013-AhmadyanKV</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Runtime verification of nonlinear analog circuits using incremental time-augmented RRT algorithm (<abbr title="Seyed Nematollah Ahmadyan">SNA</abbr>, <abbr title="Jayanand Asok Kumar">JAK</abbr>, <abbr title="Shobha Vasudevan">SV</abbr>), pp. 21–26.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-AhmadyanV.html">DATE-2013-AhmadyanV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/reachability.html" title="reachability">#reachability</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Reachability analysis of nonlinear analog circuits through iterative reachable set reduction (<abbr title="Seyed Nematollah Ahmadyan">SNA</abbr>, <abbr title="Shobha Vasudevan">SV</abbr>), pp. 1436–1441.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-AmaruGM.html">DATE-2013-AmaruGM</a> <span class="tag"><a href="../tag/canonical.html" title="canonical">#canonical</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Biconditional BDD: a novel canonical BDD for logic synthesis targeting XOR-rich circuits (<abbr title="Luca Gaetano Amarù">LGA</abbr>, <abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 1014–1017.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-BernasconiCTV.html">DATE-2013-BernasconiCTV</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Minimization of P-circuits using Boolean relations (<abbr title="Anna Bernasconi">AB</abbr>, <abbr title="Valentina Ciriani">VC</abbr>, <abbr title="Gabriella Trucco">GT</abbr>, <abbr title="Tiziano Villa">TV</abbr>), pp. 996–1001.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ChenRSIFC.html">DATE-2013-ChenRSIFC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>A SPICE-compatible model of graphene nano-ribbon field-effect transistors enabling circuit-level delay and power analysis under process variation (<abbr title="Ying-Yu Chen">YYC</abbr>, <abbr title="Artem Rogachev">AR</abbr>, <abbr title="Amit Sangai">AS</abbr>, <abbr title="Giuseppe Iannaccone">GI</abbr>, <abbr title="Gianluca Fiori">GF</abbr>, <abbr title="Deming Chen">DC</abbr>), pp. 1789–1794.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ChenWLL.html">DATE-2013-ChenWLL</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Automatic circuit sizing technique for the analog circuits with flexible TFTs considering process variation and bending effects (<abbr title="Yen-Lung Chen">YLC</abbr>, <abbr title="Wan-Rong Wu">WRW</abbr>, <abbr title="Guan-Ruei Lu">GRL</abbr>, <abbr title="Chien-Nan Jimmy Liu">CNJL</abbr>), pp. 1458–1461.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-FarisiBCS.html">DATE-2013-FarisiBCS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>An automatic tool flow for the combined implementation of multi-mode circuits (<abbr title="Brahim Al Farisi">BAF</abbr>, <abbr title="Karel Bruneel">KB</abbr>, <abbr title="João M. P. Cardoso">JMPC</abbr>, <abbr title="Dirk Stroobandt">DS</abbr>), pp. 821–826.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-GielenM.html">DATE-2013-GielenM</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Stochastic degradation modeling and simulation for analog integrated circuits in nanometer CMOS (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Elie Maricau">EM</abbr>), pp. 326–331.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-HellwegeHPP.html">DATE-2013-HellwegeHPP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>Reliability analysis for integrated circuit amplifiers used in neural measurement systems (<abbr title="Nico Hellwege">NH</abbr>, <abbr title="Nils Heidmann">NH</abbr>, <abbr title="Dagmar Peters-Drolshagen">DPD</abbr>, <abbr title="Steffen Paul">SP</abbr>), pp. 713–716.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-JongheDDG.html">DATE-2013-JongheDDG</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/recursion.html" title="recursion">#recursion</a></span></dt><dd>Extracting analytical nonlinear models from analog circuits by recursive vector fitting of transfer function trajectories (<abbr title="Dimitri de Jonghe">DdJ</abbr>, <abbr title="Dirk Deschrijver">DD</abbr>, <abbr title="Tom Dhaene">TD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1448–1453.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-JoshiLBBG.html">DATE-2013-JoshiLBBG</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A gate level methodology for efficient statistical leakage estimation in complex 32nm circuits (<abbr title="Smriti Joshi">SJ</abbr>, <abbr title="Anne Lombardot">AL</abbr>, <abbr title="Marc Belleville">MB</abbr>, <abbr title="Edith Beigné">EB</abbr>, <abbr title="Stéphane Girard">SG</abbr>), pp. 1056–1057.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-MillerB.html">DATE-2013-MillerB</a> <span class="tag"><a href="../tag/sat.html" title="sat">#sat</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of analog circuit parameters across variation utilizing SAT (<abbr title="Merritt Miller">MM</abbr>, <abbr title="Forrest Brewer">FB</abbr>), pp. 1442–1447.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-MishraBTRF.html">DATE-2013-MishraBTRF</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>A sub-μa power management circuit in 0.18μm CMOS for energy harvesters (<abbr title="Biswajit Mishra">BM</abbr>, <abbr title="Cyril Botteron">CB</abbr>, <abbr title="Gabriele Tasselli">GT</abbr>, <abbr title="Christian Robert">CR</abbr>, <abbr title="Pierre-André Farine">PAF</abbr>), pp. 1197–1202.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-PalitHNN.html">DATE-2013-PalitHNN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Systematic design of nanomagnet logic circuits (<abbr title="Indranil Palit">IP</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Joseph Nahas">JN</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>), pp. 1795–1800.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-PanCL.html">DATE-2013-PanCL</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>PAGE: parallel agile genetic exploration towards utmost performance for analog circuit design (<abbr title="Po-Cheng Pan">PCP</abbr>, <abbr title="Hung-Ming Chen">HMC</abbr>, <abbr title="Chien-Chih Lin">CCL</abbr>), pp. 1849–1854.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-RenPRKWEK.html">DATE-2013-RenPRKWEK</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Intuitive ECO synthesis for high performance circuits (<abbr title="Haoxing Ren">HR</abbr>, <abbr title="Ruchir Puri">RP</abbr>, <abbr title="Lakshmi N. Reddy">LNR</abbr>, <abbr title="Smita Krishnaswamy">SK</abbr>, <abbr title="Cindy Washburn">CW</abbr>, <abbr title="Joel Earl">JE</abbr>, <abbr title="Joachim Keinert">JK</abbr>), pp. 1002–1007.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-SubramanyanTPRSM.html">DATE-2013-SubramanyanTPRSM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/reverse%20engineering.html" title="reverse engineering">#reverse engineering</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Reverse engineering digital circuits using functional analysis (<abbr title="Pramod Subramanyan">PS</abbr>, <abbr title="Nestan Tsiskaridze">NT</abbr>, <abbr title="Kanika Pasricha">KP</abbr>, <abbr title="Dillon Reisman">DR</abbr>, <abbr title="Adriana Susnea">AS</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 1277–1280.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-SureshYOS.html">DATE-2013-SureshYOS</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Adaptive reduction of the frequency search space for multi-vdd digital circuits (<abbr title="Chandra K. H. Suresh">CKHS</abbr>, <abbr title="Ender Yilmaz">EY</abbr>, <abbr title="Sule Ozev">SO</abbr>, <abbr title="Ozgur Sinanoglu">OS</abbr>), pp. 292–295.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-VenkataramaniRR.html">DATE-2013-VenkataramaniRR</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/paradigm.html" title="paradigm">#paradigm</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>Substitute-and-simplify: a unified design paradigm for approximate and quality configurable circuits (<abbr title="Swagath Venkataramani">SV</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Anand Raghunathan">AR</abbr>), pp. 1367–1372.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WeiSHCLLZWM.html">DATE-2013-WeiSHCLLZWM</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Carbon nanotube circuits: opportunities and challenges (<abbr title="Hai Wei">HW</abbr>, <abbr title="Max M. Shulaker">MMS</abbr>, <abbr title="Gage Hills">GH</abbr>, <abbr title="Hong-Yu Chen">HYC</abbr>, <abbr title="Chi-Shuen Lee">CSL</abbr>, <abbr title="Luckshitha Liyanage">LL</abbr>, <abbr title="Jie Zhang">JZ</abbr>, <abbr title="H.-S. Philip Wong">HSPW</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 619–624.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-YilmazSWO.html">DATE-2013-YilmazSWO</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fault analysis and simulation of large scale industrial mixed-signal circuits (<abbr title="Ender Yilmaz">EY</abbr>, <abbr title="Geoff Shofner">GS</abbr>, <abbr title="LeRoy Winemberg">LW</abbr>, <abbr title="Sule Ozev">SO</abbr>), pp. 565–570.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2013-GoldwasserKPVZ.html">STOC-2013-GoldwasserKPVZ</a> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Reusable garbled circuits and succinct functional encryption (<abbr title="Shafi Goldwasser">SG</abbr>, <abbr title="Yael Tauman Kalai">YTK</abbr>, <abbr title="Raluca A. Popa">RAP</abbr>, <abbr title="Vinod Vaikuntanathan">VV</abbr>, <abbr title="Nickolai Zeldovich">NZ</abbr>), pp. 555–564.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2013-GorbunovVW.html">STOC-2013-GorbunovVW</a> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span></dt><dd>Attribute-based encryption for circuits (<abbr title="Sergey Gorbunov">SG</abbr>, <abbr title="Vinod Vaikuntanathan">VV</abbr>, <abbr title="Hoeteck Wee">HW</abbr>), pp. 545–554.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2013-MilesV.html">STOC-2013-MilesV</a></dt><dd>Shielding circuits with groups (<abbr title="Eric Miles">EM</abbr>, <abbr title="Emanuele Viola">EV</abbr>), pp. 251–260.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2013-KumarMN.html">ICALP-v1-2013-KumarMN</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Arithmetic Circuit Lower Bounds via MaxRank (<abbr title="Mrinal Kumar">MK</abbr>, <abbr title="Gaurav Maheshwari">GM</abbr>, <abbr title="Jayalal Sarma">JS</abbr>), pp. 661–672.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ppdp.png" alt="PPDP"/><a href="../PPDP-2013-ODonnell.html">PPDP-2013-ODonnell</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Extensible sparse functional arrays with circuit parallelism (<abbr title="John T. O'Donnell">JTO</abbr>), pp. 133–144.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2012-HanXZLW.html">CASE-2012-HanXZLW</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span></dt><dd>Two-stage deadlock prevention policy based on resource-transition circuits (<abbr title="LiBin Han">LH</abbr>, <abbr title="Keyi Xing">KX</abbr>, <abbr title="Mengchu Zhou">MZ</abbr>, <abbr title="Huixia Liu">HL</abbr>, <abbr title="Feng Wang">FW</abbr>), pp. 741–746.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2012-WuHYC.html">CASE-2012-WuHYC</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span></dt><dd>Pressure-drop studies of resistance components for integration into a SFM-based fluidic circuit (<abbr title="Chun-Hui Wu">CHW</abbr>, <abbr title="Yi-Fan Hsieh">YFH</abbr>, <abbr title="An-Shik Yang">ASY</abbr>, <abbr title="Ping-Hei Chen">PHC</abbr>), pp. 896–899.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-AbdallahSMA.html">DATE-2012-AbdallahSMA</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing RF circuits with true non-intrusive built-in sensors (<abbr title="Louay Abdallah">LA</abbr>, <abbr title="Haralampos-G. D. Stratigopoulos">HGDS</abbr>, <abbr title="Salvador Mir">SM</abbr>, <abbr title="Josep Altet">JA</abbr>), pp. 1090–1095.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-AridhiZT.html">DATE-2012-AridhiZT</a> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Towards improving simulation of analog circuits using model order reduction (<abbr title="Henda Aridhi">HA</abbr>, <abbr title="Mohamed H. Zaki">MHZ</abbr>, <abbr title="Sofiène Tahar">ST</abbr>), pp. 1337–1342.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-DoustiP.html">DATE-2012-DoustiP</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Minimizing the latency of quantum circuits during mapping to the ion-trap circuit fabric (<abbr title="Mohammad Javad Dousti">MJD</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 840–843.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-HeuserSS.html">DATE-2012-HeuserSS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Revealing side-channel issues of complex circuits by enhanced leakage models (<abbr title="Annelie Heuser">AH</abbr>, <abbr title="Werner Schindler">WS</abbr>, <abbr title="Marc Stöttinger">MS</abbr>), pp. 1179–1184.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-KarimiCGP.html">DATE-2012-KarimiCGP</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Test generation for clock-domain crossing faults in integrated circuits (<abbr title="Naghmeh Karimi">NK</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>, <abbr title="Pallav Gupta">PG</abbr>, <abbr title="Srinivas Patil">SP</abbr>), pp. 406–411.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-LiH.html">DATE-2012-LiH</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>RAG: An efficient reliability analysis of logic circuits on graphics processing units (<abbr title="Min Li">ML</abbr>, <abbr title="Michael S. Hsiao">MSH</abbr>), pp. 316–319.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-LiuJL.html">DATE-2012-LiuJL</a> <span class="tag"><a href="../tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Parallel probing: Dynamic and constant time setup procedure in circuit switching NoC (<abbr title="Shaoteng Liu">SL</abbr>, <abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Zhonghai Lu">ZL</abbr>), pp. 1289–1294.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-LiuMG.html">DATE-2012-LiuMG</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>A fast analog circuit yield estimation method for medium and high dimensional problems (<abbr title="Bo Liu">BL</abbr>, <abbr title="Jarir Messaoudi">JM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 751–756.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-LiuTW.html">DATE-2012-LiuTW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Parallel statistical analysis of analog circuits by GPU-accelerated graph-based approach (<abbr title="Xuexin Liu">XL</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Hai Wang">HW</abbr>), pp. 852–857.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-MaricauJG.html">DATE-2012-MaricauJG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Hierarchical analog circuit reliability analysis using multivariate nonlinear regression and active learning sample selection (<abbr title="Elie Maricau">EM</abbr>, <abbr title="Dimitri de Jonghe">DdJ</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 745–750.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-MeissnerMLH.html">DATE-2012-MeissnerMLH</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/morphism.html" title="morphism">#morphism</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Fast isomorphism testing for a graph-based analog circuit synthesis framework (<abbr title="Markus Meissner">MM</abbr>, <abbr title="Oliver Mitea">OM</abbr>, <abbr title="Linda Luy">LL</abbr>, <abbr title="Lars Hedrich">LH</abbr>), pp. 757–762.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-PanagopoulosAR.html">DATE-2012-PanagopoulosAR</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A framework for simulating hybrid MTJ/CMOS circuits: Atoms to system approach (<abbr title="Georgios Panagopoulos">GP</abbr>, <abbr title="Charles Augustine">CA</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 1443–1446.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-SekaninaV.html">DATE-2012-SekaninaV</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/polymorphism.html" title="polymorphism">#polymorphism</a></span> <span class="tag"><a href="../tag/sat.html" title="sat">#sat</a></span></dt><dd>A SAT-based fitness function for evolutionary optimization of polymorphic circuits (<abbr title="Lukás Sekanina">LS</abbr>, <abbr title="Zdenek Vasícek">ZV</abbr>), pp. 715–720.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-WangLPW.html">DATE-2012-WangLPW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An operational matrix-based algorithm for simulating linear and fractional differential circuits (<abbr title="Yuanzhe Wang">YW</abbr>, <abbr title="Haotian Liu">HL</abbr>, <abbr title="Grantham K. H. Pang">GKHP</abbr>, <abbr title="Ngai Wong">NW</abbr>), pp. 1463–1466.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-WilleDOO.html">DATE-2012-WilleDOO</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Automatic design of low-power encoders using reversible circuit synthesis (<abbr title="Robert Wille">RW</abbr>, <abbr title="Rolf Drechsler">RD</abbr>, <abbr title="Christof Osewold">CO</abbr>, <abbr title="Alberto García Ortiz">AGO</abbr>), pp. 1036–1041.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-YangLTW.html">DATE-2012-YangLTW</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Almost every wire is removable: A modeling and solution for removing any circuit wire (<abbr title="Xiaoqing Yang">XY</abbr>, <abbr title="Tak-Kei Lam">TKL</abbr>, <abbr title="Wai-Chung Tang">WCT</abbr>, <abbr title="Yu-Liang Wu">YLW</abbr>), pp. 1573–1578.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-YordanovAGGCBHBD.html">DATE-2012-YordanovAGGCBHBD</a> <span class="tag"><a href="../tag/biology.html" title="biology">#biology</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Experimentally driven verification of synthetic biological circuits (<abbr title="Boyan Yordanov">BY</abbr>, <abbr title="Evan Appleton">EA</abbr>, <abbr title="Rishi Ganguly">RG</abbr>, <abbr title="Ebru Aydin Gol">EAG</abbr>, <abbr title="Swati Banerjee Carr">SBC</abbr>, <abbr title="Swapnil Bhatia">SB</abbr>, <abbr title="Traci Haddock">TH</abbr>, <abbr title="Calin Belta">CB</abbr>, <abbr title="Douglas Densmore">DD</abbr>), pp. 236–241.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2012-AgrawalSSS.html">STOC-2012-AgrawalSSS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Jacobian hits circuits: hitting-sets, lower bounds for depth-D occur-k formulas &amp; depth-3 transcendence degree-k circuits (<abbr title="Manindra Agrawal">MA</abbr>, <abbr title="Chandan Saha">CS</abbr>, <abbr title="Ramprasad Saptharishi">RS</abbr>, <abbr title="Nitin Saxena">NS</abbr>), pp. 599–614.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2012-GalHKPV.html">STOC-2012-GalHKPV</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Tight bounds on computing error-correcting codes by bounded-depth circuits with arbitrary gates (<abbr title="Anna Gál">AG</abbr>, <abbr title="Kristoffer Arnsfelt Hansen">KAH</abbr>, <abbr title="Michal Koucký">MK</abbr>, <abbr title="Pavel Pudlák">PP</abbr>, <abbr title="Emanuele Viola">EV</abbr>), pp. 479–494.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2012-GuptaKL.html">STOC-2012-GuptaKL</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/re-engineering.html" title="re-engineering">#re-engineering</a></span></dt><dd>Reconstruction of depth-4 multilinear circuits with top fan-in 2 (<abbr title="Ankit Gupta">AG</abbr>, <abbr title="Neeraj Kayal">NK</abbr>, <abbr title="Satyanarayana V. Lokam">SVL</abbr>), pp. 625–642.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2012-ArvindV.html">LATA-2012-ArvindV</a> <span class="tag"><a href="../tag/morphism.html" title="morphism">#morphism</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Isomorphism Testing of Boolean Functions Computable by Constant-Depth Circuits (<abbr title="Vikraman Arvind">VA</abbr>, <abbr title="Yadu Vasudev">YV</abbr>), pp. 83–94.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2012-Noual.html">LATA-2012-Noual</a></dt><dd>Dynamics of Circuits and Intersecting Circuits (<abbr title="Mathilde Noual">MN</abbr>), pp. 433–444.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-2012-HannahD.html">ICML-2012-HannahD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Ensemble Methods for Convex Regression with Applications to Geometric Programming Based Circuit Design (<abbr title="Lauren Hannah">LH</abbr>, <abbr title="David B. Dunson">DBD</abbr>), p. 24.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2012-GuetGHMS.html">CAV-2012-GuetGHMS</a> <span class="tag"><a href="../tag/markov.html" title="markov">#markov</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>Delayed Continuous-Time Markov Chains for Genetic Regulatory Circuits (<abbr title="Calin C. Guet">CCG</abbr>, <abbr title="Ashutosh Gupta">AG</abbr>, <abbr title="Thomas A. Henzinger">TAH</abbr>, <abbr title="Maria Mateescu">MM</abbr>, <abbr title="Ali Sezgin">AS</abbr>), pp. 294–309.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2012-Myers.html">CAV-2012-Myers</a> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of Genetic Circuits (<abbr title="Chris J. Myers">CJM</abbr>), p. 5.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-2012-FilardoE.html">ICLP-2012-FilardoE</a></dt><dd>A Flexible Solver for Finite Arithmetic Circuits (<abbr title="Nathaniel Wesley Filardo">NWF</abbr>, <abbr title="Jason Eisner">JE</abbr>), pp. 425–438.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2012-JarvisaloKKK.html">SAT-2012-JarvisaloKKK</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Finding Efficient Circuits for Ensemble Computation (<abbr title="Matti Järvisalo">MJ</abbr>, <abbr title="Petteri Kaski">PK</abbr>, <abbr title="Mikko Koivisto">MK</abbr>, <abbr title="Janne H. Korhonen">JHK</abbr>), pp. 369–382.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-AvinashENPP.html">DATE-2011-AvinashENPP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Energy parsimonious circuit design through probabilistic pruning (<abbr title="Lingamneni Avinash">LA</abbr>, <abbr title="Christian C. Enz">CCE</abbr>, <abbr title="Jean-Luc Nagel">JLN</abbr>, <abbr title="Krishna V. Palem">KVP</abbr>, <abbr title="Christian Piguet">CP</abbr>), pp. 764–769.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-BalasubramanianSMNDKMPPVT.html">DATE-2011-BalasubramanianSMNDKMPPVT</a> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Circuit and DFT techniques for robust and low cost qualification of a mixed-signal SoC with integrated power management system (<abbr title="Lakshmanan Balasubramanian">LB</abbr>, <abbr title="Puneet Sabbarwal">PS</abbr>, <abbr title="R. K. Mittal">RKM</abbr>, <abbr title="Prakash Narayanan">PN</abbr>, <abbr title="R. K. Dash">RKD</abbr>, <abbr title="A. D. Kudari">ADK</abbr>, <abbr title="S. Manian">SM</abbr>, <abbr title="S. Polarouthu">SP</abbr>, <abbr title="Harikrishna Parthasarathy">HP</abbr>, <abbr title="R. C. Vijayaraghavan">RCV</abbr>, <abbr title="S. Turkewadikar">ST</abbr>), pp. 551–554.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-BoosNSHHGKS.html">DATE-2011-BoosNSHHGKS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Strategies for initial sizing and operating point analysis of analog circuits (<abbr title="Volker Boos">VB</abbr>, <abbr title="Jacek Nowak">JN</abbr>, <abbr title="Matthias Sylvester">MS</abbr>, <abbr title="Stephan Henker">SH</abbr>, <abbr title="Sebastian Höppner">SH</abbr>, <abbr title="Heiko Grimm">HG</abbr>, <abbr title="Dominik Krausse">DK</abbr>, <abbr title="Ralf Sommer">RS</abbr>), pp. 1672–1674.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ChenZD.html">DATE-2011-ChenZD</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Integrated circuit white space redistribution for temperature optimization (<abbr title="Yuankai Chen">YC</abbr>, <abbr title="Hai Zhou">HZ</abbr>, <abbr title="Robert P. Dick">RPD</abbr>), pp. 613–618.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-FazeliAMAT.html">DATE-2011-FazeliAMAT</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Soft error rate estimation of digital circuits in the presence of Multiple Event Transients (METs) (<abbr title="Mahdi Fazeli">MF</abbr>, <abbr title="Seyed Nematollah Ahmadian">SNA</abbr>, <abbr title="Seyed Ghassem Miremadi">SGM</abbr>, <abbr title="Hossein Asadi">HA</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 70–75.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-FerentD.html">DATE-2011-FerentD</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/similarity.html" title="similarity">#similarity</a></span></dt><dd>A symbolic technique for automated characterization of the uniqueness and similarity of analog circuit design features (<abbr title="Cristian Ferent">CF</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 1212–1217.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-GielenMW.html">DATE-2011-GielenMW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Analog circuit reliability in sub-32 nanometer CMOS: Analysis and mitigation (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Elie Maricau">EM</abbr>, <abbr title="Peter H. N. De Wit">PHNDW</abbr>), pp. 1474–1479.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-GraupnerJW.html">DATE-2011-GraupnerJW</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Generator based approach for analog circuit and layout design and optimization (<abbr title="Achim Graupner">AG</abbr>, <abbr title="Roland Jancke">RJ</abbr>, <abbr title="Reimund Wittmann">RW</abbr>), pp. 1675–1680.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-HuangDEB.html">DATE-2011-HuangDEB</a> <span class="tag"><a href="../tag/collaboration.html" title="collaboration">#collaboration</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>A circuit technology platform for medical data acquisition and communication: Outline of a collaboration project within the Swiss Nano-Tera.ch Initiative (<abbr title="Qiuting Huang">QH</abbr>, <abbr title="C. Deholain">CD</abbr>, <abbr title="C. Enz">CE</abbr>, <abbr title="Thomas Burger">TB</abbr>), pp. 1472–1473.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-LiMY.html">DATE-2011-LiMY</a></dt><dd>Redressing timing issues for speed-independent circuits in deep submicron age (<abbr title="Yu Li">YL</abbr>, <abbr title="Terrence S. T. Mak">TSTM</abbr>, <abbr title="Alex Yakovlev">AY</abbr>), pp. 1376–1381.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-LiuHRG.html">DATE-2011-LiuHRG</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Global optimization of integrated transformers for high frequency microwave circuits using a Gaussian process based surrogate model (<abbr title="Bo Liu">BL</abbr>, <abbr title="Ying He">YH</abbr>, <abbr title="Patrick Reynaert">PR</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1101–1106.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-MaricauG.html">DATE-2011-MaricauG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Stochastic circuit reliability analysis (<abbr title="Elie Maricau">EM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1285–1290.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-MerrettAWZRMRLFA.html">DATE-2011-MerrettAWZRMRLFA</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/monte%20carlo.html" title="monte carlo">#monte carlo</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Modelling circuit performance variations due to statistical variability: Monte Carlo static timing analysis (<abbr title="Michael Merrett">MM</abbr>, <abbr title="Plamen Asenov">PA</abbr>, <abbr title="Yangang Wang">YW</abbr>, <abbr title="Mark Zwolinski">MZ</abbr>, <abbr title="Dave Reid">DR</abbr>, <abbr title="Campbell Millar">CM</abbr>, <abbr title="Scott Roy">SR</abbr>, <abbr title="Zhenyu Liu">ZL</abbr>, <abbr title="Stephen B. Furber">SBF</abbr>, <abbr title="Asen Asenov">AA</abbr>), pp. 1537–1540.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-MiteaMHJ.html">DATE-2011-MiteaMHJ</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automated constraint-driven topology synthesis for analog circuits (<abbr title="Oliver Mitea">OM</abbr>, <abbr title="Markus Meissner">MM</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="P. Jores">PJ</abbr>), pp. 1662–1665.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-NarayananZT.html">DATE-2011-NarayananZT</a> <span class="tag"><a href="../tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="../tag/pattern%20matching.html" title="pattern matching">#pattern matching</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Ensuring correctness of analog circuits in presence of noise and process variations using pattern matching (<abbr title="Rajeev Narayanan">RN</abbr>, <abbr title="Mohamed H. Zaki">MHZ</abbr>, <abbr title="Sofiène Tahar">ST</abbr>), pp. 1188–1191.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-NigamTZBM.html">DATE-2011-NigamTZBM</a> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>Pseudo circuit model for representing uncertainty in waveforms (<abbr title="Ashish Nigam">AN</abbr>, <abbr title="Qin Tang">QT</abbr>, <abbr title="Amir Zjajo">AZ</abbr>, <abbr title="Michel Berkelaar">MB</abbr>, <abbr title="Nick van der Meijs">NvdM</abbr>), pp. 1521–1524.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ShinG.html">DATE-2011-ShinG</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>A new circuit simplification method for error tolerant applications (<abbr title="Doochul Shin">DS</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>), pp. 1566–1571.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-VasicekS.html">DATE-2011-VasicekS</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A global postsynthesis optimization method for combinational circuits (<abbr title="Zdenek Vasícek">ZV</abbr>, <abbr title="Lukás Sekanina">LS</abbr>), pp. 1525–1528.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-WilleKD.html">DATE-2011-WilleKD</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Determining the minimal number of lines for large reversible circuits (<abbr title="Robert Wille">RW</abbr>, <abbr title="Oliver Keszocze">OK</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 1204–1207.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-YuH.html">DATE-2011-YuH</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Trigonometric method to handle realistic error probabilities in logic circuits (<abbr title="Chien-Chih Yu">CCY</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 64–69.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2011-SarafV.html">STOC-2011-SarafV</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Black-box identity testing of depth-4 multilinear circuits (<abbr title="Shubhangi Saraf">SS</abbr>, <abbr title="Ilya Volkovich">IV</abbr>), pp. 421–430.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2011-SaxenaS.html">STOC-2011-SaxenaS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/matter.html" title="matter">#matter</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Blackbox identity testing for bounded top fanin depth-3 circuits: the field doesn’t matter (<abbr title="Nitin Saxena">NS</abbr>, <abbr title="C. Seshadhri">CS</abbr>), pp. 431–440.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../CIAA-J-2010-Birget11.html">CIAA-J-2010-Birget11</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Circuit-Size of inverses (<abbr title="Jean-Camille Birget">JCB</abbr>), pp. 1925–1938.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2011-FaustPV.html">ICALP-v1-2011-FaustPV</a> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span></dt><dd>Tamper-Proof Circuits: How to Trade Leakage for Tamper-Resilience (<abbr title="Sebastian Faust">SF</abbr>, <abbr title="Krzysztof Pietrzak">KP</abbr>, <abbr title="Daniele Venturi">DV</abbr>), pp. 391–402.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2011-HarkinsH.html">ICALP-v1-2011-HarkinsH</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Exact Learning Algorithms, Betting Games, and Circuit Lower Bounds (<abbr title="Ryan C. Harkins">RCH</abbr>, <abbr title="John M. Hitchcock">JMH</abbr>), pp. 416–423.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2011-JansenS.html">ICALP-v1-2011-JansenS</a> <span class="tag"><a href="../tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>Permanent Does Not Have Succinct Polynomial Size Arithmetic Circuits of Constant Depth (<abbr title="Maurice J. Jansen">MJJ</abbr>, <abbr title="Rahul Santhanam">RS</abbr>), pp. 724–735.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2011-Mengel.html">ICALP-v1-2011-Mengel</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Characterizing Arithmetic Circuit Classes by Constraint Satisfaction Problems — (Extended Abstract) (<abbr title="Stefan Mengel">SM</abbr>), pp. 700–711.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/gpce.png" alt="GPCE"/><a href="../GPCE-2011-Launchbury.html">GPCE-2011-Launchbury</a></dt><dd>Theorem-based circuit derivation in cryptol (<abbr title="John Launchbury">JL</abbr>), pp. 185–186.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2011-BelovS.html">SAT-2011-BelovS</a> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Minimally Unsatisfiable Boolean Circuits (<abbr title="Anton Belov">AB</abbr>, <abbr title="João P. Marques Silva">JPMS</abbr>), pp. 145–158.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2011-BuningZB.html">SAT-2011-BuningZB</a> <span class="tag"><a href="../tag/normalisation.html" title="normalisation">#normalisation</a></span> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span></dt><dd>Transformations into Normal Forms for Quantified Circuits (<abbr title="Hans Kleine Büning">HKB</abbr>, <abbr title="Xishun Zhao">XZ</abbr>, <abbr title="Uwe Bubeck">UB</abbr>), pp. 245–258.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-AziziMSPH.html">DATE-2010-AziziMSPH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>An integrated framework for joint design space exploration of microarchitecture and circuits (<abbr title="Omid Azizi">OA</abbr>, <abbr title="Aqeel Mahesri">AM</abbr>, <abbr title="John P. Stevenson">JPS</abbr>, <abbr title="Sanjay J. Patel">SJP</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 250–255.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-DadgourB.html">DATE-2010-DadgourB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Aging-resilient design of pipelined architectures using novel detection and correction circuits (<abbr title="Hamed F. Dadgour">HFD</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>), pp. 244–249.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-GanapathyCGR.html">DATE-2010-GanapathyCGR</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Circuit propagation delay estimation through multivariate regression-based modeling under spatio-temporal variability (<abbr title="Shrikanth Ganapathy">SG</abbr>, <abbr title="Ramon Canal">RC</abbr>, <abbr title="Antonio González">AG</abbr>, <abbr title="Antonio Rubio">AR</abbr>), pp. 417–422.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-GomezSBF.html">DATE-2010-GomezSBF</a></dt><dd>Analog circuit test based on a digital signature (<abbr title="A. Gomez">AG</abbr>, <abbr title="R. Sanahuja">RS</abbr>, <abbr title="L. Balado">LB</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 1641–1644.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HenryN.html">DATE-2010-HenryN</a></dt><dd>From transistors to MEMS: Throughput-aware power gating in CMOS circuits (<abbr title="Michael B. Henry">MBH</abbr>, <abbr title="Leyla Nazhandali">LN</abbr>), pp. 130–135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HuangSM.html">DATE-2010-HuangSM</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/machine%20learning.html" title="machine learning">#machine learning</a></span></dt><dd>Fault diagnosis of analog circuits based on machine learning (<abbr title="Ke Huang">KH</abbr>, <abbr title="Haralampos-G. D. Stratigopoulos">HGDS</abbr>, <abbr title="Salvador Mir">SM</abbr>), pp. 1761–1766.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-JaffariA.html">DATE-2010-JaffariA</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/monte%20carlo.html" title="monte carlo">#monte carlo</a></span></dt><dd>Practical Monte-Carlo based timing yield estimation of digital circuits (<abbr title="Javid Jaffari">JJ</abbr>, <abbr title="Mohab Anis">MA</abbr>), pp. 807–812.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-JaffariA10a.html">DATE-2010-JaffariA10a</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Correlation controlled sampling for efficient variability analysis of analog circuits (<abbr title="Javid Jaffari">JJ</abbr>, <abbr title="Mohab Anis">MA</abbr>), pp. 1305–1308.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-JamaaMM.html">DATE-2010-JamaaMM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Power consumption of logic circuits in ambipolar carbon nanotube technology (<abbr title="M. Haykel Ben Jamaa">MHBJ</abbr>, <abbr title="Kartik Mohanram">KM</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 303–306.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-JeeraditKH.html">DATE-2010-JeeraditKH</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Intent-leveraged optimization of analog circuits via homotopy (<abbr title="Metha Jeeradit">MJ</abbr>, <abbr title="Jaeha Kim">JK</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 1614–1619.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-KrishnanDBK.html">DATE-2010-KrishnanDBK</a></dt><dd>Block-level bayesian diagnosis of analogue electronic circuits (<abbr title="Shaji Krishnan">SK</abbr>, <abbr title="Klaas D. Doornbos">KDD</abbr>, <abbr title="Rudi Brand">RB</abbr>, <abbr title="Hans G. Kerkhoff">HGK</abbr>), pp. 1767–1772.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LazzariFMC.html">DATE-2010-LazzariFMC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A new quaternary FPGA based on a voltage-mode multi-valued circuit (<abbr title="Cristiano Lazzari">CL</abbr>, <abbr title="Paulo F. Flores">PFF</abbr>, <abbr title="José Monteiro">JM</abbr>, <abbr title="Luigi Carro">LC</abbr>), pp. 1797–1802.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LeeYCC.html">DATE-2010-LeeYCC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>An embedded wide-range and high-resolution CLOCK jitter measurement circuit (<abbr title="Yu Lee">YL</abbr>, <abbr title="Ching-Yuan Yang">CYY</abbr>, <abbr title="Nai-Chen Daniel Cheng">NCDC</abbr>, <abbr title="Ji-Jan Chen">JJC</abbr>), pp. 1637–1640.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LiuFG.html">DATE-2010-LiuFG</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An accurate and efficient yield optimization method for analog circuits based on computing budget allocation and memetic search technique (<abbr title="Bo Liu">BL</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1106–1111.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LongM10a.html">DATE-2010-LongM10a</a> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Inversed Temperature Dependence aware clock skew scheduling for sequential circuits (<abbr title="Jieyi Long">JL</abbr>, <abbr title="Seda Ogrenci Memik">SOM</abbr>), pp. 1657–1660.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LotzeGM.html">DATE-2010-LotzeGM</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Timing modeling for digital sub-threshold circuits (<abbr title="Niklas Lotze">NL</abbr>, <abbr title="Jacob Göppert">JG</abbr>, <abbr title="Yiannos Manoli">YM</abbr>), pp. 299–302.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-MehdipourHKIKMAF.html">DATE-2010-MehdipourHKIKMAF</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Mapping scientific applications on a large-scale data-path accelerator implemented by single-flux quantum (SFQ) circuits (<abbr title="Farhad Mehdipour">FM</abbr>, <abbr title="Hiroaki Honda">HH</abbr>, <abbr title="Hiroshi Kataoka">HK</abbr>, <abbr title="Koji Inoue">KI</abbr>, <abbr title="Irina Kataeva">IK</abbr>, <abbr title="Kazuaki Murakami">KM</abbr>, <abbr title="Hiroyuki Akaike">HA</abbr>, <abbr title="Akira Fujimaki">AF</abbr>), pp. 993–996.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-MintarnoSZVCBDM.html">DATE-2010-MintarnoSZVCBDM</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Optimized self-tuning for circuit aging (<abbr title="Evelyn Mintarno">EM</abbr>, <abbr title="Joëlle Skaf">JS</abbr>, <abbr title="Rui Zheng">RZ</abbr>, <abbr title="Jyothi Velamala">JV</abbr>, <abbr title="Yu Cao">YC</abbr>, <abbr title="Stephen P. Boyd">SPB</abbr>, <abbr title="Robert W. Dutton">RWD</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 586–591.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-MishraJ.html">DATE-2010-MishraJ</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low-power FinFET circuit synthesis using surface orientation optimization (<abbr title="Prateek Mishra">PM</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 311–314.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-Mueller-GritschnederG.html">DATE-2010-Mueller-GritschnederG</a> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Computation of yield-optimized Pareto fronts for analog integrated circuit specifications (<abbr title="Daniel Mueller-Gritschneder">DMG</abbr>, <abbr title="Helmut Gräb">HG</abbr>), pp. 1088–1093.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-NarayananAZTP.html">DATE-2010-NarayananAZTP</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of analog circuits in the presence of noise and process variation (<abbr title="Rajeev Narayanan">RN</abbr>, <abbr title="Behzad Akbarpour">BA</abbr>, <abbr title="Mohamed H. Zaki">MHZ</abbr>, <abbr title="Sofiène Tahar">ST</abbr>, <abbr title="Lawrence C. Paulson">LCP</abbr>), pp. 1309–1312.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-PanYZS.html">DATE-2010-PanYZS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>An efficient transistor-level piecewise-linear macromodeling approach for model order reduction of nonlinear circuits (<abbr title="Xiaoda Pan">XP</abbr>, <abbr title="Fan Yang">FY</abbr>, <abbr title="Xuan Zeng">XZ</abbr>, <abbr title="Yangfeng Su">YS</abbr>), pp. 1673–1676.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-TajalliL.html">DATE-2010-TajalliL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Ultra-low power mixed-signal design platform using subthreshold source-coupled circuits (<abbr title="Armin Tajalli">AT</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>), pp. 711–716.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-WatanabeA.html">DATE-2010-WatanabeA</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Equivalent circuit modeling of multilayered power/ground planes for fast transient simulation (<abbr title="Takayuki Watanabe">TW</abbr>, <abbr title="Hideki Asai">HA</abbr>), pp. 1153–1158.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-WeerasekeraGPT.html">DATE-2010-WeerasekeraGPT</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On signalling over Through-Silicon Via (TSV) interconnects in 3-D Integrated Circuits (<abbr title="Roshan Weerasekera">RW</abbr>, <abbr title="Matt Grange">MG</abbr>, <abbr title="Dinesh Pamunuwa">DP</abbr>, <abbr title="Hannu Tenhunen">HT</abbr>), pp. 1325–1328.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-WuM.html">DATE-2010-WuM</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Clock skew scheduling for soft-error-tolerant sequential circuits (<abbr title="Kai-Chiang Wu">KCW</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 717–722.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ZhangPLWM.html">DATE-2010-ZhangPLWM</a></dt><dd>Carbon nanotube circuits: Living with imperfections and variations (<abbr title="Jie Zhang">JZ</abbr>, <abbr title="Nishant Patil">NP</abbr>, <abbr title="Albert Lin">AL</abbr>, <abbr title="H.-S. Philip Wong">HSPW</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 1159–1164.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/wrla.png" alt="WRLA"/><a href="../WRLA-2010-KatelmanKM.html">WRLA-2010-KatelmanKM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Concurrent Rewriting Semantics and Analysis of Asynchronous Digital Circuits (<abbr title="Michael Katelman">MK</abbr>, <abbr title="Sean Keller">SK</abbr>, <abbr title="José Meseguer">JM</abbr>), pp. 140–156.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2010-HrubesWY.html">STOC-2010-HrubesWY</a> <span class="tag"><a href="../tag/commutative.html" title="commutative">#commutative</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Non-commutative circuits and the sum-of-squares problem (<abbr title="Pavel Hrubes">PH</abbr>, <abbr title="Avi Wigderson">AW</abbr>, <abbr title="Amir Yehudayoff">AY</abbr>), pp. 667–676.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2010-KarninMSV.html">STOC-2010-KarninMSV</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Deterministic identity testing of depth-4 multilinear circuits with bounded top fan-in (<abbr title="Zohar Shay Karnin">ZSK</abbr>, <abbr title="Partha Mukhopadhyay">PM</abbr>, <abbr title="Amir Shpilka">AS</abbr>, <abbr title="Ilya Volkovich">IV</abbr>), pp. 649–658.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2010-PaturiP.html">STOC-2010-PaturiP</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>On the complexity of circuit satisfiability (<abbr title="Ramamohan Paturi">RP</abbr>, <abbr title="Pavel Pudlák">PP</abbr>), pp. 241–250.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-2010-Milius.html">LICS-2010-Milius</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span></dt><dd>A Sound and Complete Calculus for Finite Stream Circuits (<abbr title="Stefan Milius">SM</abbr>), pp. 421–430.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2010-BelovS.html">SAT-2010-BelovS</a> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Improved Local Search for Circuit Satisfiability (<abbr title="Anton Belov">AB</abbr>, <abbr title="Zbigniew Stachniak">ZS</abbr>), pp. 293–299.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2010-GoultiaevaB.html">SAT-2010-GoultiaevaB</a></dt><dd>Exploiting Circuit Representations in QBF Solving (<abbr title="Alexandra Goultiaeva">AG</abbr>, <abbr title="Fahiem Bacchus">FB</abbr>), pp. 333–339.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/tap.png" alt="TAP"/><a href="../TAP-2010-GoldbergM.html">TAP-2010-GoldbergM</a> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Generating High-Quality Tests for Boolean Circuits by Treating Tests as Proof Encoding (<abbr title="Eugene Goldberg">EG</abbr>, <abbr title="Panagiotis Manolios">PM</abbr>), pp. 101–116.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-AliKWW.html">DATE-2009-AliKWW</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Improved performance and variation modelling for hierarchical-based optimisation of analogue integrated circuits (<abbr title="Sawal Ali">SA</abbr>, <abbr title="Li Ke">LK</abbr>, <abbr title="Reuben Wilcock">RW</abbr>, <abbr title="Peter R. Wilson">PRW</abbr>), pp. 712–717.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-BarkeGGHHPSW.html">DATE-2009-BarkeGGHHPSW</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal approaches to analog circuit verification (<abbr title="Erich Barke">EB</abbr>, <abbr title="Darius Grabowski">DG</abbr>, <abbr title="Helmut Gräb">HG</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Stefan Heinen">SH</abbr>, <abbr title="Ralf Popp">RP</abbr>, <abbr title="Sebastian Steinhorst">SS</abbr>, <abbr title="Yifan Wang">YW</abbr>), pp. 724–729.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ChiangOY.html">DATE-2009-ChiangOY</a></dt><dd>Register placement for high-performance circuits (<abbr title="Mei-Fang Chiang">MFC</abbr>, <abbr title="Takumi Okamoto">TO</abbr>, <abbr title="Takeshi Yoshimura">TY</abbr>), pp. 1470–1475.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ChoudhuryM.html">DATE-2009-ChoudhuryM</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Masking timing errors on speed-paths in logic circuits (<abbr title="Mihir R. Choudhury">MRC</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 87–92.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-DasV.html">DATE-2009-DasV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/graph%20grammar.html" title="graph grammar">#graph grammar</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A graph grammar based approach to automated multi-objective analog circuit design (<abbr title="Angan Das">AD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 700–705.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-DongCC.html">DATE-2009-DongCC</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Reconfigurable circuit design with nanomaterials (<abbr title="Chen Dong">CD</abbr>, <abbr title="Scott Chilstedt">SC</abbr>, <abbr title="Deming Chen">DC</abbr>), pp. 442–447.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-GoyalSC.html">DATE-2009-GoyalSC</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>A novel self-healing methodology for RF Amplifier circuits based on oscillation principles (<abbr title="Abhilash Goyal">AG</abbr>, <abbr title="Madhavan Swaminathan">MS</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 1656–1661.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-HolcombLS.html">DATE-2009-HolcombLS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Design as you see FIT: System-level soft error analysis of sequential circuits (<abbr title="Daniel E. Holcomb">DEH</abbr>, <abbr title="Wenchao Li">WL</abbr>, <abbr title="Sanjit A. Seshia">SAS</abbr>), pp. 785–790.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-MatsunagaHIMEOH.html">DATE-2009-MatsunagaHIMEOH</a></dt><dd>MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues (<abbr title="Shoun Matsunaga">SM</abbr>, <abbr title="Jun Hayakawa">JH</abbr>, <abbr title="Shoji Ikeda">SI</abbr>, <abbr title="Katsuya Miura">KM</abbr>, <abbr title="Tetsuo Endoh">TE</abbr>, <abbr title="Hideo Ohno">HO</abbr>, <abbr title="Takahiro Hanyu">TH</abbr>), pp. 433–435.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-MishraAZ.html">DATE-2009-MishraAZ</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span></dt><dd>Variation resilient adaptive controller for subthreshold circuits (<abbr title="Biswajit Mishra">BM</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="Mark Zwolinski">MZ</abbr>), pp. 142–147.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-MitraZPW.html">DATE-2009-MitraZPW</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Imperfection-immune VLSI logic circuits using Carbon Nanotube Field Effect Transistors (<abbr title="Subhasish Mitra">SM</abbr>, <abbr title="Jie Zhang">JZ</abbr>, <abbr title="Nishant Patil">NP</abbr>, <abbr title="Hai Wei">HW</abbr>), pp. 436–441.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ModarressiSA.html">DATE-2009-ModarressiSA</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A hybrid packet-circuit switched on-chip network based on SDM (<abbr title="Mehdi Modarressi">MM</abbr>, <abbr title="Hamid Sarbazi-Azad">HSA</abbr>, <abbr title="Mohammad Arjomand">MA</abbr>), pp. 566–569.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PaikSS.html">DATE-2009-PaikSS</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>HLS-l: High-level synthesis of high performance latch-based circuits (<abbr title="Seungwhun Paik">SP</abbr>, <abbr title="Insup Shin">IS</abbr>, <abbr title="Youngsoo Shin">YS</abbr>), pp. 1112–1117.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PalmersMSG.html">DATE-2009-PalmersMSG</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Massively multi-topology sizing of analog integrated circuits (<abbr title="Pieter Palmers">PP</abbr>, <abbr title="Trent McConaghy">TM</abbr>, <abbr title="Michiel Steyaert">MS</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 706–711.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PengC.html">DATE-2009-PengC</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parallel transistor level full-chip circuit simulation (<abbr title="He Peng">HP</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 304–307.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-SafizadehTATB.html">DATE-2009-SafizadehTATB</a> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using randomization to cope with circuit uncertainty (<abbr title="Hamid Safizadeh">HS</abbr>, <abbr title="Mohammad Tahghighi">MT</abbr>, <abbr title="Ehsan K. Ardestani">EKA</abbr>, <abbr title="Gholamhossein Tavasoli">GT</abbr>, <abbr title="Kia Bazargan">KB</abbr>), pp. 815–820.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-WangM.html">DATE-2009-WangM</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>An accurate interconnect thermal model using equivalent transmission line circuit (<abbr title="Baohua Wang">BW</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 280–283.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-WilsonW.html">DATE-2009-WilsonW</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Optimal sizing of configurable devices to reduce variability in integrated circuits (<abbr title="Peter R. Wilson">PRW</abbr>, <abbr title="Reuben Wilcock">RW</abbr>), pp. 1385–1390.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2009-Amano.html">ICALP-v1-2009-Amano</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Bounds on the Size of Small Depth Circuits for Approximating Majority (<abbr title="Kazuyuki Amano">KA</abbr>), pp. 59–70.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HIMI-II-2009-Matsak.html">HIMI-II-2009-Matsak</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>Representing Logical Inference Steps with Digital Circuits (<abbr title="Erika Matsak">EM</abbr>), pp. 178–184.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2009-BuningZB.html">SAT-2009-BuningZB</a> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span> <span class="tag"><a href="../tag/subclass.html" title="subclass">#subclass</a></span></dt><dd>Resolution and Expressiveness of Subclasses of Quantified Boolean Formulas and Circuits (<abbr title="Hans Kleine Büning">HKB</abbr>, <abbr title="Xishun Zhao">XZ</abbr>, <abbr title="Uwe Bubeck">UB</abbr>), pp. 391–397.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2009-GoultiaevaIB.html">SAT-2009-GoultiaevaIB</a></dt><dd>Beyond CNF: A Circuit-Based QBF Solver (<abbr title="Alexandra Goultiaeva">AG</abbr>, <abbr title="Vicki Iverson">VI</abbr>, <abbr title="Fahiem Bacchus">FB</abbr>), pp. 412–426.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2009-KojevnikovKY.html">SAT-2009-KojevnikovKY</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Finding Efficient Circuits Using SAT-Solvers (<abbr title="Arist Kojevnikov">AK</abbr>, <abbr title="Alexander S. Kulikov">ASK</abbr>, <abbr title="Grigory Yaroslavtsev">GY</abbr>), pp. 32–44.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2008-FerrariniBV.html">CASE-2008-FerrariniBV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>A pragmatic approach to fault diagnosis in hydraulic circuits for automated machining: A case study (<abbr title="Luca Ferrarini">LF</abbr>, <abbr title="Roberto Brusa">RB</abbr>, <abbr title="Carlo Veber">CV</abbr>), pp. 29–34.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-AliWWB.html">DATE-2008-AliWWB</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A New Approach for Combining Yield and Performance in Behavioural Models for Analogue Integrated Circuits (<abbr title="Sawal Ali">SA</abbr>, <abbr title="Reuben Wilcock">RW</abbr>, <abbr title="Peter R. Wilson">PRW</abbr>, <abbr title="Andrew D. Brown">ADB</abbr>), pp. 152–157.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BadelGIMVGL.html">DATE-2008-BadelGIMVGL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>A Generic Standard Cell Design Methodology for Differential Circuit Styles (<abbr title="Stéphane Badel">SB</abbr>, <abbr title="Erdem Guleyupoglu">EG</abbr>, <abbr title="Ozgur Inac">OI</abbr>, <abbr title="Anna Pena Martinez">APM</abbr>, <abbr title="Paolo Vietti">PV</abbr>, <abbr title="Frank K. Gürkaynak">FKG</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>), pp. 843–848.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ChoudhuryM.html">DATE-2008-ChoudhuryM</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Approximate logic circuits for low overhead, non-intrusive concurrent error detection (<abbr title="Mihir R. Choudhury">MRC</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 903–908.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-EngelkePSB.html">DATE-2008-EngelkePSB</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Resistive Bridging Fault Simulation of Industrial Circuits (<abbr title="Piet Engelke">PE</abbr>, <abbr title="Ilia Polian">IP</abbr>, <abbr title="Jürgen Schlöffel">JS</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 628–633.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-FeinsteinTM.html">DATE-2008-FeinsteinTM</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Partially Redundant Logic Detection Using Symbolic Equivalence Checking in Reversible and Irreversible Logic Circuits (<abbr title="David Y. Feinstein">DYF</abbr>, <abbr title="Mitchell A. Thornton">MAT</abbr>, <abbr title="D. Michael Miller">DMM</abbr>), pp. 1378–1381.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-GuiducciSGL.html">DATE-2008-GuiducciSGL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span></dt><dd>Novel Front-End Circuit Architectures for Integrated Bio-Electronic Interfaces (<abbr title="Carlotta Guiducci">CG</abbr>, <abbr title="Alexandre Schmid">AS</abbr>, <abbr title="Frank K. Gürkaynak">FKG</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>), pp. 1328–1333.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-KazmierskiZA.html">DATE-2008-KazmierskiZA</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient circuit-level modelling of ballistic CNT using piecewise non-linear approximation of mobile charge density (<abbr title="Tom J. Kazmierski">TJK</abbr>, <abbr title="Dafeng Zhou">DZ</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>), pp. 146–151.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-LeppeltB.html">DATE-2008-LeppeltB</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span></dt><dd>Determining the Technical Complexity of Integrated Circuits (<abbr title="Peter Leppelt">PL</abbr>, <abbr title="Erich Barke">EB</abbr>), p. 935.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-MassierGS.html">DATE-2008-MassierGS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Sizing Rules for Bipolar Analog Circuit Design (<abbr title="Tobias Massier">TM</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 140–145.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-NessL.html">DATE-2008-NessL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Guiding Circuit Level Fault-Tolerance Design with Statistical Methods (<abbr title="Drew C. Ness">DCN</abbr>, <abbr title="David J. Lilja">DJL</abbr>), pp. 348–353.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-PradhanV.html">DATE-2008-PradhanV</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast Analog Circuit Synthesis Using Sensitivity Based Near Neighbor Searches (<abbr title="Almitra Pradhan">AP</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 523–526.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-RoyKM.html">DATE-2008-RoyKM</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>EPIC: Ending Piracy of Integrated Circuits (<abbr title="Jarrod A. Roy">JAR</abbr>, <abbr title="Farinaz Koushanfar">FK</abbr>, <abbr title="Igor L. Markov">ILM</abbr>), pp. 1069–1074.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-SreedharSK.html">DATE-2008-SreedharSK</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>On Modeling and Testing of Lithography Related Open Faults in Nano-CMOS Circuits (<abbr title="Aswin Sreedhar">AS</abbr>, <abbr title="Alodeep Sanyal">AS</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 616–621.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-SterponeATG.html">DATE-2008-SterponeATG</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the design of tunable fault tolerant circuits on SRAM-based FPGAs for safety critical applications (<abbr title="Luca Sterpone">LS</abbr>, <abbr title="M. A. Aguirre">MAA</abbr>, <abbr title="Jonathan Noel Tombs">JNT</abbr>, <abbr title="Hipólito Guzmán-Miranda">HGM</abbr>), pp. 336–341.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-VermaBI.html">DATE-2008-VermaBI</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/paradigm.html" title="paradigm">#paradigm</a></span></dt><dd>Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design (<abbr title="Ajay K. Verma">AKV</abbr>, <abbr title="Philip Brisk">PB</abbr>, <abbr title="Paolo Ienne">PI</abbr>), pp. 1250–1255.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-WeinbergerBB.html">DATE-2008-WeinbergerBB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/petri%20net.html" title="petri net">#petri net</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span> <span class="tag"><a href="../tag/workflow.html" title="workflow">#workflow</a></span></dt><dd>Application of Workflow Petri Nets to Modeling of Formal Verification Processes in Design Flow of Digital Integrated Circuits (<abbr title="Katharina Weinberger">KW</abbr>, <abbr title="Slava Bulach">SB</abbr>, <abbr title="Robert Bosch">RB</abbr>), pp. 937–938.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-YoshidaF.html">DATE-2008-YoshidaF</a></dt><dd>Performance-Constrained Different Cell Count Minimization for Continuously-Sized Circuits (<abbr title="Hiroaki Yoshida">HY</abbr>, <abbr title="Masahiro Fujita">MF</abbr>), pp. 1099–1102.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ZhangPM.html">DATE-2008-ZhangPM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/guidelines.html" title="guidelines">#guidelines</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Design Guidelines for Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits (<abbr title="Jie Zhang">JZ</abbr>, <abbr title="Nishant Patil">NP</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 1009–1014.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2008-DvirSY.html">STOC-2008-DvirSY</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Hardness-randomness tradeoffs for bounded depth arithmetic circuits (<abbr title="Zeev Dvir">ZD</abbr>, <abbr title="Amir Shpilka">AS</abbr>, <abbr title="Amir Yehudayoff">AY</abbr>), pp. 741–748.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2008-Raz.html">STOC-2008-Raz</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Elusive functions and lower bounds for arithmetic circuits (<abbr title="Ran Raz">RR</abbr>), pp. 711–720.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/afl.png" alt="AFL"/><a href="../AFL-2008-Bartha.html">AFL-2008-Bartha</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation equivalence of automata and circuits (<abbr title="Miklós Bartha">MB</abbr>), pp. 86–99.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-A-2008-HallgrenH.html">ICALP-A-2008-HallgrenH</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Superpolynomial Speedups Based on Almost Any Quantum Circuit (<abbr title="Sean Hallgren">SH</abbr>, <abbr title="Aram Wettroth Harrow">AWH</abbr>), pp. 782–795.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-A-2008-Saxena.html">ICALP-A-2008-Saxena</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Diagonal Circuit Identity Testing and Lower Bounds (<abbr title="Nitin Saxena">NS</abbr>), pp. 60–71.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-C-2008-KolesnikovS.html">ICALP-C-2008-KolesnikovS</a></dt><dd>Improved Garbled Circuit: Free XOR Gates and Applications (<abbr title="Vladimir Kolesnikov">VK</abbr>, <abbr title="Thomas Schneider">TS</abbr>), pp. 486–498.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-TarauL.html">SAC-2008-TarauL</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Revisiting exact combinational circuit synthesis (<abbr title="Paul Tarau">PT</abbr>, <abbr title="Brenda Luderman">BL</abbr>), pp. 1758–1759.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/csl.png" alt="CSL"/><a href="../CSL-2008-McKenzieTV.html">CSL-2008-McKenzieTV</a></dt><dd>Extensional Uniformity for Boolean Circuits (<abbr title="Pierre McKenzie">PM</abbr>, <abbr title="Michael Thomas">MT</abbr>, <abbr title="Heribert Vollmer">HV</abbr>), pp. 64–78.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/ase.png" alt="ASE"/><a href="../ASE-2007-ZaraketAK.html">ASE-2007-ZaraketAK</a> <span class="tag"><a href="../tag/program%20analysis.html" title="program analysis">#program analysis</a></span></dt><dd>Sequential circuits for program analysis (<abbr title="Fadi A. Zaraket">FAZ</abbr>, <abbr title="Adnan Aziz">AA</abbr>, <abbr title="Sarfraz Khurshid">SK</abbr>), pp. 114–123.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-BorremansLWR.html">DATE-2007-BorremansLWR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Nonlinearity analysis of Analog/RF circuits using combined multisine and volterra analysis (<abbr title="Jonathan Borremans">JB</abbr>, <abbr title="Ludwig De Locht">LDL</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Yves Rolain">YR</abbr>), pp. 261–266.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ChenZLC.html">DATE-2007-ChenZLC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Fast statistical circuit analysis with finite-point based transistor model (<abbr title="Min Chen">MC</abbr>, <abbr title="Wei Zhao">WZ</abbr>, <abbr title="Frank Liu">FL</abbr>, <abbr title="Yu Cao">YC</abbr>), pp. 1391–1396.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ChoudhuryM.html">DATE-2007-ChoudhuryM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Accurate and scalable reliability analysis of logic circuits (<abbr title="Mihir R. Choudhury">MRC</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 1454–1459.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-FanMTCH.html">DATE-2007-FanMTCH</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical model order reduction for interconnect circuits considering spatial correlations (<abbr title="Jeffrey Fan">JF</abbr>, <abbr title="Ning Mi">NM</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Yici Cai">YC</abbr>, <abbr title="Xianlong Hong">XH</abbr>), pp. 1508–1513.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-GaneshpureK.html">DATE-2007-GaneshpureK</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Interactive presentation: Automatic test pattern generation for maximal circuit noise in multiple aggressor crosstalk faults (<abbr title="Kunal P. Ganeshpure">KPG</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 540–545.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-GhoshBR.html">DATE-2007-GhoshBR</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling (<abbr title="Swaroop Ghosh">SG</abbr>, <abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 1532–1537.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-HashempourL.html">DATE-2007-HashempourL</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Circuit-level modeling and detection of metallic carbon nanotube defects in carbon nanotube FETs (<abbr title="Hamidreza Hashempour">HH</abbr>, <abbr title="Fabrizio Lombardi">FL</abbr>), pp. 841–846.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-JayakumarK.html">DATE-2007-JayakumarK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An algorithm to minimize leakage through simultaneous input vector control and circuit modification (<abbr title="Nikhil Jayakumar">NJ</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 618–623.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-LiuDSY.html">DATE-2007-LiuDSY</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Accurate temperature-dependent integrated circuit leakage power estimation is easy (<abbr title="Yongpan Liu">YL</abbr>, <abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Li Shang">LS</abbr>, <abbr title="Huazhong Yang">HY</abbr>), pp. 1526–1531.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-MangassarianVSNA.html">DATE-2007-MangassarianVSNA</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Maximum circuit activity estimation using pseudo-boolean satisfiability (<abbr title="Hratch Mangassarian">HM</abbr>, <abbr title="Andreas G. Veneris">AGV</abbr>, <abbr title="Sean Safarpour">SS</abbr>, <abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>), pp. 1538–1543.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-Miskov-ZivanovM.html">DATE-2007-Miskov-ZivanovM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Soft error rate analysis for sequential circuits (<abbr title="Natasa Miskov-Zivanov">NMZ</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 1436–1441.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-MondalRKRLVM.html">DATE-2007-MondalRKRLVM</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Thermally robust clocking schemes for 3D integrated circuits (<abbr title="Mosin Mondal">MM</abbr>, <abbr title="Andrew J. Ricketts">AJR</abbr>, <abbr title="Sami Kirolos">SK</abbr>, <abbr title="Tamer Ragheb">TR</abbr>, <abbr title="Greg M. Link">GML</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Yehia Massoud">YM</abbr>), pp. 1206–1211.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-MoonBP.html">DATE-2007-MoonBP</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span></dt><dd>A compositional approach to the combination of combinational and sequential equivalence checking of circuits without known reset states (<abbr title="In-Ho Moon">IHM</abbr>, <abbr title="Per Bjesse">PB</abbr>, <abbr title="Carl Pixley">CP</abbr>), pp. 1170–1175.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-MuellerGS.html">DATE-2007-MuellerGS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Trade-off design of analog circuits using goal attainment and “Wave Front” sequential quadratic programming (<abbr title="Daniel Mueller">DM</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 75–80.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-NepalBMPZ.html">DATE-2007-NepalBMPZ</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Interactive presentation: Techniques for designing noise-tolerant multi-level combinational circuits (<abbr title="Kundan Nepal">KN</abbr>, <abbr title="R. Iris Bahar">RIB</abbr>, <abbr title="Joseph L. Mundy">JLM</abbr>, <abbr title="William R. Patterson">WRP</abbr>, <abbr title="Alexander Zaslavsky">AZ</abbr>), pp. 576–581.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SchneiderSKW.html">DATE-2007-SchneiderSKW</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Interactive presentation: Statistical simulation of high-frequency bipolar circuits (<abbr title="Wolfgang Schneider">WS</abbr>, <abbr title="Michael Schröter">MS</abbr>, <abbr title="W. Kraus">WK</abbr>, <abbr title="Holger Wittkopf">HW</abbr>), pp. 1397–1402.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SingheeR.html">DATE-2007-SingheeR</a> <span class="tag"><a href="../tag/monte%20carlo.html" title="monte carlo">#monte carlo</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical blockade: a novel method for very fast Monte Carlo simulation of rare circuit events, and its application (<abbr title="Amith Singhee">AS</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 1379–1384.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-TannirK.html">DATE-2007-TannirK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient nonlinear distortion analysis of RF circuits (<abbr title="Dani Tannir">DT</abbr>, <abbr title="Roni Khazaka">RK</abbr>), pp. 255–260.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-WuLLH.html">DATE-2007-WuLLH</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/sat.html" title="sat">#sat</a></span></dt><dd>QuteSAT: a robust circuit-based SAT solver for complex circuit structure (<abbr title="Chi-An Wu">CAW</abbr>, <abbr title="Ting-Hao Lin">THL</abbr>, <abbr title="Chih-Chun Lee">CCL</abbr>, <abbr title="Chung-Yang Huang">CYH</abbr>), pp. 1313–1318.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ZilicRK.html">DATE-2007-ZilicRK</a> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Reversible circuit technology mapping from non-reversible specifications (<abbr title="Zeljko Zilic">ZZ</abbr>, <abbr title="Katarzyna Radecka">KR</abbr>, <abbr title="Ali Kazamiphur">AK</abbr>), pp. 558–563.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ZjajoAG.html">DATE-2007-ZjajoAG</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Interactive presentation: BIST method for die-level process parameter variation monitoring in analog/mixed-signal integrated circuits (<abbr title="Amir Zjajo">AZ</abbr>, <abbr title="Manuel J. Barragan Asian">MJBA</abbr>, <abbr title="José Pineda de Gyvez">JPdG</abbr>), pp. 1301–1306.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2007-Santhanam.html">STOC-2007-Santhanam</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Circuit lower bounds for Merlin-Arthur classes (<abbr title="Rahul Santhanam">RS</abbr>), pp. 275–283.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2007-Sherstov.html">STOC-2007-Sherstov</a></dt><dd>Separating AC0 from depth-2 majority circuits (<abbr title="Alexander A. Sherstov">AAS</abbr>), pp. 294–301.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2007-Shpilka.html">STOC-2007-Shpilka</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Interpolation of depth-3 arithmetic circuits with two multiplication gates (<abbr title="Amir Shpilka">AS</abbr>), pp. 284–293.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-2007-ZaraketAK.html">ICSE-2007-ZaraketAK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span></dt><dd>Sequential Circuits for Relational Analysis (<abbr title="Fadi A. Zaraket">FAZ</abbr>, <abbr title="Adnan Aziz">AA</abbr>, <abbr title="Sarfraz Khurshid">SK</abbr>), pp. 13–22.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/csl.png" alt="CSL"/><a href="../CSL-2007-AehligB.html">CSL-2007-AehligB</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Propositional Logic for Circuit Classes (<abbr title="Klaus Aehlig">KA</abbr>, <abbr title="Arnold Beckmann">AB</abbr>), pp. 512–526.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-2007-TarauL.html">ICLP-2007-TarauL</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/logic%20programming.html" title="logic programming">#logic programming</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Logic Programming Framework for Combinational Circuit Synthesis (<abbr title="Paul Tarau">PT</abbr>, <abbr title="Brenda Luderman">BL</abbr>), pp. 180–194.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2007-AudemardS.html">SAT-2007-AudemardS</a> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span></dt><dd>Circuit Based Encoding of CNF Formula (<abbr title="Gilles Audemard">GA</abbr>, <abbr title="Lakhdar Saïs">LS</abbr>), pp. 16–21.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2007-ManoliosV.html">SAT-2007-ManoliosV</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Circuit to CNF Conversion (<abbr title="Panagiotis Manolios">PM</abbr>, <abbr title="Daron Vroon">DV</abbr>), pp. 4–9.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2006-ChenYY.html">CASE-2006-ChenYY</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Backward-traversing Waveform Relaxation Algorithm for Circuit Simulation and Simulation on Demand (<abbr title="Chun-Jung Chen">CJC</abbr>, <abbr title="Jung-Lang Yu">JLY</abbr>, <abbr title="Tai-Ning Yang">TNY</abbr>), pp. 134–139.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-AbdollahiP.html">DATE-2006-AbdollahiP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Analysis and synthesis of quantum circuits by using quantum decision diagrams (<abbr title="Afshin Abdollahi">AA</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 317–322.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-Albrecht.html">DATE-2006-Albrecht</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Efficient incremental clock latency scheduling for large circuits (<abbr title="Christoph Albrecht">CA</abbr>), pp. 1091–1096.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-BanerjeeRMB.html">DATE-2006-BanerjeeRMB</a> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low power synthesis of dynamic logic circuits using fine-grained clock gating (<abbr title="Nilanjan Banerjee">NB</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Hamid Mahmoodi-Meimand">HMM</abbr>, <abbr title="Swarup Bhunia">SB</abbr>), pp. 862–867.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-BuhlerKBHSSPR.html">DATE-2006-BuhlerKBHSSPR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>DFM/DFY design for manufacturability and yield — influence of process variations in digital, analog and mixed-signal circuit design (<abbr title="Markus Bühler">MB</abbr>, <abbr title="Jürgen Koehl">JK</abbr>, <abbr title="Jeanne Bickford">JB</abbr>, <abbr title="Jason Hibbeler">JH</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>, <abbr title="Ralf Sommer">RS</abbr>, <abbr title="Michael Pronath">MP</abbr>, <abbr title="Andreas Ripp">AR</abbr>), pp. 387–392.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-ChenMBR.html">DATE-2006-ChenMBR</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Circuit-aware device design methodology for nanometer technologies: a case study for low power SRAM design (<abbr title="Qikai Chen">QC</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>, <abbr title="Aditya Bansal">AB</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 983–988.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-DuttA.html">DATE-2006-DuttA</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient timing-driven incremental routing for VLSI circuits using DFS and localized slack-satisfaction computations (<abbr title="Shantanu Dutt">SD</abbr>, <abbr title="Hasan Arslan">HA</abbr>), pp. 768–773.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-FrehseKR.html">DATE-2006-FrehseKR</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/refinement.html" title="refinement">#refinement</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verifying analog oscillator circuits using forward/backward abstraction refinement (<abbr title="Goran Frehse">GF</abbr>, <abbr title="Bruce H. Krogh">BHK</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 257–262.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-GandhiM.html">DATE-2006-GandhiM</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Exploiting data-dependent slack using dynamic multi-VDD to minimize energy consumption in datapath circuits (<abbr title="Kaushal R. Gandhi">KRG</abbr>, <abbr title="Nihar R. Mahapatra">NRM</abbr>), pp. 1001–1006.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-GillPW.html">DATE-2006-GillPW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Soft delay error analysis in logic circuits (<abbr title="Balkaran S. Gill">BSG</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Francis G. Wolff">FGW</abbr>), pp. 47–52.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-GuptaJL.html">DATE-2006-GuptaJL</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Test generation for combinational quantum cellular automata (QCA) circuits (<abbr title="Pallav Gupta">PG</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>, <abbr title="Loganathan Lingappan">LL</abbr>), pp. 311–316.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-HosangadiFK.html">DATE-2006-HosangadiFK</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Optimizing high speed arithmetic circuits using three-term extraction (<abbr title="Anup Hosangadi">AH</abbr>, <abbr title="Farzan Fallah">FF</abbr>, <abbr title="Ryan Kastner">RK</abbr>), pp. 1294–1299.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-McConaghyG.html">DATE-2006-McConaghyG</a> <span class="tag"><a href="../tag/canonical.html" title="canonical">#canonical</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Double-strength CAFFEINE: fast template-free symbolic modeling of analog circuits via implicit canonical form functions and explicit introns (<abbr title="Trent McConaghy">TM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 269–274.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-MohantyVK.html">DATE-2006-MohantyVK</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Physical-aware simulated annealing optimization of gate leakage in nanoscale datapath circuits (<abbr title="Saraju P. Mohanty">SPM</abbr>, <abbr title="Ramakrishna Velagapudi">RV</abbr>, <abbr title="Elias Kougianos">EK</abbr>), pp. 1191–1196.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-NepalBMPZ.html">DATE-2006-NepalBMPZ</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Designing MRF based error correcting circuits for memory elements (<abbr title="Kundan Nepal">KN</abbr>, <abbr title="R. Iris Bahar">RIB</abbr>, <abbr title="Joseph L. Mundy">JLM</abbr>, <abbr title="William R. Patterson">WRP</abbr>, <abbr title="Alexander Zaslavsky">AZ</abbr>), pp. 792–793.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-PaulKKAR.html">DATE-2006-PaulKKAR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits (<abbr title="Bipul Chandra Paul">BCP</abbr>, <abbr title="Kunhyuk Kang">KK</abbr>, <abbr title="Haldun Kufluoglu">HK</abbr>, <abbr title="Muhammad Ashraful Alam">MAA</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 780–785.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-RaoCBS.html">DATE-2006-RaoCBS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient static algorithm for computing the soft error rates of combinational circuits (<abbr title="Rajeev R. Rao">RRR</abbr>, <abbr title="Kaviraj Chopra">KC</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Dennis Sylvester">DS</abbr>), pp. 164–169.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-Ruiz-SautuaMMH.html">DATE-2006-Ruiz-SautuaMMH</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Pre-synthesis optimization of multiplications to improve circuit performance (<abbr title="Rafael Ruiz-Sautua">RRS</abbr>, <abbr title="María C. Molina">MCM</abbr>, <abbr title="José M. Mendías">JMM</abbr>, <abbr title="Román Hermida">RH</abbr>), pp. 1306–1311.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-SoffkeZMG.html">DATE-2006-SoffkeZMG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/combinator.html" title="combinator">#combinator</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A signal theory based approach to the statistical analysis of combinatorial nanoelectronic circuits (<abbr title="Oliver Soffke">OS</abbr>, <abbr title="Peter Zipf">PZ</abbr>, <abbr title="Tudor Murgan">TM</abbr>, <abbr title="Manfred Glesner">MG</abbr>), pp. 632–637.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-TanjiWKA.html">DATE-2006-TanjiWKA</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Large scale RLC circuit analysis using RLCG-MNA formulation (<abbr title="Yuichi Tanji">YT</abbr>, <abbr title="Takayuki Watanabe">TW</abbr>, <abbr title="Hidemasa Kubota">HK</abbr>, <abbr title="Hideki Asai">HA</abbr>), pp. 45–46.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-VandersteenBDR.html">DATE-2006-VandersteenBDR</a></dt><dd>Systematic stability-analysis method for analog circuits (<abbr title="Gerd Vandersteen">GV</abbr>, <abbr title="Stephane Bronckers">SB</abbr>, <abbr title="Petr Dobrovolný">PD</abbr>, <abbr title="Yves Rolain">YR</abbr>), pp. 150–155.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-YangV.html">DATE-2006-YangV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Efficient temperature-dependent symbolic sensitivity analysis and symbolic performance evaluation in analog circuit synthesis (<abbr title="Huiying Yang">HY</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 283–284.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-ZhangZD.html">DATE-2006-ZhangZD</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>ALAMO: an improved alpha-space based methodology for modeling process parameter variations in analog circuits (<abbr title="Hui Zhang">HZ</abbr>, <abbr title="Yang Zhao">YZ</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 156–161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-BonfiniCMP.html">DATE-DF-2006-BonfiniCMP</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A mixed-signal verification kit for verification of analogue-digital circuits (<abbr title="Giuseppe Bonfini">GB</abbr>, <abbr title="Monica Chiavacci">MC</abbr>, <abbr title="Riccardo Mariani">RM</abbr>, <abbr title="Egidio Pescari">EP</abbr>), pp. 88–93.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-LinHJC.html">DATE-DF-2006-LinHJC</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/pattern%20matching.html" title="pattern matching">#pattern matching</a></span> <span class="tag"><a href="../tag/regular%20expression.html" title="regular expression">#regular expression</a></span></dt><dd>Optimization of regular expression pattern matching circuits on FPGA (<abbr title="Cheng-Hung Lin">CHL</abbr>, <abbr title="Chih-Tsun Huang">CTH</abbr>, <abbr title="Chang-Ping Jiang">CPJ</abbr>, <abbr title="Shih-Chieh Chang">SCC</abbr>), pp. 12–17.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pepm.png" alt="PEPM"/><a href="../PEPM-2006-ThompsonM.html">PEPM-2006-ThompsonM</a> <span class="tag"><a href="../tag/partial%20evaluation.html" title="partial evaluation">#partial evaluation</a></span></dt><dd>Bit-level partial evaluation of synchronous circuits (<abbr title="Sarah Thompson">ST</abbr>, <abbr title="Alan Mycroft">AM</abbr>), pp. 29–37.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2006-AngluinACW.html">STOC-2006-AngluinACW</a> <span class="tag"><a href="../tag/injection.html" title="injection">#injection</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Learning a circuit by injecting values (<abbr title="Dana Angluin">DA</abbr>, <abbr title="James Aspnes">JA</abbr>, <abbr title="Jiang Chen">JC</abbr>, <abbr title="Yinghua Wu">YW</abbr>), pp. 584–593.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2006-MagniezMMO.html">ICALP-v1-2006-MagniezMMO</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Self-testing of Quantum Circuits (<abbr title="Frédéric Magniez">FM</abbr>, <abbr title="Dominic Mayers">DM</abbr>, <abbr title="Michele Mosca">MM</abbr>, <abbr title="Harold Ollivier">HO</abbr>), pp. 72–83.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2006-UchizawaDM.html">ICALP-v1-2006-UchizawaDM</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy Complexity and Entropy of Threshold Circuits (<abbr title="Kei Uchizawa">KU</abbr>, <abbr title="Rodney J. Douglas">RJD</abbr>, <abbr title="Wolfgang Maass">WM</abbr>), pp. 631–642.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-2006-LehmanW.html">SEKE-2006-LehmanW</a> <span class="tag"><a href="../tag/convergence.html" title="convergence">#convergence</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/rule-based.html" title="rule-based">#rule-based</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Rule-Based Expert System for the Diagnosis of Convergence Problems in Circuit Simulation (<abbr title="Christopher W. Lehman">CWL</abbr>, <abbr title="Mary Jane Willshire">MJW</abbr>), pp. 57–60.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2006-TangM.html">SAT-2006-TangM</a> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span></dt><dd>Solving Quantified Boolean Formulas with Circuit Observability Don’t Cares (<abbr title="Daijue Tang">DT</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 368–381.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BadaouiV.html">DATE-2005-BadaouiV</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Multi-Placement Structures for Fast and Optimized Placement in Analog Circuit Synthesis (<abbr title="Raoul F. Badaoui">RFB</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 138–143.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BiswasLBP.html">DATE-2005-BiswasLBP</a> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Specification Test Compaction for Analog Circuits and MEMS (<abbr title="Sounil Biswas">SB</abbr>, <abbr title="Peng Li">PL</abbr>, <abbr title="R. D. (Shawn) Blanton">RD(B</abbr>, <abbr title="Larry T. Pileggi">LTP</abbr>), pp. 164–169.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BouesseRDG.html">DATE-2005-BouesseRDG</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span></dt><dd>DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement (<abbr title="G. Fraidy Bouesse">GFB</abbr>, <abbr title="Marc Renaudin">MR</abbr>, <abbr title="Sophie Dumont">SD</abbr>, <abbr title="Fabien Germain">FG</abbr>), pp. 424–429.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-CabodiCNQ.html">DATE-2005-CabodiCNQ</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Circuit Based Quantification: Back to State Set Manipulation within Unbounded Model Checking (<abbr title="Gianpiero Cabodi">GC</abbr>, <abbr title="Marco Crivellari">MC</abbr>, <abbr title="Sergio Nocco">SN</abbr>, <abbr title="Stefano Quer">SQ</abbr>), pp. 688–689.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-CarterOS.html">DATE-2005-CarterOS</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Circuit-Level Modeling for Concurrent Testing of Operational Defects due to Gate Oxide Breakdown (<abbr title="Jonathan R. Carter">JRC</abbr>, <abbr title="Sule Ozev">SO</abbr>, <abbr title="Daniel J. Sorin">DJS</abbr>), pp. 300–305.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-DhillonDC.html">DATE-2005-DhillonDC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits (<abbr title="Yuvraj Singh Dhillon">YSD</abbr>, <abbr title="Abdulkadir Utku Diril">AUD</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 288–293.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-DingV.html">DATE-2005-DingV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Two-Level Modeling Approach to Analog Circuit Performance Macromodeling (<abbr title="Mengmeng Ding">MD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 1088–1089.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-EeckelaertMG.html">DATE-2005-EeckelaertMG</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient Multiobjective Synthesis of Analog Circuits using Hierarchical Pareto-Optimal Performance Hypersurfaces (<abbr title="Tom Eeckelaert">TE</abbr>, <abbr title="Trent McConaghy">TM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1070–1075.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-FuYM.html">DATE-2005-FuYM</a> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Considering Circuit Observability Don’t Cares in CNF Satisfiability (<abbr title="Zhaohui Fu">ZF</abbr>, <abbr title="Yinlei Yu">YY</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 1108–1113.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-GielenDCDJMV.html">DATE-2005-GielenDCDJMV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Analog and Digital Circuit Design in 65 nm CMOS: End of the Road? (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Phillip Christie">PC</abbr>, <abbr title="Dieter Draxelmayr">DD</abbr>, <abbr title="Edmond Janssens">EJ</abbr>, <abbr title="Karen Maex">KM</abbr>, <abbr title="Ted Vucurevich">TV</abbr>), pp. 36–42.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-IyerPC.html">DATE-2005-IyerPC</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/theorem%20proving.html" title="theorem proving">#theorem proving</a></span></dt><dd>Efficient Conflict-Based Learning in an RTL Circuit Constraint Solver (<abbr title="Madhu K. Iyer">MKI</abbr>, <abbr title="Ganapathy Parthasarathy">GP</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 666–671.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-KumarTCJ.html">DATE-2005-KumarTCJ</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Implicit and Exact Path Delay Fault Grading in Sequential Circuits (<abbr title="Mahilchi Milir Vaseekar Kumar">MMVK</abbr>, <abbr title="Spyros Tragoudas">ST</abbr>, <abbr title="Sreejit Chakravarty">SC</abbr>, <abbr title="Rathish Jayabharathi">RJ</abbr>), pp. 990–995.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-LiS.html">DATE-2005-LiS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An Efficiently Preconditioned GMRES Method for Fast Parasitic-Sensitive Deep-Submicron VLSI Circuit Simulation (<abbr title="Zhao Li">ZL</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-LiuFYO.html">DATE-2005-LiuFYO</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Hierarchical Variance Analysis for Analog Circuits Based on Graph Modelling and Correlation Loop Tracing (<abbr title="Fang Liu">FL</abbr>, <abbr title="Jacob J. Flomenberg">JJF</abbr>, <abbr title="Devaka V. Yasaratne">DVY</abbr>, <abbr title="Sule Ozev">SO</abbr>), pp. 126–131.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-MartinelliD.html">DATE-2005-MartinelliD</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Bound Set Selection and Circuit Re-Synthesis for Area/Delay Driven Decomposition (<abbr title="Andrés Martinelli">AM</abbr>, <abbr title="Elena Dubrova">ED</abbr>), pp. 430–431.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-MaslovYMD.html">DATE-2005-MaslovYMD</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Quantum Circuit Simplification Using Templates (<abbr title="Dmitri Maslov">DM</abbr>, <abbr title="Christina Young">CY</abbr>, <abbr title="D. Michael Miller">DMM</abbr>, <abbr title="Gerhard W. Dueck">GWD</abbr>), pp. 1208–1213.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-McConaghyEG.html">DATE-2005-McConaghyEG</a> <span class="tag"><a href="../tag/canonical.html" title="canonical">#canonical</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>CAFFEINE: Template-Free Symbolic Model Generation of Analog Circuits via Canonical Form Functions and Genetic Programming (<abbr title="Trent McConaghy">TM</abbr>, <abbr title="Tom Eeckelaert">TE</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1082–1087.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-MukhopadhyayBR.html">DATE-2005-MukhopadhyayBR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling and Analysis of Loading Effect in Leakage of Nano-Scaled Bulk-CMOS Logic Circuits (<abbr title="Saibal Mukhopadhyay">SM</abbr>, <abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 224–229.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-MullerTAL.html">DATE-2005-MullerTAL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Top-Down Design of a Low-Power Multi-Channel 2.5-Gbit/s/Channel Gated Oscillator Clock-Recovery Circuit (<abbr title="Paul Muller">PM</abbr>, <abbr title="Armin Tajalli">AT</abbr>, <abbr title="Seyed Mojtaba Atarodi">SMA</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>), pp. 258–263.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-NeiroukhS.html">DATE-2005-NeiroukhS</a> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Improving the Process-Variation Tolerance of Digital Circuits Using Gate Sizing and Statistical Techniques (<abbr title="Osama Neiroukh">ON</abbr>, <abbr title="Xiaoyu Song">XS</abbr>), pp. 294–299.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-NoguchiN.html">DATE-2005-NoguchiN</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>On-Chip Multi-Channel Waveform Monitoring for Diagnostics of Mixed-Signal VLSI Circuits (<abbr title="Koichiro Noguchi">KN</abbr>, <abbr title="Makoto Nagata">MN</abbr>), pp. 146–151.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-PomeranzR05a.html">DATE-2005-PomeranzR05a</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>The Accidental Detection Index as a Fault Ordering Heuristic for Full-Scan Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 1008–1013.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-Ruiz-SautuaMMH.html">DATE-2005-Ruiz-SautuaMMH</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Behavioural Transformation to Improve Circuit Performance in High-Level Synthesis (<abbr title="Rafael Ruiz-Sautua">RRS</abbr>, <abbr title="María C. Molina">MCM</abbr>, <abbr title="José M. Mendías">JMM</abbr>, <abbr title="Román Hermida">RH</abbr>), pp. 1252–1257.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SandireddyA.html">DATE-2005-SandireddyA</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Diagnostic and Detection Fault Collapsing for Multiple Output Circuits (<abbr title="Raja K. K. R. Sandireddy">RKKRS</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 1014–1019.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SavioliCCF.html">DATE-2005-SavioliCCF</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Fault-Trajectory Approach for Fault Diagnosis on Analog Circuits (<abbr title="Carlos Eduardo Savioli">CES</abbr>, <abbr title="Claudio C. Czendrodi">CCC</abbr>, <abbr title="José Vicente Calvano">JVC</abbr>, <abbr title="Antonio Carneiro de Mesquita Filho">ACdMF</abbr>), pp. 174–175.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SoensPWD.html">DATE-2005-SoensPWD</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation Methodology for Analysis of Substrate Noise Impact on Analog / RF Circuits Including Interconnect Resistance (<abbr title="Charlotte Soens">CS</abbr>, <abbr title="Geert Van der Plas">GVdP</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Stéphane Donnay">SD</abbr>), pp. 270–275.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SomaniCP.html">DATE-2005-SomaniCP</a> <span class="tag"><a href="../tag/contest.html" title="contest">#contest</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>Mixing Global and Local Competition in Genetic Optimization based Design Space Exploration of Analog Circuits (<abbr title="Abhishek Somani">AS</abbr>, <abbr title="Partha Pratim Chakrabarti">PPC</abbr>, <abbr title="Amit Patra">AP</abbr>), pp. 1064–1069.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SukhwaniPW.html">DATE-2005-SukhwaniPW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Nano-Sim: A Step Wise Equivalent Conductance based Statistical Simulator for Nanotechnology Circuit Design (<abbr title="Bharat B. Sukhwani">BBS</abbr>, <abbr title="Uday Padmanabhan">UP</abbr>, <abbr title="Janet Meiling Wang">JMW</abbr>), pp. 758–763.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-TeslenkoD.html">DATE-2005-TeslenkoD</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Algorithm for Finding Double-Vertex Dominators in Circuit Graphs (<abbr title="Maxim Teslenko">MT</abbr>, <abbr title="Elena Dubrova">ED</abbr>), pp. 406–411.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-TiriV.html">DATE-2005-TiriV</a> <span class="tag"><a href="../tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Design Method for Constant Power Consumption of Differential Logic Circuits (<abbr title="Kris Tiri">KT</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 628–633.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-VerleMAMA.html">DATE-2005-VerleMAMA</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Low Power Oriented CMOS Circuit Optimization Protocol (<abbr title="Alexandre Verle">AV</abbr>, <abbr title="Xavier Michel">XM</abbr>, <abbr title="Nadine Azémard">NA</abbr>, <abbr title="Philippe Maurine">PM</abbr>, <abbr title="Daniel Auvergne">DA</abbr>), pp. 640–645.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-YangHSP.html">DATE-2005-YangHSP</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Exact Synthesis of 3-Qubit Quantum Circuits from Non-Binary Quantum Gates Using Multiple-Valued Logic and Group Theory (<abbr title="Guowu Yang">GY</abbr>, <abbr title="William N. N. Hung">WNNH</abbr>, <abbr title="Xiaoyu Song">XS</abbr>, <abbr title="Marek A. Perkowski">MAP</abbr>), pp. 434–435.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2005-JinHS.html">TACAS-2005-JinHS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Conflict Analysis for Finding All Satisfying Assignments of a Boolean Circuit (<abbr title="HoonSang Jin">HJ</abbr>, <abbr title="HyoJung Han">HH</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 287–300.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2005-DvirS.html">STOC-2005-DvirS</a> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Locally decodable codes with 2 queries and polynomial identity testing for depth 3 circuits (<abbr title="Zeev Dvir">ZD</abbr>, <abbr title="Amir Shpilka">AS</abbr>), pp. 592–601.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2005-KouckyPT.html">STOC-2005-KouckyPT</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Bounded-depth circuits: separating wires from gates (<abbr title="Michal Koucký">MK</abbr>, <abbr title="Pavel Pudlák">PP</abbr>, <abbr title="Denis Thérien">DT</abbr>), pp. 257–265.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../CIAA-2005-Kresz.html">CIAA-2005-Kresz</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation of Soliton Circuits (<abbr title="Miklós Krész">MK</abbr>), pp. 347–348.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2005-ChattopadhyayH.html">ICALP-2005-ChattopadhyayH</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Lower Bounds for Circuits with Few Modular and Symmetric Gates (<abbr title="Arkadev Chattopadhyay">AC</abbr>, <abbr title="Kristoffer Arnsfelt Hansen">KAH</abbr>), pp. 994–1005.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2005-TessonT.html">ICALP-2005-TessonT</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/strict.html" title="strict">#strict</a></span></dt><dd>Restricted Two-Variable Sentences, Circuits and Communication Complexity (<abbr title="Pascal Tesson">PT</abbr>, <abbr title="Denis Thérien">DT</abbr>), pp. 526–538.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2005-Valiant.html">ICALP-2005-Valiant</a> <span class="tag"><a href="../tag/artificial%20reality.html" title="artificial reality">#artificial reality</a></span></dt><dd>Holographic Circuits (<abbr title="Leslie G. Valiant">LGV</abbr>), pp. 1–15.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-DalkilicS05a.html">SAC-2005-DalkilicS05a</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Circle: design and implementation of a classifier based on circuit minimization (<abbr title="Mehmet M. Dalkilic">MMD</abbr>, <abbr title="Arijit Sengupta">AS</abbr>), pp. 547–548.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-J-2004-JacksonS05.html">SAT-J-2004-JacksonS05</a></dt><dd>Clause Form Conversions for Boolean Circuits (<abbr title="Paul Jackson">PJ</abbr>, <abbr title="Daniel Sheridan">DS</abbr>), pp. 183–198.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-J-2004-TangYRM05.html">SAT-J-2004-TangYRM05</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Analysis of Search Based Algorithms for Satisfiability of Propositional and Quantified Boolean Formulas Arising from Circuit State Space Diameter Problems (<abbr title="Daijue Tang">DT</abbr>, <abbr title="Yinlei Yu">YY</abbr>, <abbr title="Darsh Ranjan">DR</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 292–305.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2005-Goldberg.html">SAT-2005-Goldberg</a> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Equivalence Checking of Circuits with Parameterized Specifications (<abbr title="Eugene Goldberg">EG</abbr>), pp. 107–121.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-DiazS.html">DATE-DF-2004-DiazS</a> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span></dt><dd>Clock Management in a Gigabit Ethernet Physical Layer Transceiver Circuit (<abbr title="Juan C. Diaz">JCD</abbr>, <abbr title="Marta Saburit">MS</abbr>), pp. 134–139.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-BoseN.html">DATE-v1-2004-BoseN</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Extraction of Schematic Array Models for Memory Circuits (<abbr title="Soumitra Bose">SB</abbr>, <abbr title="Amit Nandi">AN</abbr>), pp. 570–577.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-EfthymiouSE.html">DATE-v1-2004-EfthymiouSE</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Automatic Scan Insertion and Pattern Generation for Asynchronous Circuits (<abbr title="Aristides Efthymiou">AE</abbr>, <abbr title="Christos P. Sotiriou">CPS</abbr>, <abbr title="Douglas A. Edwards">DAE</abbr>), pp. 672–673.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-GarciaMSN.html">DATE-v1-2004-GarciaMSN</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Direct Bootstrapped CMOS Large Capacitive-Load Driver Circuit (<abbr title="José C. García">JCG</abbr>, <abbr title="Juan A. Montiel-Nelson">JAMN</abbr>, <abbr title="Javier Sosa">JS</abbr>, <abbr title="Héctor Navarro">HN</abbr>), pp. 680–681.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-HuangM.html">DATE-v1-2004-HuangM</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Identification and Modeling of Nonlinear Dynamic Behavior in Analog Circuits (<abbr title="Xiaoling Huang">XH</abbr>, <abbr title="H. Alan Mantooth">HAM</abbr>), pp. 460–467.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-KielyG.html">DATE-v1-2004-KielyG</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Performance Modeling of Analog Integrated Circuits Using Least-Squares Support Vector Machines (<abbr title="Tholom Kiely">TK</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 448–453.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-LeveugleA.html">DATE-v1-2004-LeveugleA</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/injection.html" title="injection">#injection</a></span></dt><dd>Early SEU Fault Injection in Digital, Analog and Mixed Signal Circuits: A Global Flow (<abbr title="Régis Leveugle">RL</abbr>, <abbr title="Abdelaziz Ammari">AA</abbr>), pp. 590–595.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-NathkeBHB.html">DATE-v1-2004-NathkeBHB</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Hierarchical Automatic Behavioral Model Generation of Nonlinear Analog Circuits Based on Nonlinear Symbolic Techniques (<abbr title="Lutz Näthke">LN</abbr>, <abbr title="Volodymyr Burkhay">VB</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 442–447.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-PomeranzVRS.html">DATE-v1-2004-PomeranzVRS</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Z-Sets and Z-Detections: Circuit Characteristics that Simplify Fault Diagnosis (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Srikanth Venkataraman">SV</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Bharath Seshadri">BS</abbr>), pp. 68–75.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-RanjanVASVG.html">DATE-v1-2004-RanjanVASVG</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast, Layout-Inclusive Analog Circuit Synthesis using Pre-Compiled Parasitic-Aware Symbolic Performance Models (<abbr title="Mukesh Ranjan">MR</abbr>, <abbr title="Wim Verhaegen">WV</abbr>, <abbr title="Anuradha Agarwal">AA</abbr>, <abbr title="Hemanth Sampath">HS</abbr>, <abbr title="Ranga Vemuri">RV</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 604–609.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-RaudvereSSJ.html">DATE-v1-2004-RaudvereSSJ</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Polynomial Abstraction for Verification of Sequentially Implemented Combinational Circuits (<abbr title="Tarvo Raudvere">TR</abbr>, <abbr title="Ashish Kumar Singh">AKS</abbr>, <abbr title="Ingo Sander">IS</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 690–691.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-TanQL.html">DATE-v1-2004-TanQL</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hierarchical Modeling and Simulation of Large Analog Circuits (<abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Zhenyu Qi">ZQ</abbr>, <abbr title="Hang Li">HL</abbr>), pp. 740–741.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-AbasRK.html">DATE-v2-2004-AbasRK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>Design of Sub-10-Picoseconds On-Chip Time Measurement Circuit (<abbr title="M. Amir Abas">MAA</abbr>, <abbr title="Gordon Russell">GR</abbr>, <abbr title="D. J. Kinniment">DJK</abbr>), pp. 804–809.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-AgarwalSYV.html">DATE-v2-2004-AgarwalSYV</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Accurate Estimation of Parasitic Capacitances in Analog Circuits (<abbr title="Anuradha Agarwal">AA</abbr>, <abbr title="Hemanth Sampath">HS</abbr>, <abbr title="Veena Yelamanchili">VY</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 1364–1365.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-BranoverKG.html">DATE-v2-2004-BranoverKG</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Asynchronous Design By Conversion: Converting Synchronous Circuits into Asynchronous Ones (<abbr title="Alex Branover">AB</abbr>, <abbr title="Rakefet Kol">RK</abbr>, <abbr title="Ran Ginosar">RG</abbr>), pp. 870–877.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-ChandraXSP.html">DATE-v2-2004-ChandraXSP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Interconnect Channel Design Methodology for High Performance Integrated Circuits (<abbr title="Vikas Chandra">VC</abbr>, <abbr title="Anthony Xu">AX</abbr>, <abbr title="Herman Schmit">HS</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 1138–1143.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-GlebovGZOPB.html">DATE-v2-2004-GlebovGZOPB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>False-Noise Analysis for Domino Circuits (<abbr title="Alexey Glebov">AG</abbr>, <abbr title="Sergey Gavrilov">SG</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Chanhee Oh">CO</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Murat R. Becer">MRB</abbr>), pp. 784–789.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-GuptaJ.html">DATE-v2-2004-GuptaJ</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>An Algorithm for Nano-Pipelining of Circuits and Architectures for a Nanotechnology (<abbr title="Pallav Gupta">PG</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 974–979.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-KarandikarS.html">DATE-v2-2004-KarandikarS</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Comparisons of Circuit Implementations (<abbr title="Shrirang K. Karandikar">SKK</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 910–915.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-MineKKWA.html">DATE-v2-2004-MineKKWA</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hybrid Reduction Technique for Efficient Simulation of Linear/Nonlinear Mixed Circuits (<abbr title="Takashi Mine">TM</abbr>, <abbr title="Hidemasa Kubota">HK</abbr>, <abbr title="Atsushi Kamo">AK</abbr>, <abbr title="Takayuki Watanabe">TW</abbr>, <abbr title="Hideki Asai">HA</abbr>), pp. 1327–1333.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-ShendeMB.html">DATE-v2-2004-ShendeMB</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Smaller Two-Qubit Circuits for Quantum Communication and Computation (<abbr title="Vivek V. Shende">VVS</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="Stephen S. Bullock">SSB</abbr>), pp. 980–987.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-TirumurtiKSC.html">DATE-v2-2004-TirumurtiKSC</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>A Modeling Approach for Addressing Power Supply Switching Noise Related Failures of Integrated Circuit (<abbr title="Chandra Tirumurti">CT</abbr>, <abbr title="Sandip Kundu">SK</abbr>, <abbr title="Susmita Sur-Kolay">SSK</abbr>, <abbr title="Yi-Shing Chang">YSC</abbr>), pp. 1078–1083.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-ViamontesMH.html">DATE-v2-2004-ViamontesMH</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>High-Performance QuIDD-Based Simulation of Quantum Circuits (<abbr title="George F. Viamontes">GFV</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 1354–1355.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-WanS.html">DATE-v2-2004-WanS</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hierarchical Multi-Dimensional Table Lookup for Model Compiler Based Circuit Simulation (<abbr title="Bo Wan">BW</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 1310–1315.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-ZhouZLLZC.html">DATE-v2-2004-ZhouZLLZC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Steady-State Analysis of Nonlinear Circuits Using Discrete Singular Convolution Method (<abbr title="Xin Zhou">XZ</abbr>, <abbr title="Dian Zhou">DZ</abbr>, <abbr title="Jin Liu">JL</abbr>, <abbr title="Ruiming Li">RL</abbr>, <abbr title="Xuan Zeng">XZ</abbr>, <abbr title="Charles Chiang">CC</abbr>), pp. 1322–1326.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sas.png" alt="SAS"/><a href="../SAS-2004-ThompsonM.html">SAS-2004-ThompsonM</a> <span class="tag"><a href="../tag/abstract%20interpretation.html" title="abstract interpretation">#abstract interpretation</a></span></dt><dd>Abstract Interpretation of Combinational Asynchronous Circuits (<abbr title="Sarah Thompson">ST</abbr>, <abbr title="Alan Mycroft">AM</abbr>), pp. 181–196.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-2004-Terui.html">LICS-2004-Terui</a> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span></dt><dd>Proof Nets and Boolean Circuits (<abbr title="Kazushige Terui">KT</abbr>), pp. 182–191.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sat.png" alt="SAT"/><a href="../SAT-2004-TangYRM.html">SAT-2004-TangYRM</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Analysis of Search Based Algorithms for Satisfiability of Quantified Boolean Formulas Arising from Circuit State Space Diameter Problems (<abbr title="Daijue Tang">DT</abbr>, <abbr title="Yinlei Yu">YY</abbr>, <abbr title="Darsh Ranjan">DR</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 214–223.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-ChoiR.html">DATE-2003-ChoiR</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>A New Crosstalk Noise Model for DOMINO Logic Circuits (<abbr title="Seung Hoon Choi">SHC</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 11112–11113.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-CorsiMM.html">DATE-2003-CorsiMM</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="../tag/random%20testing.html" title="random testing">#random testing</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An Approach to the Classification of Mixed-Signal Circuits in a Pseudorandom Testing Scheme (<abbr title="Francesco Corsi">FC</abbr>, <abbr title="Cristoforo Marzocca">CM</abbr>, <abbr title="Gianvito Matarrese">GM</abbr>), pp. 11178–11179.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-DoboliGD.html">DATE-2003-DoboliGD</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Extraction of Piecewise-Linear Analog Circuit Models from Trained Neural Networks Using Hidden Neuron Clustering (<abbr title="Simona Doboli">SD</abbr>, <abbr title="Gaurav Gothoskar">GG</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 11098–11099.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-DobrovolnyVWD.html">DATE-2003-DobrovolnyVWD</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Analysis and White-Box Modeling of Weakly Nonlinear Time-Varying Circuits (<abbr title="Petr Dobrovolný">PD</abbr>, <abbr title="Gerd Vandersteen">GV</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Stéphane Donnay">SD</abbr>), pp. 10624–10629.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-FreitasO.html">DATE-2003-FreitasO</a> <span class="tag"><a href="../tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Implicit Resolution of the Chapman-Kolmogorov Equations for Sequential Circuits: An Application in Power Estimation (<abbr title="Ana T. Freitas">ATF</abbr>, <abbr title="Arlindo L. Oliveira">ALO</abbr>), pp. 10764–10769.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-GouraryRUZGM.html">DATE-2003-GouraryRUZGM</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span></dt><dd>Approximation Approach for Timing Jitter Characterization in Circuit Simulators (<abbr title="Mark M. Gourary">MMG</abbr>, <abbr title="Sergey G. Rusakov">SGR</abbr>, <abbr title="Sergey L. Ulyanov">SLU</abbr>, <abbr title="Michael M. Zharov">MMZ</abbr>, <abbr title="Kiran K. Gullapalli">KKG</abbr>, <abbr title="Brian J. Mulvaney">BJM</abbr>), pp. 10156–10161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-GrundmannGK.html">DATE-2003-GrundmannGK</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>Circuit and Platform Design Challenges in Technologies beyond 90nm (<abbr title="Bill Grundmann">BG</abbr>, <abbr title="Rajesh Galivanche">RG</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 10044–10049.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-IchiharaI.html">DATE-2003-IchiharaI</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Test Generation for Acyclic Sequential Circuits with Single Stuck-at Fault Combinational ATPG (<abbr title="Hideyuki Ichihara">HI</abbr>, <abbr title="Tomoo Inoue">TI</abbr>), pp. 11180–11181.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-LuWCH.html">DATE-2003-LuWCH</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/sat.html" title="sat">#sat</a></span></dt><dd>A Circuit SAT Solver With Signal Correlation Guided Learning (<abbr title="Feng Lu">FL</abbr>, <abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Ric C.-Y. Huang">RCYH</abbr>), pp. 10892–10897.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-MadalinskiBKY.html">DATE-2003-MadalinskiBKY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/visualisation.html" title="visualisation">#visualisation</a></span></dt><dd>Visualization and Resolution of Coding Conflicts in Asynchronous Circuit Design (<abbr title="Agnes Madalinski">AM</abbr>, <abbr title="Alexandre V. Bystrov">AVB</abbr>, <abbr title="Victor Khomenko">VK</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 10926–10931.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-MantheLSM.html">DATE-2003-MantheLSM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Symbolic Analysis of Nonlinear Analog Circuits (<abbr title="Alicia Manthe">AM</abbr>, <abbr title="Zhao Li">ZL</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>, <abbr title="Kartikeya Mayaram">KM</abbr>), pp. 11108–11109.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-NummerS.html">DATE-2003-NummerS</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>DFT for Testing igh-Performance Pipelined Circuits with Slow-Speed Testers (<abbr title="Muhammad Nummer">MN</abbr>, <abbr title="Manoj Sachdev">MS</abbr>), pp. 10212–10217.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-PomeranzR.html">DATE-2003-PomeranzR</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A New Approach to Test Generation and Test Compaction for Scan Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 11000–11005.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-SmedtG.html">DATE-2003-SmedtG</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>HOLMES: Capturing the Yield-Optimized Design Space Boundaries of Analog and RF Integrated Circuits (<abbr title="Bart De Smedt">BDS</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 10256–10263.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-SokolovBY.html">DATE-2003-SokolovBY</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>STG Optimisation in the Direct Mapping of Asynchronous Circuits  (<abbr title="Danil Sokolov">DS</abbr>, <abbr title="Alexandre V. Bystrov">AVB</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 10932–10939.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-XuLLP.html">DATE-2003-XuLLP</a> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Noise Macromodel for Radio Frequency Integrated Circuits (<abbr title="Yang Xu">YX</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Peng Li">PL</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 10150–10155.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-Zhou.html">DATE-2003-Zhou</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Timing Verification with Crosstalk for Transparently Latched Circuits (<abbr title="Hai Zhou">HZ</abbr>), pp. 10056–10061.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2003-KabanetsI.html">STOC-2003-KabanetsI</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Derandomizing polynomial identity tests means proving circuit lower bounds (<abbr title="Valentine Kabanets">VK</abbr>, <abbr title="Russell Impagliazzo">RI</abbr>), pp. 355–364.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2003-Schnoebelen.html">ICALP-2003-Schnoebelen</a> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Oracle Circuits for Branching-Time Model Checking (<abbr title="Philippe Schnoebelen">PS</abbr>), pp. 790–801.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2003-GassendCDD.html">SAC-2003-GassendCDD</a> <span class="tag"><a href="../tag/authentication.html" title="authentication">#authentication</a></span></dt><dd>Delay-Based Circuit Authentication and Applications (<abbr title="Blaise Gassend">BG</abbr>, <abbr title="Dwaine E. Clarke">DEC</abbr>, <abbr title="Marten van Dijk">MvD</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 294–301.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2003-BroeringL.html">SAT-2003-BroeringL</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/sat.html" title="sat">#sat</a></span></dt><dd>Width-Based Algorithms for SAT and CIRCUIT-SAT: (Extended Abstract) (<abbr title="Elizabeth Broering">EB</abbr>, <abbr title="Satyanarayana V. Lokam">SVL</abbr>), pp. 162–171.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-AbabeiB.html">DATE-2002-AbabeiB</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical Timing Driven Partitioning for VLSI Circuits (<abbr title="Cristinel Ababei">CA</abbr>, <abbr title="Kia Bazargan">KB</abbr>), p. 1109.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-BerkelaarE.html">DATE-2002-BerkelaarE</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient and Effective Redundancy Removal for Million-Gate Circuits (<abbr title="Michel R. C. M. Berkelaar">MRCMB</abbr>, <abbr title="Koen van Eijk">KvE</abbr>), p. 1088.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-Bose.html">DATE-2002-Bose</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Automated Modeling of Custom Digital Circuits for Test (<abbr title="Soumitra Bose">SB</abbr>), pp. 954–961.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-CathelinSBLC.html">DATE-2002-CathelinSBLC</a></dt><dd>Substrate Parasitic Extraction for RF Integrated Circuits (<abbr title="Andreia Cathelin">AC</abbr>, <abbr title="D. Saias">DS</abbr>, <abbr title="Didier Belot">DB</abbr>, <abbr title="Y. Leclercq">YL</abbr>, <abbr title="F. Clément">FC</abbr>), p. 1107.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-DaemsGS.html">DATE-2002-DaemsGS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Fitting Approach to Generate Symbolic Expressions for Linear and Nonlinear Analog Circuit Performance Characteristics (<abbr title="Walter Daems">WD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 268–273.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-DingM.html">DATE-2002-DingM</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Optimal Transistor Tapering for High-Speed CMOS Circuits (<abbr title="Li Ding">LD</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 708–713.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-Hoffmann.html">DATE-2002-Hoffmann</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A New Design Flow and Testability Measure for the Generation of a Structural Test and BIST for Analogue and Mixed-Signal Circuits (<abbr title="Christoph Hoffmann">CH</abbr>), pp. 197–204.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-JerkeL.html">DATE-2002-JerkeL</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Hierarchical Current Density Verification for Electromigration Analysis in Arbitrary Shaped Metallization Patterns of Analog Circuits (<abbr title="Göran Jerke">GJ</abbr>, <abbr title="Jens Lienig">JL</abbr>), pp. 464–469.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-LevantR.html">DATE-2002-LevantR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>An EMC-Compliant Design Method of High-Density Integrated Circuits (<abbr title="Jean-Luc Levant">JLL</abbr>, <abbr title="Mohammed Ramdani">MR</abbr>), p. 1115.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-LinLC.html">DATE-2002-LinLC</a> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Test and Diagnosis Scheme for the Feedback Type of Analog Circuits with Minimal Added Circuits (<abbr title="Jun-Weir Lin">JWL</abbr>, <abbr title="Chung-Len Lee">CLL</abbr>, <abbr title="Jwu E. Chen">JEC</abbr>), p. 1119.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-MolinaMH.html">DATE-2002-MolinaMH</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multiple-Precision Circuits Allocation Independent of Data-Objects Length (<abbr title="María C. Molina">MCM</abbr>, <abbr title="José M. Mendías">JMM</abbr>, <abbr title="Román Hermida">RH</abbr>), pp. 909–913.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-MukherjeeWCM.html">DATE-2002-MukherjeeWCM</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span></dt><dd>Sizing Power/Ground Meshes for Clocking and Computing Circuit Components (<abbr title="Arindam Mukherjee">AM</abbr>, <abbr title="Kai Wang">KW</abbr>, <abbr title="Lauren Hui Chen">LHC</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 176–183.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PenaCSP.html">DATE-2002-PenaCSP</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Case Study for the Verification of Complex Timed Circuits: IPCMOS (<abbr title="Marco A. Peña">MAP</abbr>, <abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Alexander B. Smirnov">ABS</abbr>, <abbr title="Enric Pastor">EP</abbr>), pp. 44–51.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PenzesM.html">DATE-2002-PenzesM</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>An Energy Estimation Method for Asynchronous Circuits with Application to an Asynchronous Microprocessor (<abbr title="Paul I. Pénzes">PIP</abbr>, <abbr title="Alain J. Martin">AJM</abbr>), pp. 640–647.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PoppOHB.html">DATE-2002-PoppOHB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Parameter Controlled Automatic Symbolic Analysis of Nonlinear Analog Circuits (<abbr title="Ralf Popp">RP</abbr>, <abbr title="Joerg Oehmen">JO</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 274–278.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PronathGA.html">DATE-2002-PronathGA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/float.html" title="float">#float</a></span></dt><dd>A Test Design Method for Floating Gate Defects (FGD) in Analog Integrated Circuits (<abbr title="Michael Pronath">MP</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 78–83.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-SchwenckerSPG.html">DATE-2002-SchwenckerSPG</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Analog Circuit Sizing Using Adaptive Worst-Case Parameter Sets (<abbr title="Robert Schwencker">RS</abbr>, <abbr title="Frank Schenkel">FS</abbr>, <abbr title="Michael Pronath">MP</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>), pp. 581–585.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-StanP.html">DATE-2002-StanP</a></dt><dd>The Selective Pull-Up (SP) Noise Immunity Scheme for Dynamic Circuits (<abbr title="Mircea R. Stan">MRS</abbr>, <abbr title="Avishek Panigrahi">AP</abbr>), p. 1106.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-ThielenV.html">DATE-2002-ThielenV</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fast Method to Include Parasitic Coupling in Circuit Simulations (<abbr title="B. L. A. Van Thielen">BLAVT</abbr>, <abbr title="G. A. E. Vandenbosch">GAEV</abbr>), pp. 1033–1037.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-ThorntonFRT.html">DATE-2002-ThorntonFRT</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Generalized Early Evaluation in Self-Timed Circuits (<abbr title="Mitchell A. Thornton">MAT</abbr>, <abbr title="Kenneth Fazel">KF</abbr>, <abbr title="Robert B. Reese">RBR</abbr>, <abbr title="Cherrice Traver">CT</abbr>), pp. 255–259.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-TugsinavisutB.html">DATE-2002-TugsinavisutB</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Control Circuit Templates for Asynchronous Bundled-Data Pipelines (<abbr title="Sunan Tugsinavisut">ST</abbr>, <abbr title="Peter A. Beerel">PAB</abbr>), p. 1098.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-VoorakaranamCC.html">DATE-2002-VoorakaranamCC</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A Signature Test Framework for Rapid Production Testing of RF Circuits (<abbr title="Ramakrishna Voorakaranam">RV</abbr>, <abbr title="Sasikumar Cherubal">SC</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 186–191.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-ZhengPBK.html">DATE-2002-ZhengPBK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Window-Based Susceptance Models for Large-Scale RLC Circuit Analyses (<abbr title="Hui Zheng">HZ</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>, <abbr title="Michael W. Beattie">MWB</abbr>, <abbr title="Byron Krauter">BK</abbr>), pp. 628–633.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../CIAA-2002-BrzozowskiG.html">CIAA-2002-BrzozowskiG</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation of Gate Circuits in the Algebra of Transients (<abbr title="Janusz A. Brzozowski">JAB</abbr>, <abbr title="Mihaela Gheorghiu">MG</abbr>), pp. 57–66.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../CIAA-2002-GheorghiuB.html">CIAA-2002-GheorghiuB</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span></dt><dd>Feedback-Free Circuits in the Algebra of Transients (<abbr title="Mihaela Gheorghiu">MG</abbr>, <abbr title="Janusz A. Brzozowski">JAB</abbr>), pp. 106–116.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2002-CornoRS.html">SAC-2002-CornoRS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An evolutionary algorithm for reducing integrated-circuit test application time (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>), pp. 608–612.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-BadarogluHGDMGEB.html">DATE-2001-BadarogluHGDMGEB</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>High-level simulation of substrate noise generation from large digital circuits with multiple supplies (<abbr title="Mustafa Badaroglu">MB</abbr>, <abbr title="Marc van Heijningen">MvH</abbr>, <abbr title="Vincent Gravot">VG</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Hugo De Man">HDM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Marc Engels">ME</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), pp. 326–330.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-Burdiek.html">DATE-2001-Burdiek</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Generation of optimum test stimuli for nonlinear analog circuits using nonlinear — programming and time-domain sensitivities (<abbr title="Bernhard Burdiek">BB</abbr>), pp. 603–609.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-CherubalC.html">DATE-2001-CherubalC</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Test generation based diagnosis of device parameters for analog circuits (<abbr title="Sasikumar Cherubal">SC</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 596–602.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-CheungWC.html">DATE-2001-CheungWC</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Further improve circuit partitioning using GBAW logic perturbation techniques (<abbr title="Chak-Chung Cheung">CCC</abbr>, <abbr title="Yu-Liang Wu">YLW</abbr>, <abbr title="David Ihsin Cheng">DIC</abbr>), pp. 233–239.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-GarnicaLH.html">DATE-2001-GarnicaLH</a> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>A pseudo delay-insensitive timing model to synthesizing low-power asynchronous circuits (<abbr title="Oscar Garnica">OG</abbr>, <abbr title="Juan Lanchares">JL</abbr>, <abbr title="Román Hermida">RH</abbr>), p. 810.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-IrionKVW.html">DATE-2001-IrionKVW</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Circuit partitioning for efficient logic BIST synthesis (<abbr title="A. Irion">AI</abbr>, <abbr title="Gundolf Kiefer">GK</abbr>, <abbr title="Harald P. E. Vranken">HPEV</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 86–91.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-KralicekJG.html">DATE-2001-KralicekJG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling electromagnetic emission of integrated circuits for system analysis (<abbr title="P. Kralicek">PK</abbr>, <abbr title="Werner John">WJ</abbr>, <abbr title="Heyno Garbe">HG</abbr>), pp. 336–340.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-LienigJA.html">DATE-2001-LienigJA</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>AnalogRouter: a new approach of current-driven routing for analog circuits (<abbr title="Jens Lienig">JL</abbr>, <abbr title="Göran Jerke">GJ</abbr>, <abbr title="Thorsten Adler">TA</abbr>), p. 819.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-NaiduJ.html">DATE-2001-NaiduJ</a></dt><dd>Minimizing stand-by leakage power in static CMOS circuits (<abbr title="Srinath R. Naidu">SRN</abbr>, <abbr title="E. T. A. F. Jacobs">ETAFJ</abbr>), pp. 370–376.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-OlbrichRB.html">DATE-2001-OlbrichRB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span></dt><dd>An improved hierarchical classification algorithm for structural analysis of integrated circuits (<abbr title="Markus Olbrich">MO</abbr>, <abbr title="Achim Rein">AR</abbr>, <abbr title="Erich Barke">EB</abbr>), p. 807.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-UbarJP.html">DATE-2001-UbarJP</a> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Timing simulation of digital circuits with binary decision diagrams (<abbr title="Raimund Ubar">RU</abbr>, <abbr title="Artur Jutman">AJ</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 460–466.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-WambacqVPREYLD.html">DATE-2001-WambacqVPREYLD</a></dt><dd>CAD for RF circuits (<abbr title="Piet Wambacq">PW</abbr>, <abbr title="Gerd Vandersteen">GV</abbr>, <abbr title="Joel R. Phillips">JRP</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>, <abbr title="Wolfgang Eberle">WE</abbr>, <abbr title="Baolin Yang">BY</abbr>, <abbr title="David E. Long">DEL</abbr>, <abbr title="Alper Demir">AD</abbr>), pp. 520–529.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-WernerGWR.html">DATE-2001-WernerGWR</a></dt><dd>Crosstalk noise in future digital CMOS circuits (<abbr title="Chr. Werner">CW</abbr>, <abbr title="R. Göttsche">RG</abbr>, <abbr title="A. Wörner">AW</abbr>, <abbr title="Ulrich Ramacher">UR</abbr>), pp. 331–335.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2001-LachishR.html">STOC-2001-LachishR</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Explicit lower bound of 4.5n — o(n) for boolena circuits (<abbr title="Oded Lachish">OL</abbr>, <abbr title="Ran Raz">RR</abbr>), pp. 399–408.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2001-RazS.html">STOC-2001-RazS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Lower bounds for matrix product, in bounded depth circuits with arbitrary gates (<abbr title="Ran Raz">RR</abbr>, <abbr title="Amir Shpilka">AS</abbr>), pp. 409–418.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2001-Trakhtenbrot.html">STOC-2001-Trakhtenbrot</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>Automata, circuits and hybrids: facets of continuous time (<abbr title="Boris A. Trakhtenbrot">BAT</abbr>), pp. 754–755.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2001-Trakhtenbrot.html">ICALP-2001-Trakhtenbrot</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>Automata, Circuits, and Hybrids: Facets of Continuous Time (<abbr title="Boris A. Trakhtenbrot">BAT</abbr>), pp. 4–23.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2001-CornoRS.html">SAC-2001-CornoRS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span></dt><dd>Evolving effective CA/CSTP: BIST architectures for sequential circuits (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>), pp. 345–350.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2001-ZhengMM.html">CAV-2001-ZhengMM</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic Abstraction for Verification of Timed Circuits and Systems (<abbr title="Hao Zheng">HZ</abbr>, <abbr title="Eric Mercer">EM</abbr>, <abbr title="Chris J. Myers">CJM</abbr>), pp. 182–193.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-CarroSNJF.html">DATE-2000-CarroSNJF</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span></dt><dd>Non-Linear Components for Mixed Circuits Analog Front-End (<abbr title="Luigi Carro">LC</abbr>, <abbr title="Adão Antônio de Souza Jr.">AAdSJ</abbr>, <abbr title="Marcelo Negreiros">MN</abbr>, <abbr title="Gabriel Parmegiani Jahn">GPJ</abbr>, <abbr title="Denis Teixeira Franco">DTF</abbr>), pp. 544–549.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-DemirF.html">DATE-2000-DemirF</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Stochastic Modeling and Performance Evaluation for Digital Clock and Data Recovery Circuits (<abbr title="Alper Demir">AD</abbr>, <abbr title="Peter Feldmann">PF</abbr>), pp. 340–344.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-DessoukyLP.html">DATE-2000-DessoukyLP</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Layout-Oriented Synthesis of High Performance Analog Circuits (<abbr title="Mohamed Dessouky">MD</abbr>, <abbr title="Marie-Minerve Louërat">MML</abbr>, <abbr title="Jacky Porte">JP</abbr>), pp. 53–57.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-FrohlichGF.html">DATE-2000-FrohlichGF</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A New Partitioning Method for Parallel Simulation of VLSI Circuits on Transistor Level (<abbr title="Norbert Fröhlich">NF</abbr>, <abbr title="Volker Glöckel">VG</abbr>, <abbr title="Josef Fleischmann">JF</abbr>), pp. 679–684.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-GuerraRFR.html">DATE-2000-GuerraRFR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Hierarchical Approach for the Symbolic Analysis of Large Analog Integrated Circuits (<abbr title="Oscar Guerra">OG</abbr>, <abbr title="Elisenda Roca">ER</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 48–52.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-HoffmannK.html">DATE-2000-HoffmannK</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Exploiting Hierarchy for Multiple Error Correction in Combinational Circuits (<abbr title="Dirk W. Hoffmann">DWH</abbr>, <abbr title="Thomas Kropf">TK</abbr>), p. 758.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-NicoliciA.html">DATE-2000-NicoliciA</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Scan Latch Partitioning into Multiple Scan Chains for Power Minimization in Full Scan Sequential Circuits (<abbr title="Nicola Nicolici">NN</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>), pp. 715–722.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-NooshabadiMNSS.html">DATE-2000-NooshabadiMNSS</a></dt><dd>A Single Phase Latch for High Speed GaAs Domino Circuits (<abbr title="Saeid Nooshabadi">SN</abbr>, <abbr title="Juan A. Montiel-Nelson">JAMN</abbr>, <abbr title="Antonio Núñez">AN</abbr>, <abbr title="Roberto Sarmiento">RS</abbr>, <abbr title="Javier Sosa">JS</abbr>), p. 760.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-PaulusKT.html">DATE-2000-PaulusKT</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Area Optimization of Analog Circuits Considering Matching Constraints (<abbr title="Christian Paulus">CP</abbr>, <abbr title="Ulrich Kleine">UK</abbr>, <abbr title="Roland Thewes">RT</abbr>), p. 738.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-PomeranzR.html">DATE-2000-PomeranzR</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Built-In Generation of Weighted Test Sequences for Synchronous Sequential Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 298–304.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-PomeranzR00a.html">DATE-2000-PomeranzR00a</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Functional Test Generation for Full Scan Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 396–401.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-SchollB.html">DATE-2000-SchollB</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Generation of Multiplexer Circuits for Pass Transistor Logic (<abbr title="Christoph Scholl">CS</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 372–378.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-SchonherrS.html">DATE-2000-SchonherrS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Automatic Equivalence Check of Circuit Descriptions at Clocked Algorithmic and Register Transfer Level (<abbr title="Jens Schönherr">JS</abbr>, <abbr title="Bernd Straube">BS</abbr>), p. 759.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-SchwenckerSGA.html">DATE-2000-SchwenckerSGA</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>The Generalized Boundary Curve-A Common Method for Automatic Nominal Design and Design Centering of Analog Circuits (<abbr title="Robert Schwencker">RS</abbr>, <abbr title="Frank Schenkel">FS</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 42–47.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-Sheehan.html">DATE-2000-Sheehan</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Predicting Coupled Noise in RC Circuits (<abbr title="Bernard N. Sheehan">BNS</abbr>), pp. 517–521.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-VardanianM.html">DATE-2000-VardanianM</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Improving the Error Detection Ability of Concurrent Checkers by Observation Point Insertion in the Circuit Under Check (<abbr title="Valery A. Vardanian">VAV</abbr>, <abbr title="Liana B. Mirzoyan">LBM</abbr>), p. 762.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-WambacqDDEB.html">DATE-2000-WambacqDDEB</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Compact Modeling of Nonlinear Distortion in Analog Communication Circuits (<abbr title="Piet Wambacq">PW</abbr>, <abbr title="Petr Dobrovolný">PD</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Marc Engels">ME</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), pp. 350–354.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2000-KabanetsC.html">STOC-2000-KabanetsC</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Circuit minimization problem (<abbr title="Valentine Kabanets">VK</abbr>, <abbr title="Jin-yi Cai">JyC</abbr>), pp. 73–79.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2000-HeymanGGS.html">CAV-2000-HeymanGGS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/reachability.html" title="reachability">#reachability</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Achieving Scalability in Parallel Reachability Analysis of Very Large Circuits (<abbr title="Tamir Heyman">TH</abbr>, <abbr title="Daniel Geist">DG</abbr>, <abbr title="Orna Grumberg">OG</abbr>, <abbr title="Assaf Schuster">AS</abbr>), pp. 20–35.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2000-KukulaS.html">CAV-2000-KukulaS</a></dt><dd>Building Circuits from Relations (<abbr title="James H. Kukula">JHK</abbr>, <abbr title="Thomas R. Shiple">TRS</abbr>), pp. 113–123.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2000-Yoneda.html">CAV-2000-Yoneda</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>VINAS-P: A Tool for Trace Theoretic Verification of Timed Asynchronous Circuits (<abbr title="Tomohiro Yoneda">TY</abbr>), pp. 572–575.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../CL-2000-AzevedoB.html">CL-2000-AzevedoB</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Modelling Digital Circuits Problems with Set Constraints (<abbr title="Francisco Azevedo">FA</abbr>, <abbr title="Pedro Barahona">PB</abbr>), pp. 414–428.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../CL-2000-JunttilaN.html">CL-2000-JunttilaN</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards an Efficient Tableau Method for Boolean Circuit Satisfiability Checking (<abbr title="Tommi A. Junttila">TAJ</abbr>, <abbr title="Ilkka Niemelä">IN</abbr>), pp. 553–567.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-AntakiSXA.html">DATE-1999-AntakiSXA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Design For Testability Method for CML Digital Circuits (<abbr title="Bernard Antaki">BA</abbr>, <abbr title="Yvon Savaria">YS</abbr>, <abbr title="Nanhan Xiong">NX</abbr>, <abbr title="Saman Adham">SA</abbr>), pp. 360–367.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-CornoRS.html">DATE-1999-CornoRS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Approximate Equivalence Verification of Sequential Circuits via Genetic Algorithms (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>), pp. 754–755.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-CotaCL.html">DATE-1999-CotaCL</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A Method to Diagnose Faults in Linear Analog Circuits using an Adaptive Tester (<abbr title="Érika F. Cota">ÉFC</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Marcelo Lubaszewski">ML</abbr>), pp. 184–188.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-Dewilde.html">DATE-1999-Dewilde</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Large European Programs in Microelectronic System and Circuit Design (<abbr title="Patrick Dewilde">PD</abbr>), p. 734–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-EcklL.html">DATE-1999-EcklL</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Retiming Sequential Circuits with Multiple Register Classes (<abbr title="Klaus Eckl">KE</abbr>, <abbr title="Christian Legl">CL</abbr>), p. 650–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-FavalliM.html">DATE-1999-FavalliM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>On the Design of Self-Checking Functional Units Based on Shannon Circuits (<abbr title="Michele Favalli">MF</abbr>, <abbr title="Cecilia Metra">CM</abbr>), pp. 368–375.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-GomesC.html">DATE-1999-GomesC</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Minimal Length Diagnostic Tests for Analog Circuits using Test History (<abbr title="Alfred V. Gomes">AVG</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 189–194.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-Hsiao.html">DATE-1999-Hsiao</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Peak Power Estimation Using Genetic Spot Optimization for Large VLSI Circuits (<abbr title="Michael S. Hsiao">MSH</abbr>), p. 175–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-HuhnSKL.html">DATE-1999-HuhnSKL</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verifying Imprecisely Working Arithmetic Circuits (<abbr title="Michaela Huhn">MH</abbr>, <abbr title="Klaus Schneider">KS</abbr>, <abbr title="Thomas Kropf">TK</abbr>, <abbr title="George Logothetis">GL</abbr>), p. 65–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-KonijnenburgLG.html">DATE-1999-KonijnenburgLG</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Illegal State Space Identification for Sequential Circuit Test Generation (<abbr title="M. H. Konijnenburg">MHK</abbr>, <abbr title="J. Th. van der Linden">JTvdL</abbr>, <abbr title="A. J. van de Goor">AJvdG</abbr>), pp. 741–746.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-LechnerFRH.html">DATE-1999-LechnerFRH</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>A Digital Partial Built-In Self-Test for a High Performance Automatic Gain Control Circuit  (<abbr title="A. Lechner">AL</abbr>, <abbr title="J. Ferguson">JF</abbr>, <abbr title="Andrew Richardson">AR</abbr>, <abbr title="B. Hermes">BH</abbr>), pp. 232–238.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-LiuPF.html">DATE-1999-LiuPF</a></dt><dd>Minimizing Sensitivity to Delay Variations in High-Performance Synchronous Circuits (<abbr title="Xun Liu">XL</abbr>, <abbr title="Marios C. Papaefthymiou">MCP</abbr>, <abbr title="Eby G. Friedman">EGF</abbr>), pp. 643–649.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-MaamarR.html">DATE-1999-MaamarR</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>ADOLT — An ADaptable On — Line Testing Scheme for VLSI Circuits (<abbr title="A. Maamar">AM</abbr>, <abbr title="G. Russell">GR</abbr>), pp. 770–771.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-Nunez-AldanaV.html">DATE-1999-Nunez-AldanaV</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An Analog Performance Estimator for Improving the Effectiveness of CMOS Analog Systems Circuit Synthesis (<abbr title="Adrián Núñez-Aldana">ANA</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 406–411.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-PapachristouA.html">DATE-1999-PapachristouA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>A Method of Distributed Controller Design for RTL Circuits (<abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Yusuf Alzazeri">YA</abbr>), pp. 774–775.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-RaikU.html">DATE-1999-RaikU</a> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Sequential Circuit Test Generation Using Decision Diagram Models (<abbr title="Jaan Raik">JR</abbr>, <abbr title="Raimund Ubar">RU</abbr>), pp. 736–740.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-RanjanSSB.html">DATE-1999-RanjanSSB</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Using Combinational Verification for Sequential Circuits (<abbr title="Rajeev K. Ranjan">RKR</abbr>, <abbr title="Vigyan Singhal">VS</abbr>, <abbr title="Fabio Somenzi">FS</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 138–144.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-RayaneVN.html">DATE-1999-RayaneVN</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>A One-Bit-Signature BIST for Embedded Operational Amplifiers in Mixed-Signal Circuits Based on the Slew-Rate Detection (<abbr title="Iyad Rayane">IR</abbr>, <abbr title="Jaime Velasco-Medina">JVM</abbr>, <abbr title="Michael Nicolaidis">MN</abbr>), p. 792–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-ReutterR.html">DATE-1999-ReutterR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>An Efficient Reuse System for Digital Circuit Design (<abbr title="Annette Reutter">AR</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 38–43.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-RibasC.html">DATE-1999-RibasC</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Digital MOS Circuit Partitioning with Symbolic Modeling (<abbr title="Lluis Ribas">LR</abbr>, <abbr title="Jordi Carrabina">JC</abbr>), pp. 503–508.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-SchwenckerEGA.html">DATE-1999-SchwenckerEGA</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Automating the Sizing of Analog CMOS Circuits by Consideration of Structural Constraints (<abbr title="Robert Schwencker">RS</abbr>, <abbr title="Josef Eckmueller">JE</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 323–327.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-SilvaSM.html">DATE-1999-SilvaSM</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Algorithms for Solving Boolean Satisfiability in Combinational Circuits (<abbr title="Luís Guerra e Silva">LGeS</abbr>, <abbr title="Luis Miguel Silveira">LMS</abbr>, <abbr title="João P. Marques Silva">JPMS</abbr>), pp. 526–530.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-TanS.html">DATE-1999-TanS</a> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Interpretable Symbolic Small-Signal Characterization of Large Analog Circuits using Determinant Decision Diagrams (<abbr title="Xiang-Dong Tan">XDT</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 448–453.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-YangZ.html">DATE-1999-YangZ</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fast, Robust DC and Transient Fault Simulation for Nonlinear Analog Circuits (<abbr title="Zheng Rong Yang">ZRY</abbr>, <abbr title="Mark Zwolinski">MZ</abbr>), pp. 244–248.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1999-AllenderABDL.html">ICALP-1999-AllenderABDL</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Bounded Depth Arithmetic Circuits: Counting and Closure (<abbr title="Eric Allender">EA</abbr>, <abbr title="Andris Ambainis">AA</abbr>, <abbr title="David A. Mix Barrington">DAMB</abbr>, <abbr title="Samir Datta">SD</abbr>, <abbr title="Huong LeThanh">HL</abbr>), pp. 149–158.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../WIA-1999-SeuringG.html">WIA-1999-SeuringG</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>A Structural Method for Output Compaction of Sequential Automata Implemented as Circuits (<abbr title="Markus Seuring">MS</abbr>, <abbr title="Michael Gössel">MG</abbr>), pp. 158–163.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Catthoor.html">DATE-1998-Catthoor</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Energy-Delay Efficient Data Storage and Transfer Architectures: Circuit Technology versus Design Methodology Solutions (<abbr title="Francky Catthoor">FC</abbr>), pp. 709–714.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Cheng.html">DATE-1998-Cheng</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Removing Multiple Redundancies in Combinational Circuits (<abbr title="David Ihsin Cheng">DIC</abbr>), pp. 738–742.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-DroegeTH.html">DATE-1998-DroegeTH</a></dt><dd>EASY — a System for Computer-Aided Examination of Analog Circuits (<abbr title="G. Droege">GD</abbr>, <abbr title="M. Thole">MT</abbr>, <abbr title="Ernst-Helmut Horneber">EHH</abbr>), pp. 644–648.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-EckmuellerGG.html">DATE-1998-EckmuellerGG</a></dt><dd>Hierarchical Characterization of Analog Integrated CMOS Circuits (<abbr title="Josef Eckmueller">JE</abbr>, <abbr title="Martin Groepl">MG</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>), pp. 636–643.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-FreundF.html">DATE-1998-FreundF</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Reduced-Order Modeling of Large Linear Passive Multi-Terminal Circuits Using Matrix-Pade Approximation (<abbr title="Roland W. Freund">RWF</abbr>, <abbr title="Peter Feldmann">PF</abbr>), pp. 530–537.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-GhoshKBH.html">DATE-1998-GhoshKBH</a> <span class="tag"><a href="../tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="../tag/invariant.html" title="invariant">#invariant</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Wiring Signature-Invariant Equivalence Class Circuit Mutants and Applications to Benchmarking (<abbr title="Debabrata Ghosh">DG</abbr>, <abbr title="Nevin Kapur">NK</abbr>, <abbr title="Franc Brglez">FB</abbr>, <abbr title="Justin E. Harlow III">JEHI</abbr>), pp. 656–663.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-GuoPR.html">DATE-1998-GuoPR</a> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Procedures for Static Compaction of Test Sequences for Synchronous Sequential Circuits Based on Vector Restoration (<abbr title="Ruifeng Guo">RG</abbr>, <abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 583–587.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-HedrichB.html">DATE-1998-HedrichB</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Formal Approach to Verification of Linear Analog Circuits with Parameter Tolerances (<abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 649–654.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-HsiaoC.html">DATE-1998-HsiaoC</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span></dt><dd>State Relaxation Based Subsequence Removal for Fast Static Compaction in Sequential Circuits (<abbr title="Michael S. Hsiao">MSH</abbr>, <abbr title="Srimat T. Chakradhar">STC</abbr>), pp. 577–582.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-JiangC.html">DATE-1998-JiangC</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Exact and Approximate Estimation for Maximum Instantaneous Current of CMOS Circuits (<abbr title="Yi-Min Jiang">YMJ</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 698–702.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-KhouriLJ.html">DATE-1998-KhouriLJ</a> <span class="tag"><a href="../tag/control%20flow.html" title="control flow">#control flow</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>IMPACT: A High-Level Synthesis System for Low Power Control-Flow Intensive Circuits (<abbr title="Kamal S. Khouri">KSK</abbr>, <abbr title="Ganesh Lakshminarayana">GL</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 848–854.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-KimuraI.html">DATE-1998-KimuraI</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A Unified Technique for PCB/MCM Design by Combining Electromagnetic Field Analysis with Circuit Simulator (<abbr title="Hideaki Kimura">HK</abbr>, <abbr title="Norihito Iyenaga">NI</abbr>), pp. 951–952.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-KoegstGCW.html">DATE-1998-KoegstGCW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>A Systematic Analysis of Reuse Strategies for Design of Electronic Circuits (<abbr title="Manfred Koegst">MK</abbr>, <abbr title="Dieter Garte">DG</abbr>, <abbr title="Peter Conradi">PC</abbr>, <abbr title="Michael G. Wahl">MGW</abbr>), pp. 292–296.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-MaheshwariS.html">DATE-1998-MaheshwariS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Efficient Minarea Retiming of Large Level-Clocked Circuits (<abbr title="Naresh Maheshwari">NM</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 840–845.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-PomeranzR98a.html">DATE-1998-PomeranzR98a</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Design-for-Testability for Synchronous Sequential Circuits using Locally Available Lines (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 983–984.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-PrietoRGPHR.html">DATE-1998-PrietoRGPHR</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An Approach to Realistic Fault Prediction and Layout Design for Testability in Analog Circuits (<abbr title="Juan A. Prieto">JAP</abbr>, <abbr title="Adoración Rueda">AR</abbr>, <abbr title="Ian A. Grout">IAG</abbr>, <abbr title="Eduardo J. Peralías">EJP</abbr>, <abbr title="José L. Huertas">JLH</abbr>, <abbr title="Andrew M. D. Richardson">AMDR</abbr>), pp. 905–909.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-PullelaPDV.html">DATE-1998-PullelaPDV</a></dt><dd>CMOS Combinational Circuit Sizing by Stage-wise Tapering (<abbr title="Satyamurthy Pullela">SP</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Abhijit Dharchoudhury">AD</abbr>, <abbr title="Gopal Vija">GV</abbr>), pp. 985–986.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-RenovellAB.html">DATE-1998-RenovellAB</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Optimized Implementations of the Multi-Configuration DFT Technique for Analog Circuits (<abbr title="Michel Renovell">MR</abbr>, <abbr title="Florence Azaïs">FA</abbr>, <abbr title="Yves Bertrand">YB</abbr>), pp. 815–821.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-RibasC.html">DATE-1998-RibasC</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>On the Reuse of Symbolic Simulation Results for Incremental Equivalence Verification of Switch-Level Circuits (<abbr title="Lluis Ribas">LR</abbr>, <abbr title="Jordi Carrabina">JC</abbr>), pp. 624–629.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-RudnickVECPR.html">DATE-1998-RudnickVECPR</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast Sequential Circuit Test Generation Using High-Level and Gate-Level Techniques (<abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="Roberto Vietti">RV</abbr>, <abbr title="Akilah Ellis">AE</abbr>, <abbr title="Fulvio Corno">FC</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 570–576.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-TianS.html">DATE-1998-TianS</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient DC Fault Simulation of Nonlinear Analog Circuits (<abbr title="Michael W. Tian">MWT</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 899–904.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Velasco-MedinaCN.html">DATE-1998-Velasco-MedinaCN</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/injection.html" title="injection">#injection</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fault Detection for Linear Analog Circuits Using Current Injection (<abbr title="Jaime Velasco-Medina">JVM</abbr>, <abbr title="Th. Calin">TC</abbr>, <abbr title="Michael Nicolaidis">MN</abbr>), pp. 987–988.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-WangV.html">DATE-1998-WangV</a> <span class="tag"><a href="../tag/data-driven.html" title="data-driven">#data-driven</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Data Driven Power Optimization of Sequential Circuits (<abbr title="Qi Wang">QW</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), pp. 686–691.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1998-AharonovKN.html">STOC-1998-AharonovKN</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Quantum Circuits with Mixed States (<abbr title="Dorit Aharonov">DA</abbr>, <abbr title="Alexei Kitaev">AK</abbr>, <abbr title="Noam Nisan">NN</abbr>), pp. 20–30.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1998-ColeMHMRSSV.html">STOC-1998-ColeMHMRSSV</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Randomized Protocols for Low Congestion Circuit Routing in Multistage Interconnection Networks (<abbr title="Richard Cole">RC</abbr>, <abbr title="Bruce M. Maggs">BMM</abbr>, <abbr title="Friedhelm Meyer auf der Heide">FMadH</abbr>, <abbr title="Michael Mitzenmacher">MM</abbr>, <abbr title="Andréa W. Richa">AWR</abbr>, <abbr title="Klaus Schröder">KS</abbr>, <abbr title="Ramesh K. Sitaraman">RKS</abbr>, <abbr title="Berthold Vöcking">BV</abbr>), pp. 378–388.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1998-GrigorievK.html">STOC-1998-GrigorievK</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/exponential.html" title="exponential">#exponential</a></span></dt><dd>An Exponential Lower Bound for Depth 3 Arithmetic Circuits (<abbr title="Dima Grigoriev">DG</abbr>, <abbr title="Marek Karpinski">MK</abbr>), pp. 577–582.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1998-Grolmusz.html">ICALP-1998-Grolmusz</a></dt><dd>A Degree-Decreasing Lemma for (MOD q — MOD p) Circuits (<abbr title="Vince Grolmusz">VG</abbr>), pp. 215–222.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1998-LagunovskyAK.html">ICPR-1998-LagunovskyAK</a> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span> <span class="tag"><a href="../tag/reverse%20engineering.html" title="reverse engineering">#reverse engineering</a></span></dt><dd>Recognition of integrated circuit images in reverse engineering (<abbr title="Dmitry Lagunovsky">DL</abbr>, <abbr title="Sergey Ablameyko">SA</abbr>, <abbr title="M. Kutas">MK</abbr>), pp. 1640–1642.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-1998-JohannsenP.html">LICS-1998-JohannsenP</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span></dt><dd>On Proofs about Threshold Circuits and Counting Hierarchies (<abbr title="Jan Johannsen">JJ</abbr>, <abbr title="Chris Pollett">CP</abbr>), pp. 444–452.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-ChoiH.html">EDTC-1997-ChoiH</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Improving the accuracy of support-set finding method for power estimation of combinational circuits (<abbr title="Hoon Choi">HC</abbr>, <abbr title="Seung Ho Hwang">SHH</abbr>), pp. 526–530.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-CornoPRR.html">EDTC-1997-CornoPRR</a> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>New static compaction techniques of test sequences for sequential circuits (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Maurizio Rebaudengo">MR</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 37–43.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-CortadellaKKLY.html">EDTC-1997-CortadellaKKLY</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span></dt><dd>Technology mapping of speed-independent circuits based on combinational decomposition and resynthesis (<abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>, <abbr title="Alex Kondratyev">AK</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 98–105.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-DargelasGB.html">EDTC-1997-DargelasGB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MOSAIC: a multiple-strategy oriented sequential ATPG for integrated circuits (<abbr title="A. Dargelas">AD</abbr>, <abbr title="C. Gauthron">CG</abbr>, <abbr title="Yves Bertrand">YB</abbr>), pp. 29–36.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-DrechslerHSHB.html">EDTC-1997-DrechslerHSHB</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testability of 2-level AND/EXOR circuits (<abbr title="Rolf Drechsler">RD</abbr>, <abbr title="Harry Hengster">HH</abbr>, <abbr title="Horst Schäfer">HS</abbr>, <abbr title="Joachim Hartmann">JH</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 548–553.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-Garcia-VargasGFR.html">EDTC-1997-Garcia-VargasGFR</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>An algorithm for numerical reference generation in symbolic analysis of large analog circuits (<abbr title="Ignacio Garcia-Vargas">IGV</abbr>, <abbr title="Mariano Galan">MG</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 395–399.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-GavrilovGRBJV.html">EDTC-1997-GavrilovGRBJV</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast power loss calculation for digital static CMOS circuits (<abbr title="Sergey Gavrilov">SG</abbr>, <abbr title="Alexey Glebov">AG</abbr>, <abbr title="S. Rusakov">SR</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Larry G. Jones">LGJ</abbr>, <abbr title="Gopalakrishnan Vijayan">GV</abbr>), pp. 411–415.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-HsiaoRP.html">EDTC-1997-HsiaoRP</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/traversal.html" title="traversal">#traversal</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Sequential circuit test generation using dynamic state traversal (<abbr title="Michael S. Hsiao">MSH</abbr>, <abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 22–28.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-IhsD.html">EDTC-1997-IhsD</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Test synthesis for DC test of switched-capacitors circuits (<abbr title="Hassan Ihs">HI</abbr>, <abbr title="Christian Dufaza">CD</abbr>), p. 616.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-IwamaHKS.html">EDTC-1997-IwamaHKS</a> <span class="tag"><a href="../tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Random benchmark circuits with controlled attributes (<abbr title="Kazuo Iwama">KI</abbr>, <abbr title="Kensuke Hino">KH</abbr>, <abbr title="Hiroyuki Kurokawa">HK</abbr>, <abbr title="Sunao Sawada">SS</abbr>), pp. 90–97.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-ManichF.html">EDTC-1997-ManichF</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Maximizing the weighted switching activity in combinational CMOS circuits under the variable delay model (<abbr title="Salvador Manich">SM</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 597–602.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-SaxenaNH.html">EDTC-1997-SaxenaNH</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/monte%20carlo.html" title="monte carlo">#monte carlo</a></span></dt><dd>Monte-Carlo approach for power estimation in sequential circuits (<abbr title="Vikram Saxena">VS</abbr>, <abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 416–420.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-SchaumontVREB.html">EDTC-1997-SchaumontVREB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of multi-rate and variable rate circuits for high speed telecommunications applications (<abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Serge Vernalde">SV</abbr>, <abbr title="Luc Rijnders">LR</abbr>, <abbr title="Marc Engels">ME</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), pp. 542–546.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-StopjakovaM.html">EDTC-1997-StopjakovaM</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>CCII+ current conveyor based BIC monitor for IDDQ testing of complex CMOS circuits (<abbr title="Viera Stopjaková">VS</abbr>, <abbr title="Hans A. R. Manhaeve">HARM</abbr>), pp. 266–270.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-TsengS.html">EDTC-1997-TsengS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A gridless multi-layer router for standard cell circuits using CTM cells (<abbr title="Hsiao-Ping Tseng">HPT</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 319–326.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-WahbaB.html">EDTC-1997-WahbaB</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Connection error location and correction in combinational circuits (<abbr title="Ayman M. Wahba">AMW</abbr>, <abbr title="Dominique Borrione">DB</abbr>), pp. 235–241.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-WalkerG97a.html">EDTC-1997-WalkerG97a</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Exploiting temporal independence in distributed preemptive circuit simulation (<abbr title="Peter Walker">PW</abbr>, <abbr title="Sumit Ghosh">SG</abbr>), pp. 378–382.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1997-ImpagliazzoW.html">STOC-1997-ImpagliazzoW</a> <span class="tag"><a href="../tag/exponential.html" title="exponential">#exponential</a></span></dt><dd>P = BPP if E Requires Exponential Circuits: Derandomizing the XOR Lemma (<abbr title="Russell Impagliazzo">RI</abbr>, <abbr title="Avi Wigderson">AW</abbr>), pp. 220–229.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1997-McCuaigRST.html">STOC-1997-McCuaigRST</a></dt><dd>Permanents, Pfaffian Orientations, and Even Directed Circuits (Extended Abstract) (<abbr title="William McCuaig">WM</abbr>, <abbr title="Neil Robertson">NR</abbr>, <abbr title="Paul D. Seymour">PDS</abbr>, <abbr title="Robin Thomas">RT</abbr>), pp. 402–405.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1997-PaturiSZ.html">STOC-1997-PaturiSZ</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/exponential.html" title="exponential">#exponential</a></span></dt><dd>Exponential Lower Bounds for Depth 3 Boolean Circuits (<abbr title="Ramamohan Paturi">RP</abbr>, <abbr title="Michael E. Saks">MES</abbr>, <abbr title="Francis Zane">FZ</abbr>), pp. 86–91.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1997-CornoPRR.html">SAC-1997-CornoPRR</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SAARA: a simulated annealing algorithm for test pattern generation for digital circuits (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Maurizio Rebaudengo">MR</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 228–232.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1997-MoonLK.html">SAC-1997-MoonLK</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>Genetic VLSI circuit partitioning with two-dimensional geographic crossover and zigzag mapping (<abbr title="Byung Ro Moon">BRM</abbr>, <abbr title="Yoon-Sik Lee">YSL</abbr>, <abbr title="Chun-Kyung Kim">CKK</abbr>), pp. 274–278.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1997-PandeyB.html">CAV-1997-PandeyB</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Exploiting Symmetry When Verifying Transitor-Level Circuits by Symbolic Trajectory Evaluation (<abbr title="Manish Pandey">MP</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 244–255.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-1996-Margaria.html">TACAS-1996-Margaria</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Fully Automatic Verifcation and Error Detection for Parameterized Iterative Sequential Circuits (<abbr title="Tiziana Margaria-Steffen">TMS</abbr>), pp. 258–277.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1996-BartalFL.html">STOC-1996-BartalFL</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Lower Bounds for On-line Graph Problems with Application to On-line Circuit and Optical Routing (<abbr title="Yair Bartal">YB</abbr>, <abbr title="Amos Fiat">AF</abbr>, <abbr title="Stefano Leonardi">SL</abbr>), pp. 531–540.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1996-ChaudhuriR.html">STOC-1996-ChaudhuriR</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/strict.html" title="strict">#strict</a></span></dt><dd>Deterministic Restrictions in Circuit Complexity (<abbr title="Shiva Chaudhuri">SC</abbr>, <abbr title="Jaikumar Radhakrishnan">JR</abbr>), pp. 30–36.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1996-KushilevitzOR.html">STOC-1996-KushilevitzOR</a> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/privacy.html" title="privacy">#privacy</a></span></dt><dd>Characterizing Linear Size Circuits in Terms of Privacy (<abbr title="Eyal Kushilevitz">EK</abbr>, <abbr title="Rafail Ostrovsky">RO</abbr>, <abbr title="Adi Rosén">AR</abbr>), pp. 541–550.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1996-Fujita.html">CAV-1996-Fujita</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of Arithmetic Circuits by Comparing Two Similar Circuits (<abbr title="Masahiro Fujita">MF</abbr>), pp. 159–168.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1996-KapurS.html">CAV-1996-KapurS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/product%20line.html" title="product line">#product line</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Mechanically Verifying a Family of Multiplier Circuits (<abbr title="Deepak Kapur">DK</abbr>, <abbr title="Mahadevan Subramaniam">MS</abbr>), pp. 135–146.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/csl.png" alt="CSL"/><a href="../CSL-1996-Otto.html">CSL-1996-Otto</a> <span class="tag"><a href="../tag/invariant.html" title="invariant">#invariant</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>The Logic of Explicitly Presentation-Invariant Circuits (<abbr title="Martin Otto">MO</abbr>), pp. 369–384.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1995-BealsNT.html">STOC-1995-BealsNT</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span></dt><dd>More on the complexity of negation-limited circuits (<abbr title="Robert Beals">RB</abbr>, <abbr title="Tetsuro Nishino">TN</abbr>, <abbr title="Keisuke Tanaka">KT</abbr>), pp. 585–595.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1995-GoldmannH.html">STOC-1995-GoldmannH</a></dt><dd>Monotone circuits for connectivity have depth (log n)2-o(1) (Extended Abstract) (<abbr title="Mikael Goldmann">MG</abbr>, <abbr title="Johan Håstad">JH</abbr>), pp. 569–574.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1995-KoblerW.html">ICALP-1995-KoblerW</a></dt><dd>New Collapse Consequences of NP Having Small Circuits (<abbr title="Johannes Köbler">JK</abbr>, <abbr title="Osamu Watanabe">OW</abbr>), pp. 196–207.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-1995-Lang95a.html">ICML-1995-Lang95a</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Hill Climbing Beats Genetic Search on a Boolean Circuit Synthesis Problem of Koza’s (<abbr title="Kevin J. Lang">KJL</abbr>), pp. 340–343.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1995-Bryant.html">CAV-1995-Bryant</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Multipliers and Dividers: Insights on Arithmetic Circuits Verification (Extended Abstract) (<abbr title="Randal E. Bryant">REB</abbr>), pp. 1–3.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1995-McMillan.html">CAV-1995-McMillan</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Trace Theoretic Verification of Asynchronous Circuits Using Unfoldings (<abbr title="Kenneth L. McMillan">KLM</abbr>), pp. 180–195.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-AbderrahmanKS.html">EDAC-1994-AbderrahmanKS</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Estimation of Simultaneous Switching Power and Ground Noise of Static CMOS Combinational Circuits (<abbr title="Abdessatar Abderrahman">AA</abbr>, <abbr title="Bozena Kaminska">BK</abbr>, <abbr title="Yvon Savaria">YS</abbr>), p. 658.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-BaharCHMS.html">EDAC-1994-BaharCHMS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Timing Analysis of Combinational Circuits using ADD’s (<abbr title="R. Iris Bahar">RIB</abbr>, <abbr title="Hyunwoo Cho">HC</abbr>, <abbr title="Gary D. Hachtel">GDH</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 625–629.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-BeckerD.html">EDAC-1994-BeckerD</a> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testability of Circuits Derived from Functional Decision Diagrams (<abbr title="Bernd Becker">BB</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), p. 667.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-BrashearMOPM.html">EDAC-1994-BrashearMOPM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Predicting Circuit Performance Using Circuit-level Statistical Timing Analysis (<abbr title="Ronn B. Brashear">RBB</abbr>, <abbr title="Noel Menezes">NM</abbr>, <abbr title="Chanhee Oh">CO</abbr>, <abbr title="Lawrence T. Pillage">LTP</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>), pp. 332–337.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-BurgunDGPS.html">EDAC-1994-BurgunDGPS</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Multilevel Logic Synthesis of Very High Complexity Circuits (<abbr title="Luc Burgun">LB</abbr>, <abbr title="N. Dictus">ND</abbr>, <abbr title="Alain Greiner">AG</abbr>, <abbr title="E. Pradho">EP</abbr>, <abbr title="C. Sarwary">CS</abbr>), p. 669.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-DongenR.html">EDAC-1994-DongenR</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Advanced Analog Circuit Design on a Digital Sea-of-Gates Array (<abbr title="R. van Dongen">RvD</abbr>, <abbr title="V. Rikkink">VR</abbr>), pp. 70–74.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-FrosslK.html">EDAC-1994-FrosslK</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A New Model to Uniformly Represent the Function and Timing of MOS Circuits and its Application to VHDL Simulation (<abbr title="Jürgen Frößl">JF</abbr>, <abbr title="Thomas Kropf">TK</abbr>), pp. 343–348.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-FummiSS.html">EDAC-1994-FummiSS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A Functional Approach to Delay Faults Test Generation for Sequential Circuits (<abbr title="Franco Fummi">FF</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Micaela Serra">MS</abbr>), pp. 51–57.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-GaiMR.html">EDAC-1994-GaiMR</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>TORSIM: An Efficient Fault Simulator for Synchronous Sequential Circuits (<abbr title="Silvano Gai">SG</abbr>, <abbr title="Pier Luca Montessoro">PLM</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 46–50.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-GhatrajuAM.html">EDAC-1994-GhatrajuAM</a> <span class="tag"><a href="../tag/fixpoint.html" title="fixpoint">#fixpoint</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High-Level Synthesis of Digital Circuits by Finding Fixpoints (<abbr title="Lakshmikanth Ghatraju">LG</abbr>, <abbr title="Mostafa H. Abd-El-Barr">MHAEB</abbr>, <abbr title="Carl McCrosky">CM</abbr>), pp. 94–98.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-IsernF.html">EDAC-1994-IsernF</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Test of Bridging Faults in Scan-based Sequential Circuits (<abbr title="Eugeni Isern">EI</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 366–370.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-KeM.html">EDAC-1994-KeM</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Delay-Verifiable Two-Level Circuits (<abbr title="Wuudiann Ke">WK</abbr>, <abbr title="Premachandran R. Menon">PRM</abbr>), pp. 297–301.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-LinKL.html">EDAC-1994-LinKL</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Direct Synthesis of Hazard-Free Asynchronous Circuits from STGs Based on Lock Relation and BG-Decomposition Approach (<abbr title="Kuan-Jen Lin">KJL</abbr>, <abbr title="Jih-Wen Kuo">JWK</abbr>, <abbr title="Chen-Shang Lin">CSL</abbr>), pp. 178–183.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-MichaelsS.html">EDAC-1994-MichaelsS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Variable Accuracy Device Modeling for Event-Driven Circuit Simulation (<abbr title="Kimon W. Michaels">KWM</abbr>, <abbr title="Andrzej J. Strojwas">AJS</abbr>), pp. 557–561.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-Rodriguez-MontanesF.html">EDAC-1994-Rodriguez-MontanesF</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Analysis of Bridging Defects in Sequential CMOS Circuits and their Current Testability (<abbr title="Rosa Rodríguez-Montañés">RRM</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 356–360.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-RudnickHSP.html">EDAC-1994-RudnickHSP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Application of Simple Genetic Algorithms to Sequential Circuit Test Generation (<abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="John G. Holm">JGH</abbr>, <abbr title="Daniel G. Saab">DGS</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 40–45.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-SchneiderKK.html">EDAC-1994-SchneiderKK</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Control Path Oriented Verification of Sequential Generic Circuits with Control and Data Path (<abbr title="Klaus Schneider">KS</abbr>, <abbr title="Thomas Kropf">TK</abbr>, <abbr title="Ramayya Kumar">RK</abbr>), pp. 648–652.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-Stroele.html">EDAC-1994-Stroele</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Signature Analysis for Sequential Circuits with Reset (<abbr title="Albrecht P. Stroele">APS</abbr>), pp. 113–118.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-WangD.html">EDAC-1994-WangD</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>An Efficient Yield Optimization Method Using A Two Step Linear Approximation of Circuit Performance (<abbr title="Zhihua Wang">ZW</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), pp. 567–571.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-WangFF.html">EDAC-1994-WangFF</a></dt><dd>An Accurate Time-Domain Current Waveform Simulator for VLSI Circuits (<abbr title="Jyh-Herng Wang">JHW</abbr>, <abbr title="Jen-Teng Fan">JTF</abbr>, <abbr title="Wu-Shiung Feng">WSF</abbr>), pp. 562–566.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-WuLCL.html">EDAC-1994-WuLCL</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Distributed Fault Simulation for Sequential Circuits by Pattern Partitioning (<abbr title="Wen Ching Wu">WCW</abbr>, <abbr title="Chung-Len Lee">CLL</abbr>, <abbr title="Jwu E. Chen">JEC</abbr>, <abbr title="Won Yih Lin">WYL</abbr>), p. 661.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1994-Grolmusz.html">STOC-1994-Grolmusz</a></dt><dd>A weight-size trade-off for circuits with MOD m gates (<abbr title="Vince Grolmusz">VG</abbr>), pp. 68–74.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1994-JakobyRS.html">STOC-1994-JakobyRS</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span></dt><dd>Circuit complexity: from the worst case to the average case (<abbr title="Andreas Jakoby">AJ</abbr>, <abbr title="Rüdiger Reischuk">RR</abbr>, <abbr title="Christian Schindelhauer">CS</abbr>), pp. 58–67.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1994-KrauseP.html">STOC-1994-KrauseP</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/power%20of.html" title="power of">#power of</a></span></dt><dd>On the computational power of depth 2 circuits with threshold and modulo gates (<abbr title="Matthias Krause">MK</abbr>, <abbr title="Pavel Pudlák">PP</abbr>), pp. 48–57.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1994-RokickiM.html">CAV-1994-RokickiM</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic Verification of Timed Circuits (<abbr title="Tomas Rokicki">TR</abbr>, <abbr title="Chris J. Myers">CJM</abbr>), pp. 468–480.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-1994-BrownH.html">LICS-1994-BrownH</a> <span class="tag"><a href="../tag/category%20theory.html" title="category theory">#category theory</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Categories, Allegories and Circuit Design (<abbr title="Carolyn Brown">CB</abbr>, <abbr title="Graham Hutton">GH</abbr>), pp. 372–381.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1993-AgrawalAV.html">HPDC-1993-AgrawalAV</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Test Pattern Generation for Sequential Circuits on a Network of Workstations (<abbr title="Prathima Agrawal">PA</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Joan Villoldo">JV</abbr>), pp. 114–120.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-AllenderJ.html">STOC-1993-AllenderJ</a> <span class="tag"><a href="../tag/commutative.html" title="commutative">#commutative</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Depth reduction for noncommutative arithmetic circuits (<abbr title="Eric Allender">EA</abbr>, <abbr title="Jia Jiao">JJ</abbr>), pp. 515–522.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-AspnesAFPW.html">STOC-1993-AspnesAFPW</a> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>On-line load balancing with applications to machine scheduling and virtual circuit routing (<abbr title="James Aspnes">JA</abbr>, <abbr title="Yossi Azar">YA</abbr>, <abbr title="Amos Fiat">AF</abbr>, <abbr title="Serge A. Plotkin">SAP</abbr>, <abbr title="Orli Waarts">OW</abbr>), pp. 623–631.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-GoldmannK.html">STOC-1993-GoldmannK</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulating threshold circuits by majority circuits (<abbr title="Mikael Goldmann">MG</abbr>, <abbr title="Marek Karpinski">MK</abbr>), pp. 551–560.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-ImpagliazzoPS.html">STOC-1993-ImpagliazzoPS</a></dt><dd>Size-depth trade-offs for threshold circuits (<abbr title="Russell Impagliazzo">RI</abbr>, <abbr title="Ramamohan Paturi">RP</abbr>, <abbr title="Michael E. Saks">MES</abbr>), pp. 541–550.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-KarchmerW.html">STOC-1993-KarchmerW</a> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span></dt><dd>Characterizing non-deterministic circuit size (<abbr title="Mauricio Karchmer">MK</abbr>, <abbr title="Avi Wigderson">AW</abbr>), pp. 532–540.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-PudlakR.html">STOC-1993-PudlakR</a></dt><dd>Modified ranks of tensors and the size of circuits (<abbr title="Pavel Pudlák">PP</abbr>, <abbr title="Vojtech Rödl">VR</abbr>), pp. 523–531.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-SHI-1993-TakeguchiTO.html">HCI-SHI-1993-TakeguchiTO</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/information%20management.html" title="information management">#information management</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Knowledge Representation for Large Scale Integrated Circuit Failure Analysis (<abbr title="Yuko Takeguchi">YT</abbr>, <abbr title="Takashi Torii">TT</abbr>, <abbr title="Shinichi Okabe">SO</abbr>), pp. 92–97.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-1993-BombanaBCFSZ.html">SEKE-1993-BombanaBCFSZ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An Expert Solution to Functional Testability Analysis of VLSI Circuits (<abbr title="Massimo Bombana">MB</abbr>, <abbr title="Giacomo Buonanno">GB</abbr>, <abbr title="Patrizia Cavalloro">PC</abbr>, <abbr title="Fabrizio Ferrandi">FF</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Giuseppe Zaza">GZ</abbr>), pp. 263–265.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1993-GuptaF.html">CAV-1993-GuptaF</a> <span class="tag"><a href="../tag/induction.html" title="induction">#induction</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Parametric Circuit Representation Using Inductive Boolean Functions (<abbr title="Aarti Gupta">AG</abbr>, <abbr title="Allan L. Fisher">ALF</abbr>), pp. 15–28.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1992-PatersonZ.html">STOC-1992-PatersonZ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Shallow Multiplication Circuits and Wise Financial Investments (<abbr title="Mike Paterson">MP</abbr>, <abbr title="Uri Zwick">UZ</abbr>), pp. 429–437.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1992-Straubing.html">ICALP-1992-Straubing</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/first-order.html" title="first-order">#first-order</a></span> <span class="tag"><a href="../tag/power%20of.html" title="power of">#power of</a></span></dt><dd>Circuit Complexity and the Expressive Power of Generalized First-Order Formulas (<abbr title="Howard Straubing">HS</abbr>), pp. 16–27.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1992-JainKG.html">CAV-1992-JainKG</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Towards a Verification Technique for Large Synchronous Circuits (<abbr title="Prabhat Jain">PJ</abbr>, <abbr title="Prabhakar Kudva">PK</abbr>, <abbr title="Ganesh Gopalakrishnan">GG</abbr>), pp. 109–122.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1992-McMillan.html">CAV-1992-McMillan</a> <span class="tag"><a href="../tag/explosion.html" title="explosion">#explosion</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Using Unfoldings to Avoid the State Explosion Problem in the Verification of Asynchronous Circuits (<abbr title="Kenneth L. McMillan">KLM</abbr>), pp. 164–177.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1991-Goldschlag.html">CAV-1991-Goldschlag</a> <span class="tag"><a href="../tag/liveness.html" title="liveness">#liveness</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Mechanically Verifying Safety and Liveness Properties of Delay Insensitive Circuits (<abbr title="David M. Goldschlag">DMG</abbr>), pp. 354–364.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ISLP-1991-FilkornSTW.html">ISLP-1991-FilkornSTW</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Experiences from a Large Industrial Circuit Design Application (<abbr title="Thomas Filkorn">TF</abbr>, <abbr title="Richard Schmid">RS</abbr>, <abbr title="Erik Tidén">ET</abbr>, <abbr title="Peter Warkentin">PW</abbr>), pp. 581–595.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1990-RazW.html">STOC-1990-RazW</a> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>Monotone Circuits for Matching Require Linear Depth (<abbr title="Ran Raz">RR</abbr>, <abbr title="Avi Wigderson">AW</abbr>), pp. 287–292.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1990-Szegedy.html">STOC-1990-Szegedy</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Functions with Bounded Symmetric Communication Complexity and Circuits with mod m Gates (<abbr title="Mario Szegedy">MS</abbr>), pp. 278–286.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1990-BryantS.html">CAV-1990-BryantS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of Digital Circuits Using Symbolic Ternary System Models (<abbr title="Randal E. Bryant">REB</abbr>, <abbr title="Carl-Johan H. Seger">CJHS</abbr>), pp. 33–43.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1990-CamuratiGPR.html">CAV-1990-CamuratiGPR</a> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>The Use of Model Checking in ATPG for Sequential Circuits (<abbr title="Paolo Camurati">PC</abbr>, <abbr title="Marco Gilli">MG</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 86–95.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1990-JosephsU.html">CAV-1990-JosephsU</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span></dt><dd>An Algebra for Delay-Insensitive Circuits (<abbr title="Mark B. Josephs">MBJ</abbr>, <abbr title="Jan Tijmen Udding">JTU</abbr>), pp. 343–352.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1989-ReifT.html">STOC-1989-ReifT</a> <span class="tag"><a href="../tag/integer.html" title="integer">#integer</a></span></dt><dd>Optimal Size Integer Division Circuits (<abbr title="John H. Reif">JHR</abbr>, <abbr title="Stephen R. Tate">SRT</abbr>), pp. 264–273.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1989-Yao.html">STOC-1989-Yao</a></dt><dd>Circuits and Local Computation (<abbr title="Andrew Chi-Chih Yao">ACCY</abbr>), pp. 186–196.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1989-McKenzieT.html">ICALP-1989-McKenzieT</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span></dt><dd>Automata Theory Meets Circuit Complexity (<abbr title="Pierre McKenzie">PM</abbr>, <abbr title="Denis Thérien">DT</abbr>), pp. 589–602.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1988-AggarwalCR.html">STOC-1988-AggarwalCR</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy Consumption in VLSI Circuits (Preliminary Version) (<abbr title="Alok Aggarwal">AA</abbr>, <abbr title="Ashok K. Chandra">AKC</abbr>, <abbr title="Prabhakar Raghavan">PR</abbr>), pp. 205–216.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1988-KarchmerW.html">STOC-1988-KarchmerW</a></dt><dd>Monotone Circuits for Connectivity Require Super-logarithmic Depth (<abbr title="Mauricio Karchmer">MK</abbr>, <abbr title="Avi Wigderson">AW</abbr>), pp. 539–550.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1988-RudichB.html">ICALP-1988-RudichB</a> <span class="tag"><a href="../tag/morphism.html" title="morphism">#morphism</a></span> <span class="tag"><a href="../tag/transitive.html" title="transitive">#transitive</a></span></dt><dd>Optimal Circuits and Transitive Automorphism Groups (<abbr title="Steven Rudich">SR</abbr>, <abbr title="Leonard Berman">LB</abbr>), pp. 516–524.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-1988-HoareG.html">LICS-1988-HoareG</a> <span class="tag"><a href="../tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Partial Correctness of C-MOS Switching Circuits: An Exercise in Applied Logic (<abbr title="Charles Antony Richard Hoare">CARH</abbr>, <abbr title="Michael J. C. Gordon">MJCG</abbr>), pp. 28–36.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1987-MillerT.html">STOC-1987-MillerT</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Dynamic Parallel Complexity of Computational Circuits (<abbr title="Gary L. Miller">GLM</abbr>, <abbr title="Shang-Hua Teng">SHT</abbr>), pp. 254–263.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1987-Smolensky.html">STOC-1987-Smolensky</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span></dt><dd>Algebraic Methods in the Theory of Lower Bounds for Boolean Circuit Complexity (<abbr title="Roman Smolensky">RS</abbr>), pp. 77–82.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1986-Hastad.html">STOC-1986-Hastad</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Almost Optimal Lower Bounds for Small Depth Circuits (<abbr title="Johan Håstad">JH</abbr>), pp. 6–20.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1986-Siegel.html">STOC-1986-Siegel</a> <span class="tag"><a href="../tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span></dt><dd>Aspects of Information Flow in VLSI Circuits (Extended Abstract) (<abbr title="Alan Siegel">AS</abbr>), pp. 448–459.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-1986-Gupta86.html">ICLP-1986-Gupta86</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>Test-pattern Generation for VLSI Circuits in a Prolog Environment (<abbr title="Rajiv Gupta">RG</abbr>), pp. 528–535.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1985-AnantharamanCFM.html">POPL-1985-AnantharamanCFM</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Compiling Path Expressions into VLSI Circuits (<abbr title="Thomas S. Anantharaman">TSA</abbr>, <abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="Michael J. Foster">MJF</abbr>, <abbr title="Bud Mishra">BM</abbr>), pp. 191–204.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1984-Alt.html">STOC-1984-Alt</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span></dt><dd>Comparison of Arithmetic Functions with Respect to Boolean Circuit Depth (Extended Abstract) (<abbr title="Helmut Alt">HA</abbr>), pp. 466–470.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1984-AwerbuchIS.html">STOC-1984-AwerbuchIS</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Finding Euler Circuits in Logarithmic Parallel Time (<abbr title="Baruch Awerbuch">BA</abbr>, <abbr title="Amos Israeli">AI</abbr>, <abbr title="Yossi Shiloach">YS</abbr>), pp. 249–257.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1984-Boppana.html">STOC-1984-Boppana</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Threshold Functions and Bounded Depth Monotone Circuits (<abbr title="Ravi B. Boppana">RBB</abbr>), pp. 475–479.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1984-Jung.html">ICALP-1984-Jung</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>On Probabilistic Tape Complexity and Fast Circuits for Matrix Inversion Problems (Extended Abstract) (<abbr title="Hermann Jung">HJ</abbr>), pp. 281–291.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1983-AhoUY.html">STOC-1983-AhoUY</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Notions of Information Transfer in VLSI Circuits (<abbr title="Alfred V. Aho">AVA</abbr>, <abbr title="Jeffrey D. Ullman">JDU</abbr>, <abbr title="Mihalis Yannakakis">MY</abbr>), pp. 133–139.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1983-ChandraFL83a.html">STOC-1983-ChandraFL83a</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Unbounded Fan-in Circuits and Associative Functions (<abbr title="Ashok K. Chandra">AKC</abbr>, <abbr title="Steven Fortune">SF</abbr>, <abbr title="Richard J. Lipton">RJL</abbr>), pp. 52–60.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1983-Fich.html">STOC-1983-Fich</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>New Bounds for Parallel Prefix Circuits (<abbr title="Faith E. Fich">FEF</abbr>), pp. 100–109.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1983-Sipser.html">STOC-1983-Sipser</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Borel Sets and Circuit Complexity (<abbr title="Michael Sipser">MS</abbr>), pp. 61–69.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1983-Valiant.html">STOC-1983-Valiant</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/exponential.html" title="exponential">#exponential</a></span> <span class="tag"><a href="../tag/strict.html" title="strict">#strict</a></span></dt><dd>Exponential Lower Bounds for Restricted Monotone Circuits (<abbr title="Leslie G. Valiant">LGV</abbr>), pp. 110–117.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1983-ChandraFL.html">ICALP-1983-ChandraFL</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Lower Bounds for Constant Depth Circuits for Prefix Problems (<abbr title="Ashok K. Chandra">AKC</abbr>, <abbr title="Steven Fortune">SF</abbr>, <abbr title="Richard J. Lipton">RJL</abbr>), pp. 109–117.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1982-Kissin.html">STOC-1982-Kissin</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Measuring Energy Consumption in VLSI Circuits: a Foundation (<abbr title="Gloria Kissin">GK</abbr>), pp. 99–104.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ILPC-1982-Eshghi82.html">ILPC-1982-Eshghi82</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/metalanguage.html" title="metalanguage">#metalanguage</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Application of Meta-language Programming to Fault Finding in Logic Circuits (<abbr title="Kave Eshghi">KE</abbr>), pp. 240–246.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1981-LudererCHKM.html">SOSP-1981-LudererCHKM</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>A Distributed UNIX System Based on a Virtual Circuit Switch (<abbr title="Gottfried W. R. Luderer">GWRL</abbr>, <abbr title="H. Che">HC</abbr>, <abbr title="J. P. Haggerty">JPH</abbr>, <abbr title="Peter A. Kirslis">PAK</abbr>, <abbr title="W. T. Marshall">WTM</abbr>), pp. 160–168.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1978-Tompa.html">STOC-1978-Tompa</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Time-Space Tradeoffs for Computing Functions, Using Connectivity Properties of their Circuits (<abbr title="Martin Tompa">MT</abbr>), pp. 196–204.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1978-ItaiR.html">ICALP-1978-ItaiR</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Covering a Graph by Circuits (<abbr title="Alon Itai">AI</abbr>, <abbr title="Michael Rodeh">MR</abbr>), pp. 289–299.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1977-AngluinV.html">STOC-1977-AngluinV</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Fast Probabilistic Algorithms for Hamiltonian Circuits and Matchings (<abbr title="Dana Angluin">DA</abbr>, <abbr title="Leslie G. Valiant">LGV</abbr>), pp. 30–41.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1977-Itai.html">STOC-1977-Itai</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Finding a Minimum Circuit in a Graph (<abbr title="Alon Itai">AI</abbr>), pp. 1–10.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1976-Valiant.html">STOC-1976-Valiant</a></dt><dd>Universal Circuits (Preliminary Report) (<abbr title="Leslie G. Valiant">LGV</abbr>), pp. 196–203.</dd> <div class="pagevis" style="width:7px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>