# ComputerArchLab

A not entirely fully IEE-754 compliant adder made with gate-level VHDL for Computer Architecture Lab class.

Participants: Amirhossein Poolad - Mohammad Motevali
