TimeQuest Timing Analyzer report for letin
Wed May 29 08:29:55 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_divider:cd|CLK_DIV[10]'
 12. Slow Model Setup: 'clock_50'
 13. Slow Model Setup: 'letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset'
 14. Slow Model Hold: 'clock_50'
 15. Slow Model Hold: 'clock_divider:cd|CLK_DIV[10]'
 16. Slow Model Hold: 'letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset'
 17. Slow Model Recovery: 'clock_divider:cd|CLK_DIV[10]'
 18. Slow Model Removal: 'clock_divider:cd|CLK_DIV[10]'
 19. Slow Model Minimum Pulse Width: 'clock_divider:cd|CLK_DIV[10]'
 20. Slow Model Minimum Pulse Width: 'clock_50'
 21. Slow Model Minimum Pulse Width: 'letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'clock_divider:cd|CLK_DIV[10]'
 32. Fast Model Setup: 'clock_50'
 33. Fast Model Setup: 'letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset'
 34. Fast Model Hold: 'clock_50'
 35. Fast Model Hold: 'clock_divider:cd|CLK_DIV[10]'
 36. Fast Model Hold: 'letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset'
 37. Fast Model Recovery: 'clock_divider:cd|CLK_DIV[10]'
 38. Fast Model Removal: 'clock_divider:cd|CLK_DIV[10]'
 39. Fast Model Minimum Pulse Width: 'clock_divider:cd|CLK_DIV[10]'
 40. Fast Model Minimum Pulse Width: 'clock_50'
 41. Fast Model Minimum Pulse Width: 'letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; letin                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 24     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------+
; clock_50                                                                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_50 }                                                                                                         ;
; clock_divider:cd|CLK_DIV[10]                                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:cd|CLK_DIV[10] }                                                                                     ;
; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset } ;
+------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                     ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note                                                          ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
; 15.58 MHz  ; 15.58 MHz       ; clock_divider:cd|CLK_DIV[10] ;                                                               ;
; 412.54 MHz ; 380.08 MHz      ; clock_50                     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                            ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+---------+---------------+
; clock_divider:cd|CLK_DIV[10]                                                                                     ; -63.179 ; -9597.491     ;
; clock_50                                                                                                         ; -1.424  ; -9.913        ;
; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; -0.805  ; -5.051        ;
+------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock_50                                                                                                         ; -2.528 ; -2.528        ;
; clock_divider:cd|CLK_DIV[10]                                                                                     ; -0.800 ; -5.765        ;
; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.434  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow Model Recovery Summary                           ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_divider:cd|CLK_DIV[10] ; -0.324 ; -1.876        ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow Model Removal Summary                           ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; clock_divider:cd|CLK_DIV[10] ; 0.185 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock_divider:cd|CLK_DIV[10]                                                                                     ; -2.064 ; -2999.818     ;
; clock_50                                                                                                         ; -1.631 ; -15.073       ;
; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.500  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_divider:cd|CLK_DIV[10]'                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                     ; To Node                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -63.179 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.060     ; 64.157     ;
; -63.135 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.060     ; 64.113     ;
; -62.992 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.002     ; 64.028     ;
; -62.866 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.060     ; 63.844     ;
; -62.822 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.060     ; 63.800     ;
; -62.779 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.002     ; 63.815     ;
; -62.748 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.002     ; 63.784     ;
; -62.705 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[6]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.002     ; 63.741     ;
; -62.679 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.002     ; 63.715     ;
; -62.648 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|out_address_reg_a[0] ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.004     ; 63.682     ;
; -62.639 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[12] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.069     ; 63.608     ;
; -62.636 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.069     ; 63.605     ;
; -62.597 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.069     ; 63.566     ;
; -62.595 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.069     ; 63.564     ;
; -62.595 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[12] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.069     ; 63.564     ;
; -62.592 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.069     ; 63.561     ;
; -62.553 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.069     ; 63.522     ;
; -62.551 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.069     ; 63.520     ;
; -62.519 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[2]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.002     ; 63.555     ;
; -62.466 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.002     ; 63.502     ;
; -62.452 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[12] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 63.479     ;
; -62.449 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 63.476     ;
; -62.435 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.002     ; 63.471     ;
; -62.411 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.064     ; 63.385     ;
; -62.410 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 63.437     ;
; -62.408 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 63.435     ;
; -62.392 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[6]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.002     ; 63.428     ;
; -62.381 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[1]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.002     ; 63.417     ;
; -62.367 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.064     ; 63.341     ;
; -62.346 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.066     ; 63.318     ;
; -62.335 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|out_address_reg_a[0] ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.004     ; 63.369     ;
; -62.302 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.066     ; 63.274     ;
; -62.239 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[12] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 63.266     ;
; -62.236 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 63.263     ;
; -62.224 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.006     ; 63.256     ;
; -62.208 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[12] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 63.235     ;
; -62.206 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[2]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.002     ; 63.242     ;
; -62.205 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 63.232     ;
; -62.197 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 63.224     ;
; -62.195 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 63.222     ;
; -62.175 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[6]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.065     ; 63.148     ;
; -62.166 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 63.193     ;
; -62.165 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[6]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[12] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 63.192     ;
; -62.164 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 63.191     ;
; -62.162 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[6]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 63.189     ;
; -62.159 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.008     ; 63.189     ;
; -62.143 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[3]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.065     ; 63.116     ;
; -62.131 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[6]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.065     ; 63.104     ;
; -62.123 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[6]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 63.150     ;
; -62.121 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[6]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 63.148     ;
; -62.108 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|out_address_reg_a[0] ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[12] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.013     ; 63.133     ;
; -62.105 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|out_address_reg_a[0] ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.013     ; 63.130     ;
; -62.099 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[3]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.065     ; 63.072     ;
; -62.089 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[5]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.067     ; 63.060     ;
; -62.068 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[1]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.002     ; 63.104     ;
; -62.066 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|out_address_reg_a[0] ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.013     ; 63.091     ;
; -62.064 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|out_address_reg_a[0] ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.013     ; 63.089     ;
; -62.046 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[13] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.060     ; 63.024     ;
; -62.045 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[5]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.067     ; 63.016     ;
; -62.011 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.006     ; 63.043     ;
; -62.002 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[13] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.060     ; 62.980     ;
; -61.988 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[6]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.007     ; 63.019     ;
; -61.980 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.006     ; 63.012     ;
; -61.979 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[2]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[12] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 63.006     ;
; -61.976 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[2]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 63.003     ;
; -61.956 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[3]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.007     ; 62.987     ;
; -61.946 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.008     ; 62.976     ;
; -61.937 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[2]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 62.964     ;
; -61.937 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[6]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.006     ; 62.969     ;
; -61.935 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[2]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 62.962     ;
; -61.915 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.008     ; 62.945     ;
; -61.908 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[14] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.065     ; 62.881     ;
; -61.903 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[15] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.065     ; 62.876     ;
; -61.902 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[5]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.009     ; 62.931     ;
; -61.887 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[11] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.065     ; 62.860     ;
; -61.880 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|out_address_reg_a[0] ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.008     ; 62.910     ;
; -61.872 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[6]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.008     ; 62.902     ;
; -61.864 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[14] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.065     ; 62.837     ;
; -61.859 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[13] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.002     ; 62.895     ;
; -61.859 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[15] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.065     ; 62.832     ;
; -61.843 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[11] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.065     ; 62.816     ;
; -61.841 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[1]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[12] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 62.868     ;
; -61.838 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[1]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 62.865     ;
; -61.815 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|out_address_reg_a[0] ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 62.843     ;
; -61.799 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[1]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 62.826     ;
; -61.797 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[1]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.011     ; 62.824     ;
; -61.775 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[6]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.007     ; 62.806     ;
; -61.751 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[2]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.006     ; 62.783     ;
; -61.744 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[6]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.007     ; 62.775     ;
; -61.743 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[3]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.007     ; 62.774     ;
; -61.721 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[14] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.007     ; 62.752     ;
; -61.716 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[15] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.007     ; 62.747     ;
; -61.712 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[3]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.007     ; 62.743     ;
; -61.703 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[9]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.065     ; 62.676     ;
; -61.701 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[6]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[6]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.007     ; 62.732     ;
; -61.700 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[11] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.007     ; 62.731     ;
; -61.689 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[5]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.009     ; 62.718     ;
; -61.686 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[2]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.008     ; 62.716     ;
; -61.669 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[6]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[3]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.007     ; 62.700     ;
; -61.659 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[9]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.065     ; 62.632     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_50'                                                                                                                               ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; -1.424 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.462      ;
; -1.378 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.416      ;
; -1.344 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.382      ;
; -1.343 ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.381      ;
; -1.298 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.336      ;
; -1.264 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.302      ;
; -1.263 ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.301      ;
; -1.263 ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.301      ;
; -1.218 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.256      ;
; -1.184 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.222      ;
; -1.183 ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.221      ;
; -1.183 ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.221      ;
; -1.145 ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.183      ;
; -1.138 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.176      ;
; -1.104 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.142      ;
; -1.103 ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.141      ;
; -1.103 ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.141      ;
; -1.065 ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.103      ;
; -1.058 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.096      ;
; -1.024 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.062      ;
; -1.023 ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.061      ;
; -1.023 ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.061      ;
; -1.008 ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.046      ;
; -0.985 ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.023      ;
; -0.978 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 2.016      ;
; -0.943 ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.981      ;
; -0.943 ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.981      ;
; -0.928 ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.966      ;
; -0.905 ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.943      ;
; -0.884 ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.922      ;
; -0.863 ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.901      ;
; -0.850 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.888      ;
; -0.849 ; clock_divider:cd|CLK_DIV[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.887      ;
; -0.848 ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.886      ;
; -0.825 ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.863      ;
; -0.804 ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.842      ;
; -0.804 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.842      ;
; -0.770 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[3]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.808      ;
; -0.769 ; clock_divider:cd|CLK_DIV[7]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.807      ;
; -0.769 ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.807      ;
; -0.768 ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.806      ;
; -0.745 ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.783      ;
; -0.724 ; clock_divider:cd|CLK_DIV[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.762      ;
; -0.724 ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.762      ;
; -0.724 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[3]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.762      ;
; -0.690 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[2]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.728      ;
; -0.689 ; clock_divider:cd|CLK_DIV[9]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.727      ;
; -0.689 ; clock_divider:cd|CLK_DIV[7]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.727      ;
; -0.689 ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.727      ;
; -0.689 ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[3]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.727      ;
; -0.688 ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.726      ;
; -0.644 ; clock_divider:cd|CLK_DIV[8]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.682      ;
; -0.644 ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.682      ;
; -0.644 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[2]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.682      ;
; -0.259 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[1]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.297      ;
; -0.256 ; clock_divider:cd|CLK_DIV[9]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.294      ;
; -0.256 ; clock_divider:cd|CLK_DIV[7]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.294      ;
; -0.256 ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[3]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.294      ;
; -0.256 ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[2]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.294      ;
; -0.255 ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.293      ;
; -0.212 ; clock_divider:cd|CLK_DIV[8]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.250      ;
; -0.212 ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.250      ;
; -0.212 ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.250      ;
; -0.212 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[1]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.250      ;
; 0.307  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[0]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.731      ;
; 2.780  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; clock_50    ; 0.500        ; 2.871      ; 0.906      ;
; 3.280  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; clock_50    ; 1.000        ; 2.871      ; 0.906      ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset'                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                                 ; Launch Clock                 ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.805 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[0] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~29 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 1.000        ; 0.352      ; 1.003      ;
; -0.637 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[4] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~13 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 1.000        ; 0.381      ; 0.824      ;
; -0.635 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[5] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~9  ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 1.000        ; 0.374      ; 0.822      ;
; -0.603 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[3] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~17 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 1.000        ; 0.370      ; 0.821      ;
; -0.596 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[7] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~1  ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 1.000        ; 0.375      ; 0.827      ;
; -0.594 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[1] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~25 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 1.000        ; 0.368      ; 0.815      ;
; -0.591 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[2] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~21 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 1.000        ; 0.374      ; 0.812      ;
; -0.590 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[6] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~5  ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 1.000        ; 0.380      ; 0.814      ;
+--------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_50'                                                                                                                                ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; -2.528 ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; clock_50    ; 0.000        ; 2.871      ; 0.906      ;
; -2.028 ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; clock_50    ; -0.500       ; 2.871      ; 0.906      ;
; 0.445  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[0]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.964  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[1]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.250      ;
; 0.964  ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.250      ;
; 0.964  ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.250      ;
; 0.964  ; clock_divider:cd|CLK_DIV[8]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.250      ;
; 1.007  ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.293      ;
; 1.008  ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[2]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.294      ;
; 1.008  ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[3]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.294      ;
; 1.008  ; clock_divider:cd|CLK_DIV[7]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.294      ;
; 1.008  ; clock_divider:cd|CLK_DIV[9]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.294      ;
; 1.011  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[1]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.297      ;
; 1.396  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[2]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.682      ;
; 1.396  ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.682      ;
; 1.396  ; clock_divider:cd|CLK_DIV[8]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.682      ;
; 1.440  ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.726      ;
; 1.441  ; clock_divider:cd|CLK_DIV[9]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.727      ;
; 1.441  ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.727      ;
; 1.441  ; clock_divider:cd|CLK_DIV[7]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.727      ;
; 1.441  ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[3]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.727      ;
; 1.442  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[2]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.728      ;
; 1.476  ; clock_divider:cd|CLK_DIV[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.762      ;
; 1.476  ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.762      ;
; 1.476  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[3]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.762      ;
; 1.497  ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.783      ;
; 1.520  ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.806      ;
; 1.521  ; clock_divider:cd|CLK_DIV[7]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.807      ;
; 1.521  ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.807      ;
; 1.522  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[3]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.808      ;
; 1.556  ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.842      ;
; 1.556  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.842      ;
; 1.577  ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.863      ;
; 1.600  ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.886      ;
; 1.601  ; clock_divider:cd|CLK_DIV[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.887      ;
; 1.602  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.888      ;
; 1.615  ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.901      ;
; 1.636  ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.922      ;
; 1.657  ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.943      ;
; 1.680  ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.966      ;
; 1.695  ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.981      ;
; 1.695  ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.981      ;
; 1.730  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.016      ;
; 1.737  ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.023      ;
; 1.760  ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.046      ;
; 1.775  ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.061      ;
; 1.775  ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.061      ;
; 1.776  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.062      ;
; 1.810  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.096      ;
; 1.817  ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.103      ;
; 1.855  ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.141      ;
; 1.855  ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.141      ;
; 1.856  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.142      ;
; 1.890  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.176      ;
; 1.897  ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.183      ;
; 1.935  ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.221      ;
; 1.935  ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.221      ;
; 1.936  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.222      ;
; 1.970  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.256      ;
; 2.015  ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.301      ;
; 2.015  ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.301      ;
; 2.016  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.302      ;
; 2.050  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.336      ;
; 2.095  ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.381      ;
; 2.096  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.382      ;
; 2.130  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.416      ;
; 2.176  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 2.462      ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_divider:cd|CLK_DIV[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                                                                                             ; Launch Clock                                                                                                     ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -0.800 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 2.080      ;
; -0.791 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 2.089      ;
; -0.657 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                                                                                                    ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 2.223      ;
; -0.622 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 2.258      ;
; -0.557 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 2.323      ;
; -0.550 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 2.330      ;
; -0.533 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 2.347      ;
; -0.530 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 2.350      ;
; -0.401 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 2.479      ;
; -0.324 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_mosi                                                                                                         ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 2.556      ;
; -0.300 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 2.080      ;
; -0.291 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 2.089      ;
; -0.157 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                                                                                                    ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 2.223      ;
; -0.122 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 2.258      ;
; -0.057 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 2.323      ;
; -0.050 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 2.330      ;
; -0.033 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 2.347      ;
; -0.030 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 2.350      ;
; 0.099  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 2.479      ;
; 0.176  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_mosi                                                                                                         ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 2.556      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[0]                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[0]                                                                                                                          ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[1]                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[1]                                                                                                                          ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[2]                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[2]                                                                                                                          ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|new_struction                                       ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|new_struction                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:12:general_regs|reg_16bit:reg|storage[5] ; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:12:general_regs|reg_16bit:reg|storage[5]                                                                               ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[0]                                                             ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[0]                                                                                                                                           ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_ready                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_ready                                                                                                    ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait5                        ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait5                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|count[0]                           ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|count[0]                                                                                                         ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait1                        ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait1                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait2                        ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait2                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait3                        ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait3                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait4                        ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait4                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[1]                   ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[1]                                                                                                 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[2]                   ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[2]                                                                                                 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]                 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]                                                                                               ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[1]                 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[1]                                                                                               ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[3]                 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[3]                                                                                               ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[0]                   ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[0]                                                                                                 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[2]                 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[2]                                                                                               ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[0]                       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[0]                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_clk                            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_clk                                                                                                          ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[6]                    ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[6]                                                                                                  ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[3]                    ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[3]                                                                                                  ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[1]                    ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[1]                                                                                                  ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[4]                    ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[4]                                                                                                  ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_mosi                           ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_mosi                                                                                                         ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_data_or_command                ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_data_or_command                                                                                              ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.731      ;
; 0.619  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[10]                    ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[10]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.905      ;
; 0.620  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[8]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[8]                                                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.906      ;
; 0.620  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_ready                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.set_page_column3                                                                                           ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.906      ;
; 0.622  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[4]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[4]                                                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.908      ;
; 0.625  ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[15]                                                            ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[15]                                                                                                                                          ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.911      ;
; 0.629  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[9]                       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[9]                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.915      ;
; 0.636  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]                 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[3]                                                                                               ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.922      ;
; 0.637  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|count[6]                           ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|count[6]                                                                                                         ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.923      ;
; 0.637  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]                 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[2]                                                                                               ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.923      ;
; 0.639  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]                 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[1]                                                                                               ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.925      ;
; 0.642  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[2]                   ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]                                                                                               ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.928      ;
; 0.648  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~29               ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; -0.352     ; 0.582      ;
; 0.652  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait5                        ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|count[0]                                                                                                         ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.938      ;
; 0.655  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[0]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[0]                                                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.941      ;
; 0.664  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[2]                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|new_struction                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.950      ;
; 0.666  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[0]                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[2]                                                                                                                          ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.952      ;
; 0.675  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[2]                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[0]                                                                                                                          ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.961      ;
; 0.759  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2|storage[10]                    ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[26]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.045      ;
; 0.762  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2|storage[4]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[20]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.048      ;
; 0.762  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[1]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[1]                                                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.048      ;
; 0.763  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2|storage[1]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[17]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.049      ;
; 0.765  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2|storage[8]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[24]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.051      ;
; 0.766  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[5]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[5]                                                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.052      ;
; 0.768  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2|storage[6]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[22]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.054      ;
; 0.769  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2|storage[0]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[16]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.055      ;
; 0.769  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2|storage[11]                    ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[27]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.055      ;
; 0.770  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2|storage[9]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[25]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.056      ;
; 0.772  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2|storage[2]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[18]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.058      ;
; 0.793  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[1]                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|inst_reg_2_enable                                                                                                                 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.079      ;
; 0.799  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[11]                    ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[11]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.085      ;
; 0.800  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[1]                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|inst_reg_1_enable                                                                                                                 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.086      ;
; 0.830  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[3]                       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component|altsyncram_uek1:auto_generated|altsyncram_9as1:altsyncram1|ram_block2a4~porta_address_reg3 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.079      ; 1.159      ;
; 0.834  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[5]                       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component|altsyncram_uek1:auto_generated|altsyncram_9as1:altsyncram1|ram_block2a4~porta_address_reg5 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.079      ; 1.163      ;
; 0.837  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[4]                       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component|altsyncram_uek1:auto_generated|altsyncram_9as1:altsyncram1|ram_block2a4~porta_address_reg4 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.079      ; 1.166      ;
; 0.841  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[9]                       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component|altsyncram_uek1:auto_generated|altsyncram_9as1:altsyncram1|ram_block2a4~porta_address_reg9 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.079      ; 1.170      ;
; 0.855  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[0]                   ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[1]                                                                                                 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.003      ; 1.144      ;
; 0.856  ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[15]                                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[15]~reg0                                                                                                              ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.001      ; 1.143      ;
; 0.865  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait2                        ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.set_page_column2                                                                                           ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.001      ; 1.152      ;
; 0.945  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[2]                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|inst_reg_1_enable                                                                                                                 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.231      ;
; 0.948  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2|storage[15]                    ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[31]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.234      ;
; 0.963  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[2]                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|inst_reg_2_enable                                                                                                                 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.249      ;
; 0.968  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.load_data                    ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.transfer_data                                                                                              ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.001      ; 1.255      ;
; 0.968  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[1]                       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[1]                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.254      ;
; 0.972  ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[14]                                                            ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[14]                                                                                                                                          ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[3]                       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[3]                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[5]                       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[5]                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.258      ;
; 0.975  ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[2]                                                             ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[2]                                                                                                                                           ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.261      ;
; 0.975  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|count[1]                           ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|count[1]                                                                                                         ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.261      ;
; 0.976  ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[3]                                                             ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[3]                                                                                                                                           ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[10]                                                            ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[10]                                                                                                                                          ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|count[3]                           ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|count[3]                                                                                                         ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.262      ;
; 0.977  ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[5]                                                             ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[5]                                                                                                                                           ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 1.263      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset'                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                 ; Launch Clock                 ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.434 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[6] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~5  ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.000        ; 0.380      ; 0.814      ;
; 0.438 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[2] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~21 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.000        ; 0.374      ; 0.812      ;
; 0.443 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[4] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~13 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.000        ; 0.381      ; 0.824      ;
; 0.447 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[1] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~25 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.000        ; 0.368      ; 0.815      ;
; 0.448 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[5] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~9  ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.000        ; 0.374      ; 0.822      ;
; 0.451 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[3] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~17 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.000        ; 0.370      ; 0.821      ;
; 0.452 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[7] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~1  ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.000        ; 0.375      ; 0.827      ;
; 0.651 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[0] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~29 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.000        ; 0.352      ; 1.003      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock_divider:cd|CLK_DIV[10]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                        ; Launch Clock                                                                                                     ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -0.324 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 2.317      ; 3.456      ;
; -0.324 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 2.317      ; 3.456      ;
; -0.307 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 2.317      ; 3.439      ;
; -0.307 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 2.317      ; 3.439      ;
; -0.307 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 2.317      ; 3.439      ;
; -0.307 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 2.317      ; 3.439      ;
; 0.066  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[1]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 2.320      ; 3.069      ;
; 0.067  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_ready               ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 2.317      ; 3.065      ;
; 0.067  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[2]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 2.321      ; 3.069      ;
; 0.067  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 2.321      ; 3.069      ;
; 0.067  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[1]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 2.321      ; 3.069      ;
; 0.067  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[3]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 2.321      ; 3.069      ;
; 0.067  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[0]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 2.317      ; 3.065      ;
; 0.067  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[2]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 2.321      ; 3.069      ;
; 0.067  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_clk                     ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 2.317      ; 3.065      ;
; 0.067  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 2.317      ; 3.065      ;
; 0.067  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 2.317      ; 3.065      ;
; 0.176  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 2.317      ; 3.456      ;
; 0.176  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 2.317      ; 3.456      ;
; 0.193  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 2.317      ; 3.439      ;
; 0.193  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 2.317      ; 3.439      ;
; 0.193  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 2.317      ; 3.439      ;
; 0.193  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 2.317      ; 3.439      ;
; 0.566  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[1]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 2.320      ; 3.069      ;
; 0.567  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_ready               ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 2.317      ; 3.065      ;
; 0.567  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[2]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 2.321      ; 3.069      ;
; 0.567  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 2.321      ; 3.069      ;
; 0.567  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[1]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 2.321      ; 3.069      ;
; 0.567  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[3]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 2.321      ; 3.069      ;
; 0.567  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[0]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 2.317      ; 3.065      ;
; 0.567  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[2]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 2.321      ; 3.069      ;
; 0.567  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_clk                     ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 2.317      ; 3.065      ;
; 0.567  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 2.317      ; 3.065      ;
; 0.567  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 2.317      ; 3.065      ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock_divider:cd|CLK_DIV[10]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                        ; Launch Clock                                                                                                     ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.185 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_ready               ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 3.065      ;
; 0.185 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[2]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.321      ; 3.069      ;
; 0.185 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.321      ; 3.069      ;
; 0.185 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[1]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.321      ; 3.069      ;
; 0.185 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[3]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.321      ; 3.069      ;
; 0.185 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[0]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 3.065      ;
; 0.185 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[2]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.321      ; 3.069      ;
; 0.185 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_clk                     ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 3.065      ;
; 0.185 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 3.065      ;
; 0.185 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 3.065      ;
; 0.186 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[1]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.320      ; 3.069      ;
; 0.559 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 3.439      ;
; 0.559 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 3.439      ;
; 0.559 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 3.439      ;
; 0.559 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 3.439      ;
; 0.576 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 3.456      ;
; 0.576 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 2.317      ; 3.456      ;
; 0.685 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_ready               ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 3.065      ;
; 0.685 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[2]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.321      ; 3.069      ;
; 0.685 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.321      ; 3.069      ;
; 0.685 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[1]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.321      ; 3.069      ;
; 0.685 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[3]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.321      ; 3.069      ;
; 0.685 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[0]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 3.065      ;
; 0.685 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[2]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.321      ; 3.069      ;
; 0.685 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_clk                     ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 3.065      ;
; 0.685 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 3.065      ;
; 0.685 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 3.065      ;
; 0.686 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[1]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.320      ; 3.069      ;
; 1.059 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 3.439      ;
; 1.059 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 3.439      ;
; 1.059 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 3.439      ;
; 1.059 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 3.439      ;
; 1.076 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 3.456      ;
; 1.076 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 2.317      ; 3.456      ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_divider:cd|CLK_DIV[10]'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0                      ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0                      ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a1                      ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a1                      ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10                     ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10                     ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11                     ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11                     ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a12                     ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a12                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_50'                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clock_50 ; Rise       ; clock_50                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[4]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[4]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[5]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[5]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[6]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[6]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[7]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[7]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[8]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[8]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[9]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~clkctrl|outclk      ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset'                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                            ; Clock Edge ; Target                                                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~29 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~29 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~25 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~25 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~21 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~21 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~17 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~17 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~13 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~13 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~9  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~9  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~5  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~5  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~1  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~1  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[0]~29|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[0]~29|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[1]~25|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[1]~25|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[2]~21|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[2]~21|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[3]~17|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[3]~17|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[4]~13|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[4]~13|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[5]~9|datac                                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[5]~9|datac                                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[6]~5|datac                                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[6]~5|datac                                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[7]~1|datac                                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[7]~1|datac                                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_reset|regout                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_reset|regout                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_reset~clkctrl|inclk[0]                                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_reset~clkctrl|inclk[0]                                                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_reset~clkctrl|outclk                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_reset~clkctrl|outclk                                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; key[*]    ; clock_divider:cd|CLK_DIV[10] ; 7.115 ; 7.115 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  key[0]   ; clock_divider:cd|CLK_DIV[10] ; 7.115 ; 7.115 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; key[*]    ; clock_divider:cd|CLK_DIV[10] ; -5.683 ; -5.683 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  key[0]   ; clock_divider:cd|CLK_DIV[10] ; -5.683 ; -5.683 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; GPIO_0[*]  ; clock_divider:cd|CLK_DIV[10] ; 7.280  ; 7.280  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[0] ; clock_divider:cd|CLK_DIV[10] ; 6.986  ; 6.986  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[2] ; clock_divider:cd|CLK_DIV[10] ; 6.991  ; 6.991  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[4] ; clock_divider:cd|CLK_DIV[10] ; 6.427  ; 6.427  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[6] ; clock_divider:cd|CLK_DIV[10] ; 7.280  ; 7.280  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex0[*]    ; clock_divider:cd|CLK_DIV[10] ; 10.125 ; 10.125 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[0]   ; clock_divider:cd|CLK_DIV[10] ; 9.212  ; 9.212  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[1]   ; clock_divider:cd|CLK_DIV[10] ; 9.479  ; 9.479  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[2]   ; clock_divider:cd|CLK_DIV[10] ; 9.203  ; 9.203  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[3]   ; clock_divider:cd|CLK_DIV[10] ; 10.001 ; 10.001 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[4]   ; clock_divider:cd|CLK_DIV[10] ; 10.125 ; 10.125 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[5]   ; clock_divider:cd|CLK_DIV[10] ; 9.270  ; 9.270  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[6]   ; clock_divider:cd|CLK_DIV[10] ; 9.218  ; 9.218  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex1[*]    ; clock_divider:cd|CLK_DIV[10] ; 10.424 ; 10.424 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[0]   ; clock_divider:cd|CLK_DIV[10] ; 9.322  ; 9.322  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[1]   ; clock_divider:cd|CLK_DIV[10] ; 10.076 ; 10.076 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[2]   ; clock_divider:cd|CLK_DIV[10] ; 9.025  ; 9.025  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[3]   ; clock_divider:cd|CLK_DIV[10] ; 10.424 ; 10.424 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[4]   ; clock_divider:cd|CLK_DIV[10] ; 9.885  ; 9.885  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[5]   ; clock_divider:cd|CLK_DIV[10] ; 9.963  ; 9.963  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[6]   ; clock_divider:cd|CLK_DIV[10] ; 9.508  ; 9.508  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex2[*]    ; clock_divider:cd|CLK_DIV[10] ; 10.651 ; 10.651 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[0]   ; clock_divider:cd|CLK_DIV[10] ; 9.976  ; 9.976  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[1]   ; clock_divider:cd|CLK_DIV[10] ; 9.576  ; 9.576  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[2]   ; clock_divider:cd|CLK_DIV[10] ; 9.561  ; 9.561  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[3]   ; clock_divider:cd|CLK_DIV[10] ; 9.649  ; 9.649  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[4]   ; clock_divider:cd|CLK_DIV[10] ; 10.514 ; 10.514 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[5]   ; clock_divider:cd|CLK_DIV[10] ; 10.651 ; 10.651 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[6]   ; clock_divider:cd|CLK_DIV[10] ; 9.590  ; 9.590  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex3[*]    ; clock_divider:cd|CLK_DIV[10] ; 10.662 ; 10.662 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[0]   ; clock_divider:cd|CLK_DIV[10] ; 10.431 ; 10.431 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[1]   ; clock_divider:cd|CLK_DIV[10] ; 10.662 ; 10.662 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[2]   ; clock_divider:cd|CLK_DIV[10] ; 10.659 ; 10.659 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[3]   ; clock_divider:cd|CLK_DIV[10] ; 10.471 ; 10.471 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[4]   ; clock_divider:cd|CLK_DIV[10] ; 10.430 ; 10.430 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[5]   ; clock_divider:cd|CLK_DIV[10] ; 10.472 ; 10.472 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[6]   ; clock_divider:cd|CLK_DIV[10] ; 10.501 ; 10.501 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; ledg[*]    ; clock_divider:cd|CLK_DIV[10] ; 8.544  ; 8.544  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[0]   ; clock_divider:cd|CLK_DIV[10] ; 8.150  ; 8.150  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[1]   ; clock_divider:cd|CLK_DIV[10] ; 8.447  ; 8.447  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[2]   ; clock_divider:cd|CLK_DIV[10] ; 8.120  ; 8.120  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[4]   ; clock_divider:cd|CLK_DIV[10] ; 8.035  ; 8.035  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[5]   ; clock_divider:cd|CLK_DIV[10] ; 8.544  ; 8.544  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[6]   ; clock_divider:cd|CLK_DIV[10] ; 8.459  ; 8.459  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; ledr[*]    ; clock_divider:cd|CLK_DIV[10] ; 3.772  ;        ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledr[0]   ; clock_divider:cd|CLK_DIV[10] ; 3.772  ;        ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; ledr[*]    ; clock_divider:cd|CLK_DIV[10] ;        ; 3.772  ; Fall       ; clock_divider:cd|CLK_DIV[10] ;
;  ledr[0]   ; clock_divider:cd|CLK_DIV[10] ;        ; 3.772  ; Fall       ; clock_divider:cd|CLK_DIV[10] ;
+------------+------------------------------+--------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; GPIO_0[*]  ; clock_divider:cd|CLK_DIV[10] ; 6.427  ; 6.427  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[0] ; clock_divider:cd|CLK_DIV[10] ; 6.986  ; 6.986  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[2] ; clock_divider:cd|CLK_DIV[10] ; 6.991  ; 6.991  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[4] ; clock_divider:cd|CLK_DIV[10] ; 6.427  ; 6.427  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[6] ; clock_divider:cd|CLK_DIV[10] ; 7.280  ; 7.280  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex0[*]    ; clock_divider:cd|CLK_DIV[10] ; 8.293  ; 8.293  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[0]   ; clock_divider:cd|CLK_DIV[10] ; 8.425  ; 8.425  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[1]   ; clock_divider:cd|CLK_DIV[10] ; 8.293  ; 8.293  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[2]   ; clock_divider:cd|CLK_DIV[10] ; 8.434  ; 8.434  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[3]   ; clock_divider:cd|CLK_DIV[10] ; 9.220  ; 9.220  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[4]   ; clock_divider:cd|CLK_DIV[10] ; 9.352  ; 9.352  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[5]   ; clock_divider:cd|CLK_DIV[10] ; 8.501  ; 8.501  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[6]   ; clock_divider:cd|CLK_DIV[10] ; 8.446  ; 8.446  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex1[*]    ; clock_divider:cd|CLK_DIV[10] ; 7.696  ; 7.696  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[0]   ; clock_divider:cd|CLK_DIV[10] ; 7.989  ; 7.989  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[1]   ; clock_divider:cd|CLK_DIV[10] ; 8.850  ; 8.850  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[2]   ; clock_divider:cd|CLK_DIV[10] ; 7.696  ; 7.696  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[3]   ; clock_divider:cd|CLK_DIV[10] ; 9.227  ; 9.227  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[4]   ; clock_divider:cd|CLK_DIV[10] ; 8.555  ; 8.555  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[5]   ; clock_divider:cd|CLK_DIV[10] ; 8.634  ; 8.634  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[6]   ; clock_divider:cd|CLK_DIV[10] ; 8.181  ; 8.181  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex2[*]    ; clock_divider:cd|CLK_DIV[10] ; 9.121  ; 9.121  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[0]   ; clock_divider:cd|CLK_DIV[10] ; 9.140  ; 9.140  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[1]   ; clock_divider:cd|CLK_DIV[10] ; 9.121  ; 9.121  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[2]   ; clock_divider:cd|CLK_DIV[10] ; 9.121  ; 9.121  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[3]   ; clock_divider:cd|CLK_DIV[10] ; 9.199  ; 9.199  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[4]   ; clock_divider:cd|CLK_DIV[10] ; 10.064 ; 10.064 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[5]   ; clock_divider:cd|CLK_DIV[10] ; 10.202 ; 10.202 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[6]   ; clock_divider:cd|CLK_DIV[10] ; 9.127  ; 9.127  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex3[*]    ; clock_divider:cd|CLK_DIV[10] ; 9.160  ; 9.160  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[0]   ; clock_divider:cd|CLK_DIV[10] ; 9.171  ; 9.171  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[1]   ; clock_divider:cd|CLK_DIV[10] ; 9.365  ; 9.365  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[2]   ; clock_divider:cd|CLK_DIV[10] ; 9.360  ; 9.360  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[3]   ; clock_divider:cd|CLK_DIV[10] ; 9.176  ; 9.176  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[4]   ; clock_divider:cd|CLK_DIV[10] ; 9.160  ; 9.160  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[5]   ; clock_divider:cd|CLK_DIV[10] ; 9.173  ; 9.173  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[6]   ; clock_divider:cd|CLK_DIV[10] ; 9.200  ; 9.200  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; ledg[*]    ; clock_divider:cd|CLK_DIV[10] ; 8.035  ; 8.035  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[0]   ; clock_divider:cd|CLK_DIV[10] ; 8.150  ; 8.150  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[1]   ; clock_divider:cd|CLK_DIV[10] ; 8.447  ; 8.447  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[2]   ; clock_divider:cd|CLK_DIV[10] ; 8.120  ; 8.120  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[4]   ; clock_divider:cd|CLK_DIV[10] ; 8.035  ; 8.035  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[5]   ; clock_divider:cd|CLK_DIV[10] ; 8.544  ; 8.544  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[6]   ; clock_divider:cd|CLK_DIV[10] ; 8.459  ; 8.459  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; ledr[*]    ; clock_divider:cd|CLK_DIV[10] ; 3.772  ;        ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledr[0]   ; clock_divider:cd|CLK_DIV[10] ; 3.772  ;        ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; ledr[*]    ; clock_divider:cd|CLK_DIV[10] ;        ; 3.772  ; Fall       ; clock_divider:cd|CLK_DIV[10] ;
;  ledr[0]   ; clock_divider:cd|CLK_DIV[10] ;        ; 3.772  ; Fall       ; clock_divider:cd|CLK_DIV[10] ;
+------------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                            ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+---------+---------------+
; clock_divider:cd|CLK_DIV[10]                                                                                     ; -23.079 ; -3126.410     ;
; clock_50                                                                                                         ; 0.031   ; 0.000         ;
; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.208   ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock_50                                                                                                         ; -1.707 ; -1.707        ;
; clock_divider:cd|CLK_DIV[10]                                                                                     ; -0.968 ; -8.833        ;
; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.299  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast Model Recovery Summary                          ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; clock_divider:cd|CLK_DIV[10] ; 0.151 ; 0.000         ;
+------------------------------+-------+---------------+


+------------------------------------------------------+
; Fast Model Removal Summary                           ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; clock_divider:cd|CLK_DIV[10] ; 0.047 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock_divider:cd|CLK_DIV[10]                                                                                     ; -2.000 ; -2766.372     ;
; clock_50                                                                                                         ; -1.380 ; -12.380       ;
; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.500  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_divider:cd|CLK_DIV[10]'                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                     ; To Node                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -23.079 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.051     ; 24.060     ;
; -23.074 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.051     ; 24.055     ;
; -23.000 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.001     ; 24.031     ;
; -22.967 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.051     ; 23.948     ;
; -22.962 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.051     ; 23.943     ;
; -22.912 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.060     ; 23.884     ;
; -22.907 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.060     ; 23.879     ;
; -22.903 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.001     ; 23.934     ;
; -22.900 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.001     ; 23.931     ;
; -22.895 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[12] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.060     ; 23.867     ;
; -22.890 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[12] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.060     ; 23.862     ;
; -22.888 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.001     ; 23.919     ;
; -22.887 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.060     ; 23.859     ;
; -22.884 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.060     ; 23.856     ;
; -22.882 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.060     ; 23.854     ;
; -22.879 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.060     ; 23.851     ;
; -22.873 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[6]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.001     ; 23.904     ;
; -22.859 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|out_address_reg_a[0] ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.003     ; 23.888     ;
; -22.833 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.855     ;
; -22.816 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[12] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.838     ;
; -22.812 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[2]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.001     ; 23.843     ;
; -22.808 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.830     ;
; -22.805 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.827     ;
; -22.796 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.053     ; 23.775     ;
; -22.791 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.001     ; 23.822     ;
; -22.791 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.053     ; 23.770     ;
; -22.788 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.001     ; 23.819     ;
; -22.787 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[1]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.001     ; 23.818     ;
; -22.786 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.056     ; 23.762     ;
; -22.781 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.056     ; 23.757     ;
; -22.761 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[6]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.001     ; 23.792     ;
; -22.747 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|out_address_reg_a[0] ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.003     ; 23.776     ;
; -22.736 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.758     ;
; -22.733 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.755     ;
; -22.725 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[6]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.055     ; 23.702     ;
; -22.720 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[6]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.055     ; 23.697     ;
; -22.719 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[12] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.741     ;
; -22.717 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[3]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.055     ; 23.694     ;
; -22.717 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.003     ; 23.746     ;
; -22.716 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[12] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.738     ;
; -22.712 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[3]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.055     ; 23.689     ;
; -22.711 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.733     ;
; -22.708 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.730     ;
; -22.708 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.730     ;
; -22.707 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.006     ; 23.733     ;
; -22.706 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[6]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.728     ;
; -22.705 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.727     ;
; -22.700 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[2]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.001     ; 23.731     ;
; -22.696 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[5]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.057     ; 23.671     ;
; -22.692 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[13] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.051     ; 23.673     ;
; -22.692 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|out_address_reg_a[0] ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.012     ; 23.712     ;
; -22.691 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[5]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.057     ; 23.666     ;
; -22.689 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[6]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[12] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.711     ;
; -22.687 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[13] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.051     ; 23.668     ;
; -22.681 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[6]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.703     ;
; -22.678 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[6]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.700     ;
; -22.675 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|out_address_reg_a[0] ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[12] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.012     ; 23.695     ;
; -22.675 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[1]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.001     ; 23.706     ;
; -22.667 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|out_address_reg_a[0] ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.012     ; 23.687     ;
; -22.664 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|out_address_reg_a[0] ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.012     ; 23.684     ;
; -22.646 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[6]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.005     ; 23.673     ;
; -22.645 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[2]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.667     ;
; -22.641 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[11] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.055     ; 23.618     ;
; -22.638 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[3]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.005     ; 23.665     ;
; -22.636 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[11] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.055     ; 23.613     ;
; -22.630 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[15] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.055     ; 23.607     ;
; -22.628 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[2]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[12] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.650     ;
; -22.625 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[15] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.055     ; 23.602     ;
; -22.620 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[1]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.642     ;
; -22.620 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[2]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.642     ;
; -22.620 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.003     ; 23.649     ;
; -22.617 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[14] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.054     ; 23.595     ;
; -22.617 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[2]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.639     ;
; -22.617 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.003     ; 23.646     ;
; -22.617 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[5]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.007     ; 23.642     ;
; -22.613 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[13] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.001     ; 23.644     ;
; -22.612 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[14] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.054     ; 23.590     ;
; -22.610 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.006     ; 23.636     ;
; -22.607 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.006     ; 23.633     ;
; -22.603 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[1]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[12] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.625     ;
; -22.595 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[1]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.617     ;
; -22.592 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[1]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.010     ; 23.614     ;
; -22.590 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[6]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.003     ; 23.619     ;
; -22.580 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[6]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.006     ; 23.606     ;
; -22.576 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|out_address_reg_a[0] ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.005     ; 23.603     ;
; -22.566 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|out_address_reg_a[0] ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.008     ; 23.590     ;
; -22.562 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[11] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.005     ; 23.589     ;
; -22.557 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a14        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[9]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.055     ; 23.534     ;
; -22.552 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a30        ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[9]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.055     ; 23.529     ;
; -22.551 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[15] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.005     ; 23.578     ;
; -22.549 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[6]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.005     ; 23.576     ;
; -22.546 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[6]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.005     ; 23.573     ;
; -22.541 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[3]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.005     ; 23.568     ;
; -22.538 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[3]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.005     ; 23.565     ;
; -22.538 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[0]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[14] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.004     ; 23.566     ;
; -22.529 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[2]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.003     ; 23.558     ;
; -22.520 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[5]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[5]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.007     ; 23.545     ;
; -22.519 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[2]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.006     ; 23.545     ;
; -22.519 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[6]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[6]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.005     ; 23.546     ;
; -22.517 ; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[4]                                                                                                               ; letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[5]  ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; -0.007     ; 23.542     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_50'                                                                                                                              ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.031 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 1.001      ;
; 0.047 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.985      ;
; 0.066 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.966      ;
; 0.066 ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.966      ;
; 0.082 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.950      ;
; 0.101 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.931      ;
; 0.101 ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.931      ;
; 0.101 ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.931      ;
; 0.117 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.915      ;
; 0.136 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.896      ;
; 0.136 ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.896      ;
; 0.136 ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.896      ;
; 0.152 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.880      ;
; 0.156 ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.876      ;
; 0.171 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.861      ;
; 0.171 ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.861      ;
; 0.171 ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.861      ;
; 0.187 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.845      ;
; 0.191 ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.841      ;
; 0.206 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.826      ;
; 0.206 ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.826      ;
; 0.206 ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.826      ;
; 0.222 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.810      ;
; 0.226 ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.806      ;
; 0.231 ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.801      ;
; 0.241 ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.791      ;
; 0.241 ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.791      ;
; 0.261 ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.771      ;
; 0.266 ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.766      ;
; 0.276 ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.756      ;
; 0.281 ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.751      ;
; 0.296 ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.736      ;
; 0.300 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.732      ;
; 0.301 ; clock_divider:cd|CLK_DIV[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.731      ;
; 0.301 ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.731      ;
; 0.316 ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.716      ;
; 0.316 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.716      ;
; 0.331 ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.701      ;
; 0.335 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[3]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.697      ;
; 0.335 ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.697      ;
; 0.336 ; clock_divider:cd|CLK_DIV[7]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.696      ;
; 0.336 ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.696      ;
; 0.351 ; clock_divider:cd|CLK_DIV[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.681      ;
; 0.351 ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.681      ;
; 0.351 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[3]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.681      ;
; 0.370 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[2]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.662      ;
; 0.370 ; clock_divider:cd|CLK_DIV[9]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.662      ;
; 0.370 ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.662      ;
; 0.370 ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[3]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.662      ;
; 0.371 ; clock_divider:cd|CLK_DIV[7]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.661      ;
; 0.371 ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.661      ;
; 0.386 ; clock_divider:cd|CLK_DIV[8]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.646      ;
; 0.386 ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.646      ;
; 0.386 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[2]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.646      ;
; 0.510 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[1]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.522      ;
; 0.510 ; clock_divider:cd|CLK_DIV[9]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.522      ;
; 0.510 ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[3]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.522      ;
; 0.510 ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[2]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.522      ;
; 0.511 ; clock_divider:cd|CLK_DIV[7]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.521      ;
; 0.511 ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.521      ;
; 0.521 ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[1]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.511      ;
; 0.524 ; clock_divider:cd|CLK_DIV[8]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.508      ;
; 0.524 ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.508      ;
; 0.524 ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.508      ;
; 0.665 ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[0]  ; clock_50                     ; clock_50    ; 1.000        ; 0.000      ; 0.367      ;
; 2.087 ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; clock_50    ; 0.500        ; 1.804      ; 0.390      ;
; 2.587 ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; clock_50    ; 1.000        ; 1.804      ; 0.390      ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                 ; Launch Clock                 ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.208 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[0] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~29 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 1.000        ; 0.036      ; 0.432      ;
; 0.292 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[4] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~13 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 1.000        ; 0.055      ; 0.358      ;
; 0.294 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[5] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~9  ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 1.000        ; 0.050      ; 0.356      ;
; 0.297 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[3] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~17 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 1.000        ; 0.050      ; 0.357      ;
; 0.302 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[6] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~5  ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 1.000        ; 0.054      ; 0.354      ;
; 0.303 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[1] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~25 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 1.000        ; 0.047      ; 0.353      ;
; 0.304 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[7] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~1  ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 1.000        ; 0.051      ; 0.358      ;
; 0.309 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[2] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~21 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 1.000        ; 0.051      ; 0.350      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_50'                                                                                                                                ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; -1.707 ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; clock_50    ; 0.000        ; 1.804      ; 0.390      ;
; -1.207 ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; clock_divider:cd|CLK_DIV[10] ; clock_50    ; -0.500       ; 1.804      ; 0.390      ;
; 0.215  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[0]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.356  ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; clock_divider:cd|CLK_DIV[8]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.359  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[1]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.369  ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; clock_divider:cd|CLK_DIV[7]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[2]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[3]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; clock_divider:cd|CLK_DIV[9]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[1]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.494  ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[2]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; clock_divider:cd|CLK_DIV[8]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.509  ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; clock_divider:cd|CLK_DIV[7]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; clock_divider:cd|CLK_DIV[9]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[3]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[2]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.662      ;
; 0.529  ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.681      ;
; 0.529  ; clock_divider:cd|CLK_DIV[8]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.681      ;
; 0.529  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[3]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.681      ;
; 0.544  ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; clock_divider:cd|CLK_DIV[7]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.696      ;
; 0.545  ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.697      ;
; 0.545  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[3]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.697      ;
; 0.549  ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.701      ;
; 0.564  ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.716      ;
; 0.564  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.716      ;
; 0.579  ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.579  ; clock_divider:cd|CLK_DIV[7]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.580  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[4]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.732      ;
; 0.584  ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.736      ;
; 0.599  ; clock_divider:cd|CLK_DIV[6]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.751      ;
; 0.604  ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.756      ;
; 0.614  ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.766      ;
; 0.619  ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.771      ;
; 0.639  ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.639  ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.649  ; clock_divider:cd|CLK_DIV[5]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.654  ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.658  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.810      ;
; 0.674  ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.826      ;
; 0.674  ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.826      ;
; 0.674  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[5]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.826      ;
; 0.689  ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.841      ;
; 0.693  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.845      ;
; 0.709  ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.861      ;
; 0.709  ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.861      ;
; 0.709  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[6]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.861      ;
; 0.724  ; clock_divider:cd|CLK_DIV[4]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.876      ;
; 0.728  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.880      ;
; 0.744  ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.896      ;
; 0.744  ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.896      ;
; 0.744  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[7]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.896      ;
; 0.763  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.779  ; clock_divider:cd|CLK_DIV[3]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.779  ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.779  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[8]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.798  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.950      ;
; 0.814  ; clock_divider:cd|CLK_DIV[2]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.966      ;
; 0.814  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[9]  ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.966      ;
; 0.833  ; clock_divider:cd|CLK_DIV[1]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 0.985      ;
; 0.849  ; clock_divider:cd|CLK_DIV[0]  ; clock_divider:cd|CLK_DIV[10] ; clock_50                     ; clock_50    ; 0.000        ; 0.000      ; 1.001      ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_divider:cd|CLK_DIV[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                                                                                             ; Launch Clock                                                                                                     ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -0.968 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.493      ; 0.818      ;
; -0.963 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.493      ; 0.823      ;
; -0.927 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                                                                                                    ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.494      ; 0.860      ;
; -0.894 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.493      ; 0.892      ;
; -0.889 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.493      ; 0.897      ;
; -0.854 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.493      ; 0.932      ;
; -0.848 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.492      ; 0.937      ;
; -0.847 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.492      ; 0.938      ;
; -0.835 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.493      ; 0.951      ;
; -0.808 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_mosi                                                                                                         ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.494      ; 0.979      ;
; -0.468 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.493      ; 0.818      ;
; -0.463 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.493      ; 0.823      ;
; -0.427 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                                                                                                    ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.494      ; 0.860      ;
; -0.394 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.493      ; 0.892      ;
; -0.389 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.493      ; 0.897      ;
; -0.354 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.493      ; 0.932      ;
; -0.348 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.492      ; 0.937      ;
; -0.347 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.492      ; 0.938      ;
; -0.335 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.493      ; 0.951      ;
; -0.308 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_mosi                                                                                                         ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.494      ; 0.979      ;
; 0.100  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~29               ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; -0.037     ; 0.215      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[0]                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[0]                                                                                                                          ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[1]                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[1]                                                                                                                          ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[2]                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[2]                                                                                                                          ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|new_struction                                       ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|new_struction                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:12:general_regs|reg_16bit:reg|storage[5] ; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:12:general_regs|reg_16bit:reg|storage[5]                                                                               ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[0]                                                             ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[0]                                                                                                                                           ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_ready                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_ready                                                                                                    ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait5                        ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait5                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|count[0]                           ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|count[0]                                                                                                         ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait1                        ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait1                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait2                        ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait2                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait3                        ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait3                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait4                        ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait4                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[1]                   ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[1]                                                                                                 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[2]                   ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[2]                                                                                                 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]                 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]                                                                                               ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[1]                 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[1]                                                                                               ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[3]                 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[3]                                                                                               ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[0]                   ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[0]                                                                                                 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[2]                 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[2]                                                                                               ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[0]                       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[0]                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_clk                            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_clk                                                                                                          ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[6]                    ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[6]                                                                                                  ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[3]                    ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[3]                                                                                                  ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[1]                    ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[1]                                                                                                  ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[4]                    ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[4]                                                                                                  ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_mosi                           ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_mosi                                                                                                         ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_data_or_command                ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_data_or_command                                                                                              ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.229  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~17               ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; -0.050     ; 0.331      ;
; 0.237  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~5                ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; -0.054     ; 0.335      ;
; 0.239  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_ready                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.set_page_column3                                                                                           ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.241  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[10]                    ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[10]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[8]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[8]                                                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[4]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[4]                                                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[15]                                                            ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[15]                                                                                                                                          ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[9]                       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[9]                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.395      ;
; 0.249  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[2]                   ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]                                                                                               ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.401      ;
; 0.249  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]                 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[3]                                                                                               ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.401      ;
; 0.250  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|count[6]                           ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|count[6]                                                                                                         ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.402      ;
; 0.251  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]                 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[2]                                                                                               ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.403      ;
; 0.252  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]                 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[1]                                                                                               ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.404      ;
; 0.256  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait5                        ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|count[0]                                                                                                         ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.408      ;
; 0.258  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[0]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[0]                                                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.410      ;
; 0.262  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[2]                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|new_struction                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.414      ;
; 0.265  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[0]                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[2]                                                                                                                          ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.417      ;
; 0.273  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[2]                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[0]                                                                                                                          ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.425      ;
; 0.290  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~5                ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; -0.054     ; 0.388      ;
; 0.292  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[3]                       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component|altsyncram_uek1:auto_generated|altsyncram_9as1:altsyncram1|ram_block2a4~porta_address_reg3 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.066      ; 0.496      ;
; 0.294  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[4]                       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component|altsyncram_uek1:auto_generated|altsyncram_9as1:altsyncram1|ram_block2a4~porta_address_reg4 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.066      ; 0.498      ;
; 0.295  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[5]                       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component|altsyncram_uek1:auto_generated|altsyncram_9as1:altsyncram1|ram_block2a4~porta_address_reg5 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.066      ; 0.499      ;
; 0.298  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[9]                       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component|altsyncram_uek1:auto_generated|altsyncram_9as1:altsyncram1|ram_block2a4~porta_address_reg9 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.066      ; 0.502      ;
; 0.313  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~9                ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; -0.051     ; 0.414      ;
; 0.318  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[0]                   ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[1]                                                                                                 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.003      ; 0.473      ;
; 0.319  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~25               ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; -0.046     ; 0.425      ;
; 0.319  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~13               ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; -0.055     ; 0.416      ;
; 0.323  ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[15]                                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[15]~reg0                                                                                                              ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.001      ; 0.476      ;
; 0.323  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2|storage[10]                    ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[26]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.475      ;
; 0.323  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~25               ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; -0.047     ; 0.428      ;
; 0.324  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2|storage[1]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[17]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.476      ;
; 0.324  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2|storage[4]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[20]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.476      ;
; 0.324  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[1]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[1]                                                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.476      ;
; 0.325  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~1                ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; -0.052     ; 0.425      ;
; 0.326  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2|storage[8]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[24]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.478      ;
; 0.327  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[5]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[5]                                                                                                                                      ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2|storage[6]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[22]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.479      ;
; 0.328  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2|storage[0]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[16]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.480      ;
; 0.328  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2|storage[11]                    ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[27]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.480      ;
; 0.328  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait2                        ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.set_page_column2                                                                                           ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.480      ;
; 0.329  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2|storage[9]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[25]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.481      ;
; 0.331  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[1]                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|inst_reg_2_enable                                                                                                                 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.483      ;
; 0.332  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2|storage[2]                     ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[18]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.484      ;
; 0.332  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~13               ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; -0.055     ; 0.429      ;
; 0.338  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|state[1]                                            ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|inst_reg_1_enable                                                                                                                 ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.490      ;
; 0.343  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~29               ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; -0.037     ; 0.458      ;
; 0.345  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~21               ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; -0.053     ; 0.444      ;
; 0.346  ; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[11]                    ; letni_processor:sys|control_unit:sys_control_unit|insf_buffered_instruction[11]                                                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.498      ;
; 0.353  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~17               ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~_emulated                                                                                      ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; -0.049     ; 0.456      ;
; 0.358  ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[14]                                                            ; letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[14]                                                                                                                                          ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[3]                       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|vram_addr[3]                                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 0.000      ; 0.510      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset'                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                 ; Launch Clock                 ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.299 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[2] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~21 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.000        ; 0.051      ; 0.350      ;
; 0.300 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[6] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~5  ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.000        ; 0.054      ; 0.354      ;
; 0.303 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[4] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~13 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.000        ; 0.055      ; 0.358      ;
; 0.306 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[5] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~9  ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.000        ; 0.050      ; 0.356      ;
; 0.306 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[1] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~25 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.000        ; 0.047      ; 0.353      ;
; 0.307 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[7] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~1  ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.000        ; 0.051      ; 0.358      ;
; 0.307 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[3] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~17 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.000        ; 0.050      ; 0.357      ;
; 0.396 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[0] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~29 ; clock_divider:cd|CLK_DIV[10] ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 0.000        ; 0.036      ; 0.432      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock_divider:cd|CLK_DIV[10]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                        ; Launch Clock                                                                                                     ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.151 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 1.492      ; 2.014      ;
; 0.151 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 1.492      ; 2.014      ;
; 0.163 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 1.493      ; 2.003      ;
; 0.163 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 1.493      ; 2.003      ;
; 0.163 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 1.493      ; 2.003      ;
; 0.163 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 1.493      ; 2.003      ;
; 0.333 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_ready               ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 1.493      ; 1.833      ;
; 0.333 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[1]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 1.496      ; 1.836      ;
; 0.333 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[2]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 1.497      ; 1.837      ;
; 0.333 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 1.497      ; 1.837      ;
; 0.333 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[1]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 1.497      ; 1.837      ;
; 0.333 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[3]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 1.497      ; 1.837      ;
; 0.333 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[0]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 1.493      ; 1.833      ;
; 0.333 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[2]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 1.497      ; 1.837      ;
; 0.333 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_clk                     ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 1.493      ; 1.833      ;
; 0.333 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 1.493      ; 1.833      ;
; 0.333 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.500        ; 1.493      ; 1.833      ;
; 0.651 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 1.492      ; 2.014      ;
; 0.651 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 1.492      ; 2.014      ;
; 0.663 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 1.493      ; 2.003      ;
; 0.663 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 1.493      ; 2.003      ;
; 0.663 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 1.493      ; 2.003      ;
; 0.663 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 1.493      ; 2.003      ;
; 0.833 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_ready               ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 1.493      ; 1.833      ;
; 0.833 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[1]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 1.496      ; 1.836      ;
; 0.833 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[2]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 1.497      ; 1.837      ;
; 0.833 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 1.497      ; 1.837      ;
; 0.833 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[1]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 1.497      ; 1.837      ;
; 0.833 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[3]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 1.497      ; 1.837      ;
; 0.833 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[0]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 1.493      ; 1.833      ;
; 0.833 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[2]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 1.497      ; 1.837      ;
; 0.833 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_clk                     ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 1.493      ; 1.833      ;
; 0.833 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 1.493      ; 1.833      ;
; 0.833 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 1.000        ; 1.493      ; 1.833      ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock_divider:cd|CLK_DIV[10]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                        ; Launch Clock                                                                                                     ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.047 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_ready               ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.493      ; 1.833      ;
; 0.047 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[1]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.496      ; 1.836      ;
; 0.047 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[2]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.497      ; 1.837      ;
; 0.047 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.497      ; 1.837      ;
; 0.047 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[1]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.497      ; 1.837      ;
; 0.047 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[3]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.497      ; 1.837      ;
; 0.047 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[0]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.493      ; 1.833      ;
; 0.047 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[2]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.497      ; 1.837      ;
; 0.047 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_clk                     ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.493      ; 1.833      ;
; 0.047 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.493      ; 1.833      ;
; 0.047 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.493      ; 1.833      ;
; 0.217 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.493      ; 2.003      ;
; 0.217 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.493      ; 2.003      ;
; 0.217 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.493      ; 2.003      ;
; 0.217 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.493      ; 2.003      ;
; 0.229 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.492      ; 2.014      ;
; 0.229 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 0.000        ; 1.492      ; 2.014      ;
; 0.547 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_ready               ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.493      ; 1.833      ;
; 0.547 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[1]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.496      ; 1.836      ;
; 0.547 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[2]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.497      ; 1.837      ;
; 0.547 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.497      ; 1.837      ;
; 0.547 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[1]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.497      ; 1.837      ;
; 0.547 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[3]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.497      ; 1.837      ;
; 0.547 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[0]            ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.493      ; 1.833      ;
; 0.547 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[2]          ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.497      ; 1.837      ;
; 0.547 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|spi_clk                     ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.493      ; 1.833      ;
; 0.547 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.493      ; 1.833      ;
; 0.547 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.493      ; 1.833      ;
; 0.717 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.493      ; 2.003      ;
; 0.717 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.493      ; 2.003      ;
; 0.717 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.493      ; 2.003      ;
; 0.717 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.493      ; 2.003      ;
; 0.729 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.492      ; 2.014      ;
; 0.729 ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~_emulated ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; -0.500       ; 1.492      ; 2.014      ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_divider:cd|CLK_DIV[10]'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0                      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0                      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a1                      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a1                      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10                     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10                     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11                     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11                     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a12                     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_divider:cd|CLK_DIV[10] ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ram_block1a12                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_50'                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock_50 ; Rise       ; clock_50                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_divider:cd|CLK_DIV[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; cd|CLK_DIV[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; cd|CLK_DIV[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~clkctrl|outclk      ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset'                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                            ; Clock Edge ; Target                                                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~29 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~29 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~25 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~25 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~21 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~21 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~17 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~17 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~13 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~13 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~9  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~9  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~5  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~5  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~1  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~1  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[0]~29|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[0]~29|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[1]~25|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[1]~25|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[2]~21|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[2]~21|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[3]~17|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[3]~17|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[4]~13|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[4]~13|datac                                                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[5]~9|datac                                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[5]~9|datac                                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[6]~5|datac                                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[6]~5|datac                                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[7]~1|datac                                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_data_s[7]~1|datac                                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_reset|regout                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_reset|regout                                                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_reset~clkctrl|inclk[0]                                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_reset~clkctrl|inclk[0]                                                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_reset~clkctrl|outclk                                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; Rise       ; sys|sys_control_unit|mem_ctrl|oled|shifter_reset~clkctrl|outclk                                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; key[*]    ; clock_divider:cd|CLK_DIV[10] ; 3.286 ; 3.286 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  key[0]   ; clock_divider:cd|CLK_DIV[10] ; 3.286 ; 3.286 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; key[*]    ; clock_divider:cd|CLK_DIV[10] ; -2.746 ; -2.746 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  key[0]   ; clock_divider:cd|CLK_DIV[10] ; -2.746 ; -2.746 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; GPIO_0[*]  ; clock_divider:cd|CLK_DIV[10] ; 3.848 ; 3.848 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[0] ; clock_divider:cd|CLK_DIV[10] ; 3.729 ; 3.729 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[2] ; clock_divider:cd|CLK_DIV[10] ; 3.735 ; 3.735 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[4] ; clock_divider:cd|CLK_DIV[10] ; 3.522 ; 3.522 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[6] ; clock_divider:cd|CLK_DIV[10] ; 3.848 ; 3.848 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex0[*]    ; clock_divider:cd|CLK_DIV[10] ; 4.888 ; 4.888 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[0]   ; clock_divider:cd|CLK_DIV[10] ; 4.562 ; 4.562 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[1]   ; clock_divider:cd|CLK_DIV[10] ; 4.666 ; 4.666 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[2]   ; clock_divider:cd|CLK_DIV[10] ; 4.573 ; 4.573 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[3]   ; clock_divider:cd|CLK_DIV[10] ; 4.848 ; 4.848 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[4]   ; clock_divider:cd|CLK_DIV[10] ; 4.888 ; 4.888 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[5]   ; clock_divider:cd|CLK_DIV[10] ; 4.613 ; 4.613 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[6]   ; clock_divider:cd|CLK_DIV[10] ; 4.586 ; 4.586 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex1[*]    ; clock_divider:cd|CLK_DIV[10] ; 4.974 ; 4.974 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[0]   ; clock_divider:cd|CLK_DIV[10] ; 4.608 ; 4.608 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[1]   ; clock_divider:cd|CLK_DIV[10] ; 4.849 ; 4.849 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[2]   ; clock_divider:cd|CLK_DIV[10] ; 4.483 ; 4.483 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[3]   ; clock_divider:cd|CLK_DIV[10] ; 4.974 ; 4.974 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[4]   ; clock_divider:cd|CLK_DIV[10] ; 4.801 ; 4.801 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[5]   ; clock_divider:cd|CLK_DIV[10] ; 4.850 ; 4.850 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[6]   ; clock_divider:cd|CLK_DIV[10] ; 4.710 ; 4.710 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex2[*]    ; clock_divider:cd|CLK_DIV[10] ; 5.189 ; 5.189 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[0]   ; clock_divider:cd|CLK_DIV[10] ; 4.924 ; 4.924 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[1]   ; clock_divider:cd|CLK_DIV[10] ; 4.708 ; 4.708 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[2]   ; clock_divider:cd|CLK_DIV[10] ; 4.748 ; 4.748 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[3]   ; clock_divider:cd|CLK_DIV[10] ; 4.772 ; 4.772 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[4]   ; clock_divider:cd|CLK_DIV[10] ; 5.045 ; 5.045 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[5]   ; clock_divider:cd|CLK_DIV[10] ; 5.189 ; 5.189 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[6]   ; clock_divider:cd|CLK_DIV[10] ; 4.732 ; 4.732 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex3[*]    ; clock_divider:cd|CLK_DIV[10] ; 5.134 ; 5.134 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[0]   ; clock_divider:cd|CLK_DIV[10] ; 4.984 ; 4.984 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[1]   ; clock_divider:cd|CLK_DIV[10] ; 5.127 ; 5.127 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[2]   ; clock_divider:cd|CLK_DIV[10] ; 5.134 ; 5.134 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[3]   ; clock_divider:cd|CLK_DIV[10] ; 4.988 ; 4.988 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[4]   ; clock_divider:cd|CLK_DIV[10] ; 4.974 ; 4.974 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[5]   ; clock_divider:cd|CLK_DIV[10] ; 4.987 ; 4.987 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[6]   ; clock_divider:cd|CLK_DIV[10] ; 5.011 ; 5.011 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; ledg[*]    ; clock_divider:cd|CLK_DIV[10] ; 4.423 ; 4.423 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[0]   ; clock_divider:cd|CLK_DIV[10] ; 4.131 ; 4.131 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[1]   ; clock_divider:cd|CLK_DIV[10] ; 4.418 ; 4.418 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[2]   ; clock_divider:cd|CLK_DIV[10] ; 4.111 ; 4.111 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[4]   ; clock_divider:cd|CLK_DIV[10] ; 4.127 ; 4.127 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[5]   ; clock_divider:cd|CLK_DIV[10] ; 4.298 ; 4.298 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[6]   ; clock_divider:cd|CLK_DIV[10] ; 4.423 ; 4.423 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; ledr[*]    ; clock_divider:cd|CLK_DIV[10] ; 1.807 ;       ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledr[0]   ; clock_divider:cd|CLK_DIV[10] ; 1.807 ;       ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; ledr[*]    ; clock_divider:cd|CLK_DIV[10] ;       ; 1.807 ; Fall       ; clock_divider:cd|CLK_DIV[10] ;
;  ledr[0]   ; clock_divider:cd|CLK_DIV[10] ;       ; 1.807 ; Fall       ; clock_divider:cd|CLK_DIV[10] ;
+------------+------------------------------+-------+-------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; GPIO_0[*]  ; clock_divider:cd|CLK_DIV[10] ; 3.522 ; 3.522 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[0] ; clock_divider:cd|CLK_DIV[10] ; 3.729 ; 3.729 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[2] ; clock_divider:cd|CLK_DIV[10] ; 3.735 ; 3.735 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[4] ; clock_divider:cd|CLK_DIV[10] ; 3.522 ; 3.522 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[6] ; clock_divider:cd|CLK_DIV[10] ; 3.848 ; 3.848 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex0[*]    ; clock_divider:cd|CLK_DIV[10] ; 4.227 ; 4.227 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[0]   ; clock_divider:cd|CLK_DIV[10] ; 4.236 ; 4.236 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[1]   ; clock_divider:cd|CLK_DIV[10] ; 4.227 ; 4.227 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[2]   ; clock_divider:cd|CLK_DIV[10] ; 4.267 ; 4.267 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[3]   ; clock_divider:cd|CLK_DIV[10] ; 4.532 ; 4.532 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[4]   ; clock_divider:cd|CLK_DIV[10] ; 4.578 ; 4.578 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[5]   ; clock_divider:cd|CLK_DIV[10] ; 4.308 ; 4.308 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[6]   ; clock_divider:cd|CLK_DIV[10] ; 4.280 ; 4.280 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex1[*]    ; clock_divider:cd|CLK_DIV[10] ; 3.973 ; 3.973 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[0]   ; clock_divider:cd|CLK_DIV[10] ; 4.093 ; 4.093 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[1]   ; clock_divider:cd|CLK_DIV[10] ; 4.371 ; 4.371 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[2]   ; clock_divider:cd|CLK_DIV[10] ; 3.973 ; 3.973 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[3]   ; clock_divider:cd|CLK_DIV[10] ; 4.495 ; 4.495 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[4]   ; clock_divider:cd|CLK_DIV[10] ; 4.290 ; 4.290 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[5]   ; clock_divider:cd|CLK_DIV[10] ; 4.339 ; 4.339 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[6]   ; clock_divider:cd|CLK_DIV[10] ; 4.199 ; 4.199 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex2[*]    ; clock_divider:cd|CLK_DIV[10] ; 4.527 ; 4.527 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[0]   ; clock_divider:cd|CLK_DIV[10] ; 4.635 ; 4.635 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[1]   ; clock_divider:cd|CLK_DIV[10] ; 4.527 ; 4.527 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[2]   ; clock_divider:cd|CLK_DIV[10] ; 4.580 ; 4.580 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[3]   ; clock_divider:cd|CLK_DIV[10] ; 4.596 ; 4.596 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[4]   ; clock_divider:cd|CLK_DIV[10] ; 4.869 ; 4.869 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[5]   ; clock_divider:cd|CLK_DIV[10] ; 5.013 ; 5.013 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[6]   ; clock_divider:cd|CLK_DIV[10] ; 4.545 ; 4.545 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex3[*]    ; clock_divider:cd|CLK_DIV[10] ; 4.576 ; 4.576 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[0]   ; clock_divider:cd|CLK_DIV[10] ; 4.587 ; 4.587 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[1]   ; clock_divider:cd|CLK_DIV[10] ; 4.735 ; 4.735 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[2]   ; clock_divider:cd|CLK_DIV[10] ; 4.731 ; 4.731 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[3]   ; clock_divider:cd|CLK_DIV[10] ; 4.594 ; 4.594 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[4]   ; clock_divider:cd|CLK_DIV[10] ; 4.576 ; 4.576 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[5]   ; clock_divider:cd|CLK_DIV[10] ; 4.589 ; 4.589 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[6]   ; clock_divider:cd|CLK_DIV[10] ; 4.614 ; 4.614 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; ledg[*]    ; clock_divider:cd|CLK_DIV[10] ; 4.111 ; 4.111 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[0]   ; clock_divider:cd|CLK_DIV[10] ; 4.131 ; 4.131 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[1]   ; clock_divider:cd|CLK_DIV[10] ; 4.418 ; 4.418 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[2]   ; clock_divider:cd|CLK_DIV[10] ; 4.111 ; 4.111 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[4]   ; clock_divider:cd|CLK_DIV[10] ; 4.127 ; 4.127 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[5]   ; clock_divider:cd|CLK_DIV[10] ; 4.298 ; 4.298 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[6]   ; clock_divider:cd|CLK_DIV[10] ; 4.423 ; 4.423 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; ledr[*]    ; clock_divider:cd|CLK_DIV[10] ; 1.807 ;       ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledr[0]   ; clock_divider:cd|CLK_DIV[10] ; 1.807 ;       ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; ledr[*]    ; clock_divider:cd|CLK_DIV[10] ;       ; 1.807 ; Fall       ; clock_divider:cd|CLK_DIV[10] ;
;  ledr[0]   ; clock_divider:cd|CLK_DIV[10] ;       ; 1.807 ; Fall       ; clock_divider:cd|CLK_DIV[10] ;
+------------+------------------------------+-------+-------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                                             ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                  ; -63.179   ; -2.528 ; -0.324   ; 0.047   ; -2.064              ;
;  clock_50                                                                                                         ; -1.424    ; -2.528 ; N/A      ; N/A     ; -1.631              ;
;  clock_divider:cd|CLK_DIV[10]                                                                                     ; -63.179   ; -0.968 ; -0.324   ; 0.047   ; -2.064              ;
;  letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; -0.805    ; 0.299  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                                                   ; -9612.455 ; -10.54 ; -1.876   ; 0.0     ; -3014.891           ;
;  clock_50                                                                                                         ; -9.913    ; -2.528 ; N/A      ; N/A     ; -15.073             ;
;  clock_divider:cd|CLK_DIV[10]                                                                                     ; -9597.491 ; -8.833 ; -1.876   ; 0.000   ; -2999.818           ;
;  letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; -5.051    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; key[*]    ; clock_divider:cd|CLK_DIV[10] ; 7.115 ; 7.115 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  key[0]   ; clock_divider:cd|CLK_DIV[10] ; 7.115 ; 7.115 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; key[*]    ; clock_divider:cd|CLK_DIV[10] ; -2.746 ; -2.746 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  key[0]   ; clock_divider:cd|CLK_DIV[10] ; -2.746 ; -2.746 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; GPIO_0[*]  ; clock_divider:cd|CLK_DIV[10] ; 7.280  ; 7.280  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[0] ; clock_divider:cd|CLK_DIV[10] ; 6.986  ; 6.986  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[2] ; clock_divider:cd|CLK_DIV[10] ; 6.991  ; 6.991  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[4] ; clock_divider:cd|CLK_DIV[10] ; 6.427  ; 6.427  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[6] ; clock_divider:cd|CLK_DIV[10] ; 7.280  ; 7.280  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex0[*]    ; clock_divider:cd|CLK_DIV[10] ; 10.125 ; 10.125 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[0]   ; clock_divider:cd|CLK_DIV[10] ; 9.212  ; 9.212  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[1]   ; clock_divider:cd|CLK_DIV[10] ; 9.479  ; 9.479  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[2]   ; clock_divider:cd|CLK_DIV[10] ; 9.203  ; 9.203  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[3]   ; clock_divider:cd|CLK_DIV[10] ; 10.001 ; 10.001 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[4]   ; clock_divider:cd|CLK_DIV[10] ; 10.125 ; 10.125 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[5]   ; clock_divider:cd|CLK_DIV[10] ; 9.270  ; 9.270  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[6]   ; clock_divider:cd|CLK_DIV[10] ; 9.218  ; 9.218  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex1[*]    ; clock_divider:cd|CLK_DIV[10] ; 10.424 ; 10.424 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[0]   ; clock_divider:cd|CLK_DIV[10] ; 9.322  ; 9.322  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[1]   ; clock_divider:cd|CLK_DIV[10] ; 10.076 ; 10.076 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[2]   ; clock_divider:cd|CLK_DIV[10] ; 9.025  ; 9.025  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[3]   ; clock_divider:cd|CLK_DIV[10] ; 10.424 ; 10.424 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[4]   ; clock_divider:cd|CLK_DIV[10] ; 9.885  ; 9.885  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[5]   ; clock_divider:cd|CLK_DIV[10] ; 9.963  ; 9.963  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[6]   ; clock_divider:cd|CLK_DIV[10] ; 9.508  ; 9.508  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex2[*]    ; clock_divider:cd|CLK_DIV[10] ; 10.651 ; 10.651 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[0]   ; clock_divider:cd|CLK_DIV[10] ; 9.976  ; 9.976  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[1]   ; clock_divider:cd|CLK_DIV[10] ; 9.576  ; 9.576  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[2]   ; clock_divider:cd|CLK_DIV[10] ; 9.561  ; 9.561  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[3]   ; clock_divider:cd|CLK_DIV[10] ; 9.649  ; 9.649  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[4]   ; clock_divider:cd|CLK_DIV[10] ; 10.514 ; 10.514 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[5]   ; clock_divider:cd|CLK_DIV[10] ; 10.651 ; 10.651 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[6]   ; clock_divider:cd|CLK_DIV[10] ; 9.590  ; 9.590  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex3[*]    ; clock_divider:cd|CLK_DIV[10] ; 10.662 ; 10.662 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[0]   ; clock_divider:cd|CLK_DIV[10] ; 10.431 ; 10.431 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[1]   ; clock_divider:cd|CLK_DIV[10] ; 10.662 ; 10.662 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[2]   ; clock_divider:cd|CLK_DIV[10] ; 10.659 ; 10.659 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[3]   ; clock_divider:cd|CLK_DIV[10] ; 10.471 ; 10.471 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[4]   ; clock_divider:cd|CLK_DIV[10] ; 10.430 ; 10.430 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[5]   ; clock_divider:cd|CLK_DIV[10] ; 10.472 ; 10.472 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[6]   ; clock_divider:cd|CLK_DIV[10] ; 10.501 ; 10.501 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; ledg[*]    ; clock_divider:cd|CLK_DIV[10] ; 8.544  ; 8.544  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[0]   ; clock_divider:cd|CLK_DIV[10] ; 8.150  ; 8.150  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[1]   ; clock_divider:cd|CLK_DIV[10] ; 8.447  ; 8.447  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[2]   ; clock_divider:cd|CLK_DIV[10] ; 8.120  ; 8.120  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[4]   ; clock_divider:cd|CLK_DIV[10] ; 8.035  ; 8.035  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[5]   ; clock_divider:cd|CLK_DIV[10] ; 8.544  ; 8.544  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[6]   ; clock_divider:cd|CLK_DIV[10] ; 8.459  ; 8.459  ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; ledr[*]    ; clock_divider:cd|CLK_DIV[10] ; 3.772  ;        ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledr[0]   ; clock_divider:cd|CLK_DIV[10] ; 3.772  ;        ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; ledr[*]    ; clock_divider:cd|CLK_DIV[10] ;        ; 3.772  ; Fall       ; clock_divider:cd|CLK_DIV[10] ;
;  ledr[0]   ; clock_divider:cd|CLK_DIV[10] ;        ; 3.772  ; Fall       ; clock_divider:cd|CLK_DIV[10] ;
+------------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+-------+-------+------------+------------------------------+
; GPIO_0[*]  ; clock_divider:cd|CLK_DIV[10] ; 3.522 ; 3.522 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[0] ; clock_divider:cd|CLK_DIV[10] ; 3.729 ; 3.729 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[2] ; clock_divider:cd|CLK_DIV[10] ; 3.735 ; 3.735 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[4] ; clock_divider:cd|CLK_DIV[10] ; 3.522 ; 3.522 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  GPIO_0[6] ; clock_divider:cd|CLK_DIV[10] ; 3.848 ; 3.848 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex0[*]    ; clock_divider:cd|CLK_DIV[10] ; 4.227 ; 4.227 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[0]   ; clock_divider:cd|CLK_DIV[10] ; 4.236 ; 4.236 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[1]   ; clock_divider:cd|CLK_DIV[10] ; 4.227 ; 4.227 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[2]   ; clock_divider:cd|CLK_DIV[10] ; 4.267 ; 4.267 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[3]   ; clock_divider:cd|CLK_DIV[10] ; 4.532 ; 4.532 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[4]   ; clock_divider:cd|CLK_DIV[10] ; 4.578 ; 4.578 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[5]   ; clock_divider:cd|CLK_DIV[10] ; 4.308 ; 4.308 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex0[6]   ; clock_divider:cd|CLK_DIV[10] ; 4.280 ; 4.280 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex1[*]    ; clock_divider:cd|CLK_DIV[10] ; 3.973 ; 3.973 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[0]   ; clock_divider:cd|CLK_DIV[10] ; 4.093 ; 4.093 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[1]   ; clock_divider:cd|CLK_DIV[10] ; 4.371 ; 4.371 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[2]   ; clock_divider:cd|CLK_DIV[10] ; 3.973 ; 3.973 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[3]   ; clock_divider:cd|CLK_DIV[10] ; 4.495 ; 4.495 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[4]   ; clock_divider:cd|CLK_DIV[10] ; 4.290 ; 4.290 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[5]   ; clock_divider:cd|CLK_DIV[10] ; 4.339 ; 4.339 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex1[6]   ; clock_divider:cd|CLK_DIV[10] ; 4.199 ; 4.199 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex2[*]    ; clock_divider:cd|CLK_DIV[10] ; 4.527 ; 4.527 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[0]   ; clock_divider:cd|CLK_DIV[10] ; 4.635 ; 4.635 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[1]   ; clock_divider:cd|CLK_DIV[10] ; 4.527 ; 4.527 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[2]   ; clock_divider:cd|CLK_DIV[10] ; 4.580 ; 4.580 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[3]   ; clock_divider:cd|CLK_DIV[10] ; 4.596 ; 4.596 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[4]   ; clock_divider:cd|CLK_DIV[10] ; 4.869 ; 4.869 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[5]   ; clock_divider:cd|CLK_DIV[10] ; 5.013 ; 5.013 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex2[6]   ; clock_divider:cd|CLK_DIV[10] ; 4.545 ; 4.545 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; hex3[*]    ; clock_divider:cd|CLK_DIV[10] ; 4.576 ; 4.576 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[0]   ; clock_divider:cd|CLK_DIV[10] ; 4.587 ; 4.587 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[1]   ; clock_divider:cd|CLK_DIV[10] ; 4.735 ; 4.735 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[2]   ; clock_divider:cd|CLK_DIV[10] ; 4.731 ; 4.731 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[3]   ; clock_divider:cd|CLK_DIV[10] ; 4.594 ; 4.594 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[4]   ; clock_divider:cd|CLK_DIV[10] ; 4.576 ; 4.576 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[5]   ; clock_divider:cd|CLK_DIV[10] ; 4.589 ; 4.589 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  hex3[6]   ; clock_divider:cd|CLK_DIV[10] ; 4.614 ; 4.614 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; ledg[*]    ; clock_divider:cd|CLK_DIV[10] ; 4.111 ; 4.111 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[0]   ; clock_divider:cd|CLK_DIV[10] ; 4.131 ; 4.131 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[1]   ; clock_divider:cd|CLK_DIV[10] ; 4.418 ; 4.418 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[2]   ; clock_divider:cd|CLK_DIV[10] ; 4.111 ; 4.111 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[4]   ; clock_divider:cd|CLK_DIV[10] ; 4.127 ; 4.127 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[5]   ; clock_divider:cd|CLK_DIV[10] ; 4.298 ; 4.298 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledg[6]   ; clock_divider:cd|CLK_DIV[10] ; 4.423 ; 4.423 ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; ledr[*]    ; clock_divider:cd|CLK_DIV[10] ; 1.807 ;       ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
;  ledr[0]   ; clock_divider:cd|CLK_DIV[10] ; 1.807 ;       ; Rise       ; clock_divider:cd|CLK_DIV[10] ;
; ledr[*]    ; clock_divider:cd|CLK_DIV[10] ;       ; 1.807 ; Fall       ; clock_divider:cd|CLK_DIV[10] ;
;  ledr[0]   ; clock_divider:cd|CLK_DIV[10] ;       ; 1.807 ; Fall       ; clock_divider:cd|CLK_DIV[10] ;
+------------+------------------------------+-------+-------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                                                       ; To Clock                                                                                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; clock_50                                                                                                         ; clock_50                                                                                                         ; 65           ; 0        ; 0        ; 0        ;
; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_50                                                                                                         ; 1            ; 1        ; 0        ; 0        ;
; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10]                                                                                     ; 28           ; 11       ; 0        ; 0        ;
; clock_divider:cd|CLK_DIV[10]                                                                                     ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 8            ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                                                       ; To Clock                                                                                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; clock_50                                                                                                         ; clock_50                                                                                                         ; 65           ; 0        ; 0        ; 0        ;
; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_50                                                                                                         ; 1            ; 1        ; 0        ; 0        ;
; clock_divider:cd|CLK_DIV[10]                                                                                     ; clock_divider:cd|CLK_DIV[10]                                                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10]                                                                                     ; 28           ; 11       ; 0        ; 0        ;
; clock_divider:cd|CLK_DIV[10]                                                                                     ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 8            ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                       ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------+------------------------------+----------+----------+----------+----------+
; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 17       ; 17       ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                       ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------+------------------------------+----------+----------+----------+----------+
; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; clock_divider:cd|CLK_DIV[10] ; 17       ; 17       ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 435   ; 435  ;
; Unconstrained Output Ports      ; 39    ; 39   ;
; Unconstrained Output Port Paths ; 123   ; 123  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 29 08:29:53 2019
Info: Command: quartus_sta letin -c letin
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'letin.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider:cd|CLK_DIV[10] clock_divider:cd|CLK_DIV[10]
    Info (332105): create_clock -period 1.000 -name clock_50 clock_50
    Info (332105): create_clock -period 1.000 -name letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset
Warning (332125): Found combinational loop of 13 nodes
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[1]~28|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[1]~19|datab"
    Warning (332126): Node "sys|sys_control_unit|system_bus[1]~19|combout"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[1]~17|datac"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[1]~17|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[1]~18|datab"
    Warning (332126): Node "sys|sys_control_unit|system_bus[1]~18|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[1]~19|datad"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[1]~25|datad"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[1]~25|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[1]~27|datac"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[1]~27|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[1]~28|datab"
Warning (332125): Found combinational loop of 13 nodes
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[13]~29|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[13]~42|datab"
    Warning (332126): Node "sys|sys_control_unit|system_bus[13]~42|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[13]~43|datab"
    Warning (332126): Node "sys|sys_control_unit|system_bus[13]~43|combout"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[13]~29|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[13]~157|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[13]~157|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[13]~159|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[13]~159|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[13]~160|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[13]~160|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[13]~43|dataa"
Warning (332125): Found combinational loop of 13 nodes
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[4]~20|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[4]~24|datad"
    Warning (332126): Node "sys|sys_control_unit|system_bus[4]~24|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[4]~25|dataa"
    Warning (332126): Node "sys|sys_control_unit|system_bus[4]~25|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[4]~58|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[4]~58|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[4]~60|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[4]~60|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[4]~61|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[4]~61|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[4]~25|datab"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[4]~20|datad"
Warning (332125): Found combinational loop of 13 nodes
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[5]~21|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[5]~26|datab"
    Warning (332126): Node "sys|sys_control_unit|system_bus[5]~26|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[5]~27|dataa"
    Warning (332126): Node "sys|sys_control_unit|system_bus[5]~27|combout"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[5]~21|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[5]~69|datac"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[5]~69|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[5]~71|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[5]~71|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[5]~72|datad"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[5]~72|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[5]~27|datad"
Warning (332125): Found combinational loop of 13 nodes
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[14]~30|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[14]~44|datab"
    Warning (332126): Node "sys|sys_control_unit|system_bus[14]~44|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[14]~45|datab"
    Warning (332126): Node "sys|sys_control_unit|system_bus[14]~45|combout"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[14]~30|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[14]~169|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[14]~169|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[14]~171|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[14]~171|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[14]~172|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[14]~172|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[14]~45|dataa"
Warning (332125): Found combinational loop of 13 nodes
    Warning (332126): Node "sys|sys_control_unit|system_bus[6]~29|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[6]~80|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[6]~80|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[6]~82|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[6]~82|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[6]~83|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[6]~83|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[6]~29|datad"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[6]~22|datab"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[6]~22|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[6]~28|dataa"
    Warning (332126): Node "sys|sys_control_unit|system_bus[6]~28|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[6]~29|dataa"
Warning (332125): Found combinational loop of 13 nodes
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[12]~28|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[12]~40|datab"
    Warning (332126): Node "sys|sys_control_unit|system_bus[12]~40|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[12]~41|datab"
    Warning (332126): Node "sys|sys_control_unit|system_bus[12]~41|combout"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[12]~28|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[12]~146|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[12]~146|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[12]~148|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[12]~148|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[12]~149|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[12]~149|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[12]~41|datac"
Warning (332125): Found combinational loop of 13 nodes
    Warning (332126): Node "sys|sys_control_unit|system_bus[7]~31|combout"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[7]~23|datab"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[7]~23|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[7]~30|datab"
    Warning (332126): Node "sys|sys_control_unit|system_bus[7]~30|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[7]~31|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[7]~91|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[7]~91|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[7]~93|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[7]~93|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[7]~94|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[7]~94|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[7]~31|dataa"
Warning (332125): Found combinational loop of 13 nodes
    Warning (332126): Node "sys|sys_control_unit|system_bus[8]~33|combout"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[8]~24|dataa"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[8]~24|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[8]~32|datab"
    Warning (332126): Node "sys|sys_control_unit|system_bus[8]~32|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[8]~33|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[8]~102|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[8]~102|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[8]~104|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[8]~104|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[8]~105|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[8]~105|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[8]~33|datab"
Warning (332125): Found combinational loop of 13 nodes
    Warning (332126): Node "sys|sys_control_unit|system_bus[9]~35|combout"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[9]~25|datab"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[9]~25|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[9]~34|datab"
    Warning (332126): Node "sys|sys_control_unit|system_bus[9]~34|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[9]~35|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[9]~113|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[9]~113|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[9]~115|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[9]~115|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[9]~116|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[9]~116|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[9]~35|datab"
Warning (332125): Found combinational loop of 13 nodes
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[10]~26|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[10]~36|dataa"
    Warning (332126): Node "sys|sys_control_unit|system_bus[10]~36|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[10]~37|datad"
    Warning (332126): Node "sys|sys_control_unit|system_bus[10]~37|combout"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[10]~26|datac"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[10]~124|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[10]~124|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[10]~126|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[10]~126|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[10]~127|datac"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[10]~127|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[10]~37|dataa"
Warning (332125): Found combinational loop of 13 nodes
    Warning (332126): Node "sys|sys_control_unit|system_bus[11]~39|combout"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[11]~27|dataa"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[11]~27|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[11]~38|dataa"
    Warning (332126): Node "sys|sys_control_unit|system_bus[11]~38|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[11]~39|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[11]~135|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[11]~135|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[11]~137|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[11]~137|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[11]~138|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[11]~138|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[11]~39|dataa"
Warning (332125): Found combinational loop of 13 nodes
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[15]~31|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[15]~46|datab"
    Warning (332126): Node "sys|sys_control_unit|system_bus[15]~46|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[15]~47|dataa"
    Warning (332126): Node "sys|sys_control_unit|system_bus[15]~47|combout"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[15]~31|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[15]~181|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[15]~181|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[15]~183|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[15]~183|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[15]~184|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[15]~184|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[15]~47|datab"
Warning (332125): Found combinational loop of 13 nodes
    Warning (332126): Node "sys|sys_control_unit|system_bus[0]~17|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[0]~7|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[0]~7|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[0]~9|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[0]~9|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[0]~17|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[0]~17|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[0]~17|datad"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[0]~16|datac"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[0]~16|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[0]~16|dataa"
    Warning (332126): Node "sys|sys_control_unit|system_bus[0]~16|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[0]~17|dataa"
Warning (332125): Found combinational loop of 13 nodes
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[3]~19|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[3]~22|datab"
    Warning (332126): Node "sys|sys_control_unit|system_bus[3]~22|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[3]~23|datad"
    Warning (332126): Node "sys|sys_control_unit|system_bus[3]~23|combout"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[3]~19|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[3]~47|datab"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[3]~47|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[3]~49|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[3]~49|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[3]~50|datad"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[3]~50|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[3]~23|dataa"
Warning (332125): Found combinational loop of 13 nodes
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[2]~18|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[2]~20|datac"
    Warning (332126): Node "sys|sys_control_unit|system_bus[2]~20|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[2]~21|datad"
    Warning (332126): Node "sys|sys_control_unit|system_bus[2]~21|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[2]~36|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[2]~36|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[2]~38|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[2]~38|combout"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[2]~39|dataa"
    Warning (332126): Node "sys|sys_datapath|accumulate|buff|output[2]~39|combout"
    Warning (332126): Node "sys|sys_control_unit|system_bus[2]~21|datab"
    Warning (332126): Node "sys|sys_control_unit|deco_mem_data_buf|output[2]~18|datad"
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -63.179
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -63.179     -9597.491 clock_divider:cd|CLK_DIV[10] 
    Info (332119):    -1.424        -9.913 clock_50 
    Info (332119):    -0.805        -5.051 letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset 
Info (332146): Worst-case hold slack is -2.528
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.528        -2.528 clock_50 
    Info (332119):    -0.800        -5.765 clock_divider:cd|CLK_DIV[10] 
    Info (332119):     0.434         0.000 letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset 
Info (332146): Worst-case recovery slack is -0.324
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.324        -1.876 clock_divider:cd|CLK_DIV[10] 
Info (332146): Worst-case removal slack is 0.185
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.185         0.000 clock_divider:cd|CLK_DIV[10] 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -2999.818 clock_divider:cd|CLK_DIV[10] 
    Info (332119):    -1.631       -15.073 clock_50 
    Info (332119):     0.500         0.000 letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -23.079
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -23.079     -3126.410 clock_divider:cd|CLK_DIV[10] 
    Info (332119):     0.031         0.000 clock_50 
    Info (332119):     0.208         0.000 letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset 
Info (332146): Worst-case hold slack is -1.707
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.707        -1.707 clock_50 
    Info (332119):    -0.968        -8.833 clock_divider:cd|CLK_DIV[10] 
    Info (332119):     0.299         0.000 letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset 
Info (332146): Worst-case recovery slack is 0.151
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.151         0.000 clock_divider:cd|CLK_DIV[10] 
Info (332146): Worst-case removal slack is 0.047
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.047         0.000 clock_divider:cd|CLK_DIV[10] 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -2766.372 clock_divider:cd|CLK_DIV[10] 
    Info (332119):    -1.380       -12.380 clock_50 
    Info (332119):     0.500         0.000 letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 229 warnings
    Info: Peak virtual memory: 4606 megabytes
    Info: Processing ended: Wed May 29 08:29:55 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


