{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710525931321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710525931321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 15:05:31 2024 " "Processing started: Fri Mar 15 15:05:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710525931321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710525931321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710525931321 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710525931634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma4bits-arq_soma4bits " "Found design unit 1: soma4bits-arq_soma4bits" {  } { { "soma4bits.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/soma4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932087 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma4bits " "Found entity 1: soma4bits" {  } { { "soma4bits.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/soma4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710525932087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MS-Arq " "Found design unit 1: MS-Arq" {  } { { "MS.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/MS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932087 ""} { "Info" "ISGN_ENTITY_NAME" "1 MS " "Found entity 1: MS" {  } { { "MS.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/MS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710525932087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SC-Arq " "Found design unit 1: SC-Arq" {  } { { "SC.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/SC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""} { "Info" "ISGN_ENTITY_NAME" "1 SC " "Found entity 1: SC" {  } { { "SC.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/SC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_and_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a_and_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_and_B-arq_A_and_B " "Found design unit 1: A_and_B-arq_A_and_B" {  } { { "A_and_B.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/A_and_B.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_and_B " "Found entity 1: A_and_B" {  } { { "A_and_B.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/A_and_B.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_or_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a_or_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_or_B-arq_A_or_b " "Found design unit 1: A_or_B-arq_A_or_b" {  } { { "A_or_b.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/A_or_b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_or_B " "Found entity 1: A_or_B" {  } { { "A_or_b.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/A_or_b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_a-arq_not_a " "Found design unit 1: not_a-arq_not_a" {  } { { "not_a.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/not_a.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_a " "Found entity 1: not_a" {  } { { "not_a.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/not_a.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-arq_subtrator " "Found design unit 1: subtrator-arq_subtrator" {  } { { "subtrator.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/subtrator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/subtrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_r-arq_shift_r " "Found design unit 1: shift_r-arq_shift_r" {  } { { "shift_l.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/shift_l.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_r " "Found entity 1: shift_r" {  } { { "shift_l.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/shift_l.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_l-arq_shift_l " "Found design unit 1: shift_l-arq_shift_l" {  } { { "shift_r.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/shift_r.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_l " "Found entity 1: shift_l" {  } { { "shift_r.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/shift_r.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-arq_add " "Found design unit 1: add-arq_add" {  } { { "add.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/add.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710525932102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bits_7_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bits_7_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bits_7_display-arq_bits_7_display " "Found design unit 1: bits_7_display-arq_bits_7_display" {  } { { "bits_7_display.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/bits_7_display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932118 ""} { "Info" "ISGN_ENTITY_NAME" "1 bits_7_display " "Found entity 1: bits_7_display" {  } { { "bits_7_display.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/bits_7_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710525932118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arq_ula " "Found design unit 1: ULA-arq_ula" {  } { { "ULA.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932118 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710525932118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710525932118 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710525932149 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUX_1 ULA.vhd(10) " "VHDL Signal Declaration warning at ULA.vhd(10): used implicit default value for signal \"AUX_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ULA.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1710525932149 "|ULA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUX_2 ULA.vhd(10) " "VHDL Signal Declaration warning at ULA.vhd(10): used implicit default value for signal \"AUX_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ULA.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1710525932149 "|ULA"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "binary_input 1 5 ULA.vhd(143) " "VHDL Incomplete Partial Association warning at ULA.vhd(143): port or argument \"binary_input\" has 1/5 unassociated elements" {  } { { "ULA.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 143 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1710525932149 "|ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma4bits soma4bits:add_op " "Elaborating entity \"soma4bits\" for hierarchy \"soma4bits:add_op\"" {  } { { "ULA.vhd" "add_op" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710525932149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MS soma4bits:add_op\|MS:M0 " "Elaborating entity \"MS\" for hierarchy \"soma4bits:add_op\|MS:M0\"" {  } { { "soma4bits.vhd" "M0" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/soma4bits.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710525932149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC soma4bits:add_op\|SC:M1 " "Elaborating entity \"SC\" for hierarchy \"soma4bits:add_op\|SC:M1\"" {  } { { "soma4bits.vhd" "M1" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/soma4bits.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710525932149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator subtrator:sub_op " "Elaborating entity \"subtrator\" for hierarchy \"subtrator:sub_op\"" {  } { { "ULA.vhd" "sub_op" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710525932149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_and_B A_and_B:and_op " "Elaborating entity \"A_and_B\" for hierarchy \"A_and_B:and_op\"" {  } { { "ULA.vhd" "and_op" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710525932165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_or_B A_or_B:or_op " "Elaborating entity \"A_or_B\" for hierarchy \"A_or_B:or_op\"" {  } { { "ULA.vhd" "or_op" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710525932165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_a not_a:not_op " "Elaborating entity \"not_a\" for hierarchy \"not_a:not_op\"" {  } { { "ULA.vhd" "not_op" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710525932165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_l shift_l:shift_l_op " "Elaborating entity \"shift_l\" for hierarchy \"shift_l:shift_l_op\"" {  } { { "ULA.vhd" "shift_l_op" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710525932165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_r shift_r:shift_r_op " "Elaborating entity \"shift_r\" for hierarchy \"shift_r:shift_r_op\"" {  } { { "ULA.vhd" "shift_r_op" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710525932165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bits_7_display bits_7_display:convert_to_7_display " "Elaborating entity \"bits_7_display\" for hierarchy \"bits_7_display:convert_to_7_display\"" {  } { { "ULA.vhd" "convert_to_7_display" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710525932165 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUX_1\[0\] GND " "Pin \"AUX_1\[0\]\" is stuck at GND" {  } { { "ULA.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710525932508 "|ULA|AUX_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUX_1\[1\] GND " "Pin \"AUX_1\[1\]\" is stuck at GND" {  } { { "ULA.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710525932508 "|ULA|AUX_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUX_2\[0\] GND " "Pin \"AUX_2\[0\]\" is stuck at GND" {  } { { "ULA.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710525932508 "|ULA|AUX_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUX_2\[1\] GND " "Pin \"AUX_2\[1\]\" is stuck at GND" {  } { { "ULA.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710525932508 "|ULA|AUX_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[8\] GND " "Pin \"s\[8\]\" is stuck at GND" {  } { { "ULA.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710525932508 "|ULA|s[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[9\] GND " "Pin \"s\[9\]\" is stuck at GND" {  } { { "ULA.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710525932508 "|ULA|s[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[13\] VCC " "Pin \"s\[13\]\" is stuck at VCC" {  } { { "ULA.vhd" "" { Text "C:/Users/alunos/Downloads/ULA_CORRETA (1)/ULA_COM_VZNC/ULA/ULA/ULA.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710525932508 "|ULA|s[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1710525932508 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710525932821 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710525932821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710525932852 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710525932852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1710525932852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710525932852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710525932883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 15:05:32 2024 " "Processing ended: Fri Mar 15 15:05:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710525932883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710525932883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710525932883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710525932883 ""}
