<dec f='llvm/llvm/include/llvm/CodeGen/MIRParser/MIParser.h' l='223' type='bool llvm::parseNamedRegisterReference(llvm::PerFunctionMIParsingState &amp; PFS, llvm::Register &amp; Reg, llvm::StringRef Src, llvm::SMDiagnostic &amp; Error)'/>
<def f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='3232' ll='3236' type='bool llvm::parseNamedRegisterReference(llvm::PerFunctionMIParsingState &amp; PFS, llvm::Register &amp; Reg, llvm::StringRef Src, llvm::SMDiagnostic &amp; Error)'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='394' u='c' c='_ZN4llvm13MIRParserImpl22initializeCallSiteInfoERNS_25PerFunctionMIParsingStateERKNS_4yaml15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='593' u='c' c='_ZN4llvm13MIRParserImpl17parseRegisterInfoERNS_25PerFunctionMIParsingStateERKNS_4yaml15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='612' u='c' c='_ZN4llvm13MIRParserImpl17parseRegisterInfoERNS_25PerFunctionMIParsingStateERKNS_4yaml15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='808' u='c' c='_ZN4llvm13MIRParserImpl24parseCalleeSavedRegisterERNS_25PerFunctionMIParsingStateERSt6vectorINS_15CalleeSavedInfoESaIS4_EERKNS_4yaml11StringValueEbi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1242' u='c' c='_ZNK4llvm16GCNTargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1293' u='c' c='_ZNK4llvm16GCNTargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE'/>
