#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\va_math.vpi";
S_00000205f74c76d0 .scope module, "tb_unsigned_div" "tb_unsigned_div" 2 3;
 .timescale -9 -12;
v00000205f74ca580_0 .var "dividend", 15 0;
v00000205f74ca620_0 .var "divisor", 15 0;
v00000205f74ca6c0_0 .net "quotient", 15 0, v00000205f74d4710_0;  1 drivers
v00000205f74ca760_0 .net "remainder", 15 0, v00000205f74d9650_0;  1 drivers
S_00000205f74c7860 .scope module, "uut" "unsigned_div" 2 9, 3 1 0, S_00000205f74c76d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "dividend";
    .port_info 1 /INPUT 16 "divisor";
    .port_info 2 /OUTPUT 16 "quotient";
    .port_info 3 /OUTPUT 16 "remainder";
v00000205f74a3390_0 .net "dividend", 15 0, v00000205f74ca580_0;  1 drivers
v00000205f74a2c30_0 .net "divisor", 15 0, v00000205f74ca620_0;  1 drivers
v00000205f759be60_0 .var/i "i", 31 0;
v00000205f74d4710_0 .var "quotient", 15 0;
v00000205f74c9130 .array "quotient_stages", 16 0, 15 0;
v00000205f74d9650_0 .var "remainder", 15 0;
v00000205f74d96f0 .array "remainder_stages", 16 0, 16 0;
v00000205f74d9790 .array "temp_remainder", 15 0, 16 0;
v00000205f74ca4e0 .array "temp_sub", 15 0, 16 0;
v00000205f74d96f0_0 .array/port v00000205f74d96f0, 0;
v00000205f74d96f0_1 .array/port v00000205f74d96f0, 1;
v00000205f74d96f0_2 .array/port v00000205f74d96f0, 2;
E_00000205f74c4ca0/0 .event anyedge, v00000205f74a3390_0, v00000205f74d96f0_0, v00000205f74d96f0_1, v00000205f74d96f0_2;
v00000205f74d96f0_3 .array/port v00000205f74d96f0, 3;
v00000205f74d96f0_4 .array/port v00000205f74d96f0, 4;
v00000205f74d96f0_5 .array/port v00000205f74d96f0, 5;
v00000205f74d96f0_6 .array/port v00000205f74d96f0, 6;
E_00000205f74c4ca0/1 .event anyedge, v00000205f74d96f0_3, v00000205f74d96f0_4, v00000205f74d96f0_5, v00000205f74d96f0_6;
v00000205f74d96f0_7 .array/port v00000205f74d96f0, 7;
v00000205f74d96f0_8 .array/port v00000205f74d96f0, 8;
v00000205f74d96f0_9 .array/port v00000205f74d96f0, 9;
v00000205f74d96f0_10 .array/port v00000205f74d96f0, 10;
E_00000205f74c4ca0/2 .event anyedge, v00000205f74d96f0_7, v00000205f74d96f0_8, v00000205f74d96f0_9, v00000205f74d96f0_10;
v00000205f74d96f0_11 .array/port v00000205f74d96f0, 11;
v00000205f74d96f0_12 .array/port v00000205f74d96f0, 12;
v00000205f74d96f0_13 .array/port v00000205f74d96f0, 13;
v00000205f74d96f0_14 .array/port v00000205f74d96f0, 14;
E_00000205f74c4ca0/3 .event anyedge, v00000205f74d96f0_11, v00000205f74d96f0_12, v00000205f74d96f0_13, v00000205f74d96f0_14;
v00000205f74d96f0_15 .array/port v00000205f74d96f0, 15;
v00000205f74d96f0_16 .array/port v00000205f74d96f0, 16;
v00000205f74c9130_0 .array/port v00000205f74c9130, 0;
v00000205f74c9130_1 .array/port v00000205f74c9130, 1;
E_00000205f74c4ca0/4 .event anyedge, v00000205f74d96f0_15, v00000205f74d96f0_16, v00000205f74c9130_0, v00000205f74c9130_1;
v00000205f74c9130_2 .array/port v00000205f74c9130, 2;
v00000205f74c9130_3 .array/port v00000205f74c9130, 3;
v00000205f74c9130_4 .array/port v00000205f74c9130, 4;
v00000205f74c9130_5 .array/port v00000205f74c9130, 5;
E_00000205f74c4ca0/5 .event anyedge, v00000205f74c9130_2, v00000205f74c9130_3, v00000205f74c9130_4, v00000205f74c9130_5;
v00000205f74c9130_6 .array/port v00000205f74c9130, 6;
v00000205f74c9130_7 .array/port v00000205f74c9130, 7;
v00000205f74c9130_8 .array/port v00000205f74c9130, 8;
v00000205f74c9130_9 .array/port v00000205f74c9130, 9;
E_00000205f74c4ca0/6 .event anyedge, v00000205f74c9130_6, v00000205f74c9130_7, v00000205f74c9130_8, v00000205f74c9130_9;
v00000205f74c9130_10 .array/port v00000205f74c9130, 10;
v00000205f74c9130_11 .array/port v00000205f74c9130, 11;
v00000205f74c9130_12 .array/port v00000205f74c9130, 12;
v00000205f74c9130_13 .array/port v00000205f74c9130, 13;
E_00000205f74c4ca0/7 .event anyedge, v00000205f74c9130_10, v00000205f74c9130_11, v00000205f74c9130_12, v00000205f74c9130_13;
v00000205f74c9130_14 .array/port v00000205f74c9130, 14;
v00000205f74c9130_15 .array/port v00000205f74c9130, 15;
v00000205f74c9130_16 .array/port v00000205f74c9130, 16;
v00000205f74d9790_0 .array/port v00000205f74d9790, 0;
E_00000205f74c4ca0/8 .event anyedge, v00000205f74c9130_14, v00000205f74c9130_15, v00000205f74c9130_16, v00000205f74d9790_0;
v00000205f74d9790_1 .array/port v00000205f74d9790, 1;
v00000205f74d9790_2 .array/port v00000205f74d9790, 2;
v00000205f74d9790_3 .array/port v00000205f74d9790, 3;
v00000205f74d9790_4 .array/port v00000205f74d9790, 4;
E_00000205f74c4ca0/9 .event anyedge, v00000205f74d9790_1, v00000205f74d9790_2, v00000205f74d9790_3, v00000205f74d9790_4;
v00000205f74d9790_5 .array/port v00000205f74d9790, 5;
v00000205f74d9790_6 .array/port v00000205f74d9790, 6;
v00000205f74d9790_7 .array/port v00000205f74d9790, 7;
v00000205f74d9790_8 .array/port v00000205f74d9790, 8;
E_00000205f74c4ca0/10 .event anyedge, v00000205f74d9790_5, v00000205f74d9790_6, v00000205f74d9790_7, v00000205f74d9790_8;
v00000205f74d9790_9 .array/port v00000205f74d9790, 9;
v00000205f74d9790_10 .array/port v00000205f74d9790, 10;
v00000205f74d9790_11 .array/port v00000205f74d9790, 11;
v00000205f74d9790_12 .array/port v00000205f74d9790, 12;
E_00000205f74c4ca0/11 .event anyedge, v00000205f74d9790_9, v00000205f74d9790_10, v00000205f74d9790_11, v00000205f74d9790_12;
v00000205f74d9790_13 .array/port v00000205f74d9790, 13;
v00000205f74d9790_14 .array/port v00000205f74d9790, 14;
v00000205f74d9790_15 .array/port v00000205f74d9790, 15;
E_00000205f74c4ca0/12 .event anyedge, v00000205f74d9790_13, v00000205f74d9790_14, v00000205f74d9790_15, v00000205f74a2c30_0;
v00000205f74ca4e0_0 .array/port v00000205f74ca4e0, 0;
v00000205f74ca4e0_1 .array/port v00000205f74ca4e0, 1;
v00000205f74ca4e0_2 .array/port v00000205f74ca4e0, 2;
v00000205f74ca4e0_3 .array/port v00000205f74ca4e0, 3;
E_00000205f74c4ca0/13 .event anyedge, v00000205f74ca4e0_0, v00000205f74ca4e0_1, v00000205f74ca4e0_2, v00000205f74ca4e0_3;
v00000205f74ca4e0_4 .array/port v00000205f74ca4e0, 4;
v00000205f74ca4e0_5 .array/port v00000205f74ca4e0, 5;
v00000205f74ca4e0_6 .array/port v00000205f74ca4e0, 6;
v00000205f74ca4e0_7 .array/port v00000205f74ca4e0, 7;
E_00000205f74c4ca0/14 .event anyedge, v00000205f74ca4e0_4, v00000205f74ca4e0_5, v00000205f74ca4e0_6, v00000205f74ca4e0_7;
v00000205f74ca4e0_8 .array/port v00000205f74ca4e0, 8;
v00000205f74ca4e0_9 .array/port v00000205f74ca4e0, 9;
v00000205f74ca4e0_10 .array/port v00000205f74ca4e0, 10;
v00000205f74ca4e0_11 .array/port v00000205f74ca4e0, 11;
E_00000205f74c4ca0/15 .event anyedge, v00000205f74ca4e0_8, v00000205f74ca4e0_9, v00000205f74ca4e0_10, v00000205f74ca4e0_11;
v00000205f74ca4e0_12 .array/port v00000205f74ca4e0, 12;
v00000205f74ca4e0_13 .array/port v00000205f74ca4e0, 13;
v00000205f74ca4e0_14 .array/port v00000205f74ca4e0, 14;
v00000205f74ca4e0_15 .array/port v00000205f74ca4e0, 15;
E_00000205f74c4ca0/16 .event anyedge, v00000205f74ca4e0_12, v00000205f74ca4e0_13, v00000205f74ca4e0_14, v00000205f74ca4e0_15;
E_00000205f74c4ca0 .event/or E_00000205f74c4ca0/0, E_00000205f74c4ca0/1, E_00000205f74c4ca0/2, E_00000205f74c4ca0/3, E_00000205f74c4ca0/4, E_00000205f74c4ca0/5, E_00000205f74c4ca0/6, E_00000205f74c4ca0/7, E_00000205f74c4ca0/8, E_00000205f74c4ca0/9, E_00000205f74c4ca0/10, E_00000205f74c4ca0/11, E_00000205f74c4ca0/12, E_00000205f74c4ca0/13, E_00000205f74c4ca0/14, E_00000205f74c4ca0/15, E_00000205f74c4ca0/16;
    .scope S_00000205f74c7860;
T_0 ;
    %wait E_00000205f74c4ca0;
    %pushi/vec4 0, 0, 17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000205f74d96f0, 4, 0;
    %load/vec4 v00000205f74a3390_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000205f74c9130, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000205f759be60_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000205f759be60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 4, v00000205f759be60_0;
    %load/vec4a v00000205f74d96f0, 4;
    %parti/s 16, 0, 2;
    %ix/getv/s 4, v00000205f759be60_0;
    %load/vec4a v00000205f74c9130, 4;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v00000205f759be60_0;
    %store/vec4a v00000205f74d9790, 4, 0;
    %ix/getv/s 4, v00000205f759be60_0;
    %load/vec4a v00000205f74d9790, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000205f74a2c30_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %ix/getv/s 4, v00000205f759be60_0;
    %store/vec4a v00000205f74ca4e0, 4, 0;
    %ix/getv/s 4, v00000205f759be60_0;
    %load/vec4a v00000205f74ca4e0, 4;
    %parti/s 1, 16, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %ix/getv/s 4, v00000205f759be60_0;
    %load/vec4a v00000205f74ca4e0, 4;
    %load/vec4 v00000205f759be60_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v00000205f74d96f0, 4, 0;
    %ix/getv/s 4, v00000205f759be60_0;
    %load/vec4a v00000205f74c9130, 4;
    %parti/s 15, 0, 2;
    %concati/vec4 1, 0, 1;
    %load/vec4 v00000205f759be60_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v00000205f74c9130, 4, 0;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv/s 4, v00000205f759be60_0;
    %load/vec4a v00000205f74d9790, 4;
    %load/vec4 v00000205f759be60_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v00000205f74d96f0, 4, 0;
    %ix/getv/s 4, v00000205f759be60_0;
    %load/vec4a v00000205f74c9130, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v00000205f759be60_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v00000205f74c9130, 4, 0;
T_0.3 ;
    %load/vec4 v00000205f759be60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000205f759be60_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000205f74c9130, 4;
    %store/vec4 v00000205f74d4710_0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000205f74d96f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v00000205f74d9650_0, 0, 16;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000205f74c76d0;
T_1 ;
    %vpi_call 2 17 "$dumpfile", "unsignedwaveform.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000205f74c76d0 {0 0 0};
    %pushi/vec4 100, 0, 16;
    %store/vec4 v00000205f74ca580_0, 0, 16;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v00000205f74ca620_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 23 "$display", "input 1 = %b input 2 = %b || quotient = %b || remainder = %b", v00000205f74ca580_0, v00000205f74ca620_0, v00000205f74ca6c0_0, v00000205f74ca760_0 {0 0 0};
    %pushi/vec4 103, 0, 16;
    %store/vec4 v00000205f74ca580_0, 0, 16;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v00000205f74ca620_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 28 "$display", "input 1 = %b input 2 = %b || quotient = %b || remainder = %b", v00000205f74ca580_0, v00000205f74ca620_0, v00000205f74ca6c0_0, v00000205f74ca760_0 {0 0 0};
    %pushi/vec4 50, 0, 16;
    %store/vec4 v00000205f74ca580_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000205f74ca620_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 33 "$display", "input 1 = %b input 2 = %b || quotient = %b || remainder = %b", v00000205f74ca580_0, v00000205f74ca620_0, v00000205f74ca6c0_0, v00000205f74ca760_0 {0 0 0};
    %pushi/vec4 12345, 0, 16;
    %store/vec4 v00000205f74ca580_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000205f74ca620_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 38 "$display", "input 1 = %b input 2 = %b || quotient = %b || remainder = %b", v00000205f74ca580_0, v00000205f74ca620_0, v00000205f74ca6c0_0, v00000205f74ca760_0 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000205f74ca580_0, 0, 16;
    %pushi/vec4 12345, 0, 16;
    %store/vec4 v00000205f74ca620_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 43 "$display", "input 1 = %b input 2 = %b || quotient = %b || remainder = %b", v00000205f74ca580_0, v00000205f74ca620_0, v00000205f74ca6c0_0, v00000205f74ca760_0 {0 0 0};
    %pushi/vec4 50, 0, 16;
    %store/vec4 v00000205f74ca580_0, 0, 16;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v00000205f74ca620_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 48 "$display", "input 1 = %b input 2 = %b || quotient = %b || remainder = %b", v00000205f74ca580_0, v00000205f74ca620_0, v00000205f74ca6c0_0, v00000205f74ca760_0 {0 0 0};
    %pushi/vec4 4321, 0, 16;
    %store/vec4 v00000205f74ca580_0, 0, 16;
    %pushi/vec4 4321, 0, 16;
    %store/vec4 v00000205f74ca620_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 53 "$display", "input 1 = %b input 2 = %b || quotient = %b || remainder = %b", v00000205f74ca580_0, v00000205f74ca620_0, v00000205f74ca6c0_0, v00000205f74ca760_0 {0 0 0};
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000205f74ca580_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v00000205f74ca620_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 58 "$display", "input 1 = %b input 2 = %b || quotient = %b || remainder = %b", v00000205f74ca580_0, v00000205f74ca620_0, v00000205f74ca6c0_0, v00000205f74ca760_0 {0 0 0};
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000205f74ca580_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000205f74ca620_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 63 "$display", "input 1 = %b input 2 = %b || quotient = %b || remainder = %b", v00000205f74ca580_0, v00000205f74ca620_0, v00000205f74ca6c0_0, v00000205f74ca760_0 {0 0 0};
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ArithmeticUnit/tb_unsigned_div.v";
    "ArithmeticUnit/unsigned_div.v";
