

================================================================
== Vivado HLS Report for 'dut_mlp_xcel'
================================================================
* Date:           Fri Dec  9 22:55:42 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_base.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+----------+---------+----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min   |    max   |   min   |    max   |   Type  |
    +---------+----------+---------+----------+---------+
    |  1719858|  47796710|  1719858|  47796710|   none  |
    +---------+----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+--------+----------+--------+----------+---------+
        |                         |              |      Latency      |      Interval     | Pipeline|
        |         Instance        |    Module    |   min  |    max   |   min  |    max   |   Type  |
        +-------------------------+--------------+--------+----------+--------+----------+---------+
        |grp_dut_conv1_fu_379     |dut_conv1     |  562933|  23508385|  562933|  23508385|   none  |
        |grp_dut_max_pool_fu_403  |dut_max_pool  |    4723|     97697|    4723|     97697|   none  |
        +-------------------------+--------------+--------+----------+--------+----------+---------+

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- LOOP_DENSE_MLP_0   |  481200|  481200|      4010|          -|          -|   120|    no    |
        | + LOOP_DENSE_MLP_1  |    4000|    4000|        10|          -|          -|   400|    no    |
        |- LOOP_DENSE_MLP_0   |  101640|  101640|      1210|          -|          -|    84|    no    |
        | + LOOP_DENSE_MLP_1  |    1200|    1200|        10|          -|          -|   120|    no    |
        |- LOOP_DENSE_MLP_0   |    1694|    1694|       847|          -|          -|     2|    no    |
        | + LOOP_DENSE_MLP_1  |     840|     840|        10|          -|          -|    84|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    282|
|FIFO             |        -|      -|       -|      -|
|Instance         |        9|     17|    1481|   2435|
|Memory           |      195|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    672|
|Register         |        -|      -|     570|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      204|     17|    2051|   3389|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       72|      7|       1|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+-----+------+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------------------+----------------------------------+---------+-------+-----+------+
    |grp_dut_conv1_fu_379                  |dut_conv1                         |        9|      9|  747|  1024|
    |dut_fadd_32ns_32ns_32_5_full_dsp_U16  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|   390|
    |dut_fcmp_32ns_32ns_1_1_U18            |dut_fcmp_32ns_32ns_1_1            |        0|      0|   66|   239|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U17   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|   321|
    |grp_dut_max_pool_fu_403               |dut_max_pool                      |        0|      3|  320|   461|
    +--------------------------------------+----------------------------------+---------+-------+-----+------+
    |Total                                 |                                  |        9|     17| 1481|  2435|
    +--------------------------------------+----------------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------------------+---------+---+----+-------+-----+------+-------------+
    |    Memory    |          Module         | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +--------------+-------------------------+---------+---+----+-------+-----+------+-------------+
    |fc1_bias_U    |dut_mlp_xcel_fc1_bias    |        1|  0|   0|    120|   32|     1|         3840|
    |fc1_weight_U  |dut_mlp_xcel_fc1_weight  |      128|  0|   0|  48000|   32|     1|      1536000|
    |fc2_bias_U    |dut_mlp_xcel_fc2_bias    |        1|  0|   0|     84|   32|     1|         2688|
    |fc2_weight_U  |dut_mlp_xcel_fc2_weight  |       32|  0|   0|  10080|   32|     1|       322560|
    |fc3_weight_U  |dut_mlp_xcel_fc3_weight  |        1|  0|   0|    168|   32|     1|         5376|
    |mem_conv1_U   |dut_mlp_xcel_mem_conv1   |       16|  0|   0|   4704|   32|     1|       150528|
    |mem_conv2_U   |dut_mlp_xcel_mem_conv2   |       16|  0|   0|   4704|   32|     1|       150528|
    +--------------+-------------------------+---------+---+----+-------+-----+------+-------------+
    |Total         |                         |      195|  0|   0|  67860|  224|     7|      2171520|
    +--------------+-------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |m_1_fu_623_p2              |     +    |      0|  0|   7|           7|           1|
    |m_2_fu_731_p2              |     +    |      0|  0|   7|           7|           1|
    |m_fu_494_p2                |     +    |      0|  0|   9|           9|           1|
    |n_1_fu_577_p2              |     +    |      0|  0|   7|           7|           1|
    |n_2_fu_715_p2              |     +    |      0|  0|   2|           2|           1|
    |n_fu_478_p2                |     +    |      0|  0|   7|           7|           1|
    |next_mul2_fu_703_p2        |     +    |      0|  0|   8|           8|           7|
    |next_mul_fu_466_p2         |     +    |      0|  0|  16|          16|           9|
    |w_index_1_fu_629_p2        |     +    |      0|  0|  15|          15|          15|
    |w_index_2_fu_737_p2        |     +    |      0|  0|   8|           8|           8|
    |w_index_fu_500_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp_i4_fu_607_p2           |     -    |      0|  0|  15|          15|          15|
    |ap_return                  |    and   |      0|  0|   1|           1|           1|
    |tmp_17_fu_689_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp_4_fu_557_p2            |    and   |      0|  0|   1|           1|           1|
    |tmp_8_fu_842_p2            |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_472_p2        |   icmp   |      0|  0|   3|           7|           5|
    |exitcond2_fu_571_p2        |   icmp   |      0|  0|   3|           7|           7|
    |exitcond3_fu_488_p2        |   icmp   |      0|  0|   3|           9|           8|
    |exitcond4_fu_709_p2        |   icmp   |      0|  0|   2|           2|           3|
    |exitcond5_fu_617_p2        |   icmp   |      0|  0|   3|           7|           5|
    |exitcond_fu_725_p2         |   icmp   |      0|  0|   3|           7|           7|
    |notlhs1_fu_806_p2          |   icmp   |      0|  0|   3|           8|           2|
    |notlhs2_fu_824_p2          |   icmp   |      0|  0|   3|           8|           2|
    |notlhs3_fu_671_p2          |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_539_p2           |   icmp   |      0|  0|   3|           8|           2|
    |notrhs1_fu_812_p2          |   icmp   |      0|  0|   8|          23|           1|
    |notrhs2_fu_830_p2          |   icmp   |      0|  0|   8|          23|           1|
    |notrhs3_fu_677_p2          |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_545_p2           |   icmp   |      0|  0|   8|          23|           1|
    |tmp_15_fu_683_p2           |    or    |      0|  0|   1|           1|           1|
    |tmp_2_fu_551_p2            |    or    |      0|  0|   1|           1|           1|
    |tmp_9_fu_818_p2            |    or    |      0|  0|   1|           1|           1|
    |tmp_s_fu_836_p2            |    or    |      0|  0|   1|           1|           1|
    |bias_load_phi_i_fu_757_p3  |  select  |      0|  0|  32|           1|          30|
    |biased_1_fu_563_p3         |  select  |      0|  0|  32|           1|          32|
    |biased_3_fu_695_p3         |  select  |      0|  0|  32|           1|          32|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 282|         291|         225|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  147|         65|    1|         65|
    |grp_dut_conv1_fu_379_I           |    7|          3|    7|         21|
    |grp_dut_conv1_fu_379_L           |    1|          3|    1|          3|
    |grp_dut_conv1_fu_379_M           |    4|          3|    4|         12|
    |grp_dut_conv1_fu_379_N           |    6|          3|    6|         18|
    |grp_dut_conv1_fu_379_input_r_q0  |   32|          3|   32|         96|
    |grp_dut_max_pool_fu_403_I        |    6|          3|    6|         18|
    |grp_dut_max_pool_fu_403_M        |    6|          3|    6|         18|
    |grp_fu_415_p0                    |   32|          5|   32|        160|
    |grp_fu_415_p1                    |   32|          5|   32|        160|
    |grp_fu_423_p0                    |   32|          3|   32|         96|
    |grp_fu_423_p1                    |   32|          4|   32|        128|
    |grp_fu_432_opcode                |    5|          3|    5|         15|
    |grp_fu_432_p0                    |   32|          3|   32|         96|
    |grp_fu_432_p1                    |   32|          3|   32|         96|
    |m_i1_reg_368                     |    7|          2|    7|         14|
    |m_i6_reg_321                     |    7|          2|    7|         14|
    |m_i_reg_286                      |    9|          2|    9|         18|
    |mem_conv1_address0               |   13|          6|   13|         78|
    |mem_conv1_ce0                    |    1|          4|    1|          4|
    |mem_conv1_d0                     |   32|          3|   32|         96|
    |mem_conv1_we0                    |    1|          3|    1|          3|
    |mem_conv2_address0               |   13|          6|   13|         78|
    |mem_conv2_address1               |   13|          3|   13|         39|
    |mem_conv2_ce0                    |    1|          4|    1|          4|
    |mem_conv2_d0                     |   32|          3|   32|         96|
    |mem_conv2_we0                    |    1|          3|    1|          3|
    |n_i1_reg_332                     |    2|          2|    2|          4|
    |n_i2_reg_297                     |    7|          2|    7|         14|
    |n_i_reg_250                      |    7|          2|    7|         14|
    |phi_mul1_reg_344                 |    8|          2|    8|         16|
    |phi_mul_reg_262                  |   16|          2|   16|         32|
    |sum_i1_reg_356                   |   32|          2|   32|         64|
    |sum_i5_reg_309                   |   32|          2|   32|         64|
    |sum_i_reg_274                    |   32|          2|   32|         64|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  672|        169|  526|       1721|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |  64|   0|   64|          0|
    |ap_reg_grp_dut_conv1_fu_379_ap_start     |   1|   0|    1|          0|
    |ap_reg_grp_dut_max_pool_fu_403_ap_start  |   1|   0|    1|          0|
    |biased_1_reg_910                         |  32|   0|   32|          0|
    |biased_3_reg_966                         |  32|   0|   32|          0|
    |fc1_bias_load_reg_905                    |  32|   0|   32|          0|
    |fc2_bias_load_reg_961                    |  32|   0|   32|          0|
    |m_1_reg_931                              |   7|   0|    7|          0|
    |m_2_reg_992                              |   7|   0|    7|          0|
    |m_i1_reg_368                             |   7|   0|    7|          0|
    |m_i6_reg_321                             |   7|   0|    7|          0|
    |m_i_reg_286                              |   9|   0|    9|          0|
    |m_reg_875                                |   9|   0|    9|          0|
    |mem_conv2_load_1_reg_1017                |  32|   0|   32|          0|
    |n_1_reg_918                              |   7|   0|    7|          0|
    |n_2_reg_979                              |   2|   0|    2|          0|
    |n_i1_reg_332                             |   2|   0|    2|          0|
    |n_i2_reg_297                             |   7|   0|    7|          0|
    |n_i_reg_250                              |   7|   0|    7|          0|
    |n_reg_867                                |   7|   0|    7|          0|
    |next_mul2_reg_971                        |   8|   0|    8|          0|
    |next_mul_reg_859                         |  16|   0|   16|          0|
    |phi_mul1_reg_344                         |   8|   0|    8|          0|
    |phi_mul_reg_262                          |  16|   0|   16|          0|
    |reg_442                                  |  32|   0|   32|          0|
    |reg_454                                  |  32|   0|   32|          0|
    |reg_460                                  |  32|   0|   32|          0|
    |sum_i1_reg_356                           |  32|   0|   32|          0|
    |sum_i5_reg_309                           |  32|   0|   32|          0|
    |sum_i_reg_274                            |  32|   0|   32|          0|
    |tmp_15_i1_reg_946                        |   7|   0|   64|         57|
    |tmp_15_i_reg_890                         |   7|   0|   64|         57|
    |tmp_i4_reg_923                           |  12|   0|   15|          3|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 570|   0|  687|        117|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | dut_mlp_xcel | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dut_mlp_xcel | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dut_mlp_xcel | return value |
|ap_done           | out |    1| ap_ctrl_hs | dut_mlp_xcel | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dut_mlp_xcel | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dut_mlp_xcel | return value |
|ap_return         | out |    1| ap_ctrl_hs | dut_mlp_xcel | return value |
|input_r_address0  | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0        |  in |   32|  ap_memory |    input_r   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

