

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_173_27'
================================================================
* Date:           Fri May 10 16:37:49 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_38 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.872 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_173_27  |        2|        2|         1|          1|          1|     2|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     436|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    16|       0|     340|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      75|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    16|      75|     821|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U295  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U296  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U297  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U298  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_16_4_32_1_1_U299       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U300       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U301       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U302       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|  16|  0| 340|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln173_fu_481_p2       |         +|   0|  0|  12|           4|           4|
    |add_ln179_1_fu_457_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln179_2_fu_463_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln179_3_fu_469_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln179_4_fu_475_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln179_fu_440_p2       |         +|   0|  0|  12|           4|           3|
    |icmp_ln179_fu_287_p2      |      icmp|   0|  0|  12|           3|           4|
    |select_ln179_1_fu_342_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln179_2_fu_391_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln179_3_fu_446_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln179_fu_293_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 436|         272|         397|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add385_3428_fu_76        |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_80                  |   9|          2|    4|          8|
    |k_fu_84                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   74|        148|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add385_3428_fu_76        |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_80                  |   4|   0|    4|          0|
    |k_fu_84                  |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  75|   0|   75|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_173_27|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_173_27|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_173_27|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_173_27|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_173_27|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_173_27|  return value|
|add245441_reload        |   in|   64|     ap_none|                 add245441_reload|        scalar|
|arg1_r_11_reload        |   in|   32|     ap_none|                 arg1_r_11_reload|        scalar|
|arg1_r_12_reload        |   in|   32|     ap_none|                 arg1_r_12_reload|        scalar|
|arg1_r_13_reload        |   in|   32|     ap_none|                 arg1_r_13_reload|        scalar|
|arg1_r_14_reload        |   in|   32|     ap_none|                 arg1_r_14_reload|        scalar|
|arg1_r_15_reload        |   in|   32|     ap_none|                 arg1_r_15_reload|        scalar|
|arg2_r_4_reload         |   in|   32|     ap_none|                  arg2_r_4_reload|        scalar|
|arg2_r_reload           |   in|   32|     ap_none|                    arg2_r_reload|        scalar|
|arg1_r_10_reload        |   in|   32|     ap_none|                 arg1_r_10_reload|        scalar|
|arg2_r_5_reload         |   in|   32|     ap_none|                  arg2_r_5_reload|        scalar|
|arg2_r_1_reload         |   in|   32|     ap_none|                  arg2_r_1_reload|        scalar|
|arg1_r_9_reload         |   in|   32|     ap_none|                  arg1_r_9_reload|        scalar|
|arg2_r_6_reload         |   in|   32|     ap_none|                  arg2_r_6_reload|        scalar|
|arg2_r_2_reload         |   in|   32|     ap_none|                  arg2_r_2_reload|        scalar|
|arg1_r_8_reload         |   in|   32|     ap_none|                  arg1_r_8_reload|        scalar|
|arg2_r_7_reload         |   in|   32|     ap_none|                  arg2_r_7_reload|        scalar|
|arg2_r_3_reload         |   in|   32|     ap_none|                  arg2_r_3_reload|        scalar|
|add385_3428_out         |  out|   64|      ap_vld|                  add385_3428_out|       pointer|
|add385_3428_out_ap_vld  |  out|    1|      ap_vld|                  add385_3428_out|       pointer|
+------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%add385_3428 = alloca i32 1"   --->   Operation 4 'alloca' 'add385_3428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg2_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_3_reload"   --->   Operation 7 'read' 'arg2_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg2_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_7_reload"   --->   Operation 8 'read' 'arg2_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_8_reload"   --->   Operation 9 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg2_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_2_reload"   --->   Operation 10 'read' 'arg2_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg2_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_6_reload"   --->   Operation 11 'read' 'arg2_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_9_reload"   --->   Operation 12 'read' 'arg1_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg2_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_1_reload"   --->   Operation 13 'read' 'arg2_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg2_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_5_reload"   --->   Operation 14 'read' 'arg2_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_10_reload"   --->   Operation 15 'read' 'arg1_r_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg2_r_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_reload"   --->   Operation 16 'read' 'arg2_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg2_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_4_reload"   --->   Operation 17 'read' 'arg2_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_15_reload"   --->   Operation 18 'read' 'arg1_r_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_14_reload"   --->   Operation 19 'read' 'arg1_r_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_13_reload"   --->   Operation 20 'read' 'arg1_r_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_12_reload"   --->   Operation 21 'read' 'arg1_r_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_11_reload"   --->   Operation 22 'read' 'arg1_r_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add245441_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add245441_reload"   --->   Operation 23 'read' 'add245441_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 15, i4 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add245441_reload_read, i64 %add385_3428"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc386"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.87>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [d5.cpp:173]   --->   Operation 28 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_2, i32 3" [d5.cpp:173]   --->   Operation 29 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %tmp, void %for.end391.exitStub, void %for.inc386.split" [d5.cpp:173]   --->   Operation 30 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%add385_3428_load = load i64 %add385_3428" [d5.cpp:179]   --->   Operation 31 'load' 'add385_3428_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [d5.cpp:35]   --->   Operation 32 'load' 'k_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln175 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [d5.cpp:175]   --->   Operation 33 'specpipeline' 'specpipeline_ln175' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [d5.cpp:35]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [d5.cpp:173]   --->   Operation 35 'specloopname' 'specloopname_ln173' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i4 %k_load" [d5.cpp:35]   --->   Operation 36 'trunc' 'trunc_ln35' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.48ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i32 %arg1_r_14_reload_read, i32 %arg1_r_15_reload_read, i4 %i_2" [d5.cpp:179]   --->   Operation 37 'mux' 'tmp_s' <Predicate = (tmp)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i32 %tmp_s" [d5.cpp:179]   --->   Operation 38 'zext' 'zext_ln179' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.67ns)   --->   "%icmp_ln179 = icmp_eq  i3 %trunc_ln35, i3 4" [d5.cpp:179]   --->   Operation 39 'icmp' 'icmp_ln179' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.44ns)   --->   "%select_ln179 = select i1 %icmp_ln179, i32 %arg2_r_4_reload_read, i32 %arg2_r_reload_read" [d5.cpp:179]   --->   Operation 40 'select' 'select_ln179' <Predicate = (tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i32 %select_ln179" [d5.cpp:179]   --->   Operation 41 'zext' 'zext_ln179_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.48ns)   --->   "%tmp_38 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i32 %arg1_r_14_reload_read, i4 %i_2" [d5.cpp:179]   --->   Operation 42 'mux' 'tmp_38' <Predicate = (tmp)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i32 %tmp_38" [d5.cpp:179]   --->   Operation 43 'zext' 'zext_ln179_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.44ns)   --->   "%select_ln179_1 = select i1 %icmp_ln179, i32 %arg2_r_5_reload_read, i32 %arg2_r_1_reload_read" [d5.cpp:179]   --->   Operation 44 'select' 'select_ln179_1' <Predicate = (tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln179_3 = zext i32 %select_ln179_1" [d5.cpp:179]   --->   Operation 45 'zext' 'zext_ln179_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.48ns)   --->   "%tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i4 %i_2" [d5.cpp:179]   --->   Operation 46 'mux' 'tmp_39' <Predicate = (tmp)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln179_4 = zext i32 %tmp_39" [d5.cpp:179]   --->   Operation 47 'zext' 'zext_ln179_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.44ns)   --->   "%select_ln179_2 = select i1 %icmp_ln179, i32 %arg2_r_6_reload_read, i32 %arg2_r_2_reload_read" [d5.cpp:179]   --->   Operation 48 'select' 'select_ln179_2' <Predicate = (tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln179_5 = zext i32 %select_ln179_2" [d5.cpp:179]   --->   Operation 49 'zext' 'zext_ln179_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.48ns)   --->   "%tmp_40 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_8_reload_read, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i4 %i_2" [d5.cpp:179]   --->   Operation 50 'mux' 'tmp_40' <Predicate = (tmp)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln179_6 = zext i32 %tmp_40" [d5.cpp:179]   --->   Operation 51 'zext' 'zext_ln179_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.79ns)   --->   "%add_ln179 = add i4 %k_load, i4 4" [d5.cpp:179]   --->   Operation 52 'add' 'add_ln179' <Predicate = (tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.44ns)   --->   "%select_ln179_3 = select i1 %icmp_ln179, i32 %arg2_r_7_reload_read, i32 %arg2_r_3_reload_read" [d5.cpp:179]   --->   Operation 53 'select' 'select_ln179_3' <Predicate = (tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln179_7 = zext i32 %select_ln179_3" [d5.cpp:179]   --->   Operation 54 'zext' 'zext_ln179_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : [1/1] (1.33ns)   --->   Input mux for Operation 55 '%mul_ln179 = mul i64 %zext_ln179_7, i64 %zext_ln179_6'
ST_2 : Operation 55 [1/1] (2.08ns)   --->   "%mul_ln179 = mul i64 %zext_ln179_7, i64 %zext_ln179_6" [d5.cpp:179]   --->   Operation 55 'mul' 'mul_ln179' <Predicate = (tmp)> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.33ns)   --->   Input mux for Operation 56 '%mul_ln179_1 = mul i64 %zext_ln179_3, i64 %zext_ln179_2'
ST_2 : Operation 56 [1/1] (2.08ns)   --->   "%mul_ln179_1 = mul i64 %zext_ln179_3, i64 %zext_ln179_2" [d5.cpp:179]   --->   Operation 56 'mul' 'mul_ln179_1' <Predicate = (tmp)> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.33ns)   --->   Input mux for Operation 57 '%mul_ln179_2 = mul i64 %zext_ln179_5, i64 %zext_ln179_4'
ST_2 : Operation 57 [1/1] (2.08ns)   --->   "%mul_ln179_2 = mul i64 %zext_ln179_5, i64 %zext_ln179_4" [d5.cpp:179]   --->   Operation 57 'mul' 'mul_ln179_2' <Predicate = (tmp)> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.33ns)   --->   Input mux for Operation 58 '%mul_ln179_3 = mul i64 %zext_ln179_1, i64 %zext_ln179'
ST_2 : Operation 58 [1/1] (2.08ns)   --->   "%mul_ln179_3 = mul i64 %zext_ln179_1, i64 %zext_ln179" [d5.cpp:179]   --->   Operation 58 'mul' 'mul_ln179_3' <Predicate = (tmp)> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.08ns)   --->   "%add_ln179_1 = add i64 %mul_ln179_3, i64 %mul_ln179_1" [d5.cpp:179]   --->   Operation 59 'add' 'add_ln179_1' <Predicate = (tmp)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.08ns)   --->   "%add_ln179_2 = add i64 %mul_ln179_2, i64 %mul_ln179" [d5.cpp:179]   --->   Operation 60 'add' 'add_ln179_2' <Predicate = (tmp)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln179_3 = add i64 %add_ln179_2, i64 %add_ln179_1" [d5.cpp:179]   --->   Operation 61 'add' 'add_ln179_3' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln179_4 = add i64 %add385_3428_load, i64 %add_ln179_3" [d5.cpp:179]   --->   Operation 62 'add' 'add_ln179_4' <Predicate = (tmp)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.79ns)   --->   "%add_ln173 = add i4 %i_2, i4 12" [d5.cpp:173]   --->   Operation 63 'add' 'add_ln173' <Predicate = (tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln173 = store i4 %add_ln179, i4 %k" [d5.cpp:173]   --->   Operation 64 'store' 'store_ln173' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln173 = store i4 %add_ln173, i4 %i" [d5.cpp:173]   --->   Operation 65 'store' 'store_ln173' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln173 = store i64 %add_ln179_4, i64 %add385_3428" [d5.cpp:173]   --->   Operation 66 'store' 'store_ln173' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln173 = br void %for.inc386" [d5.cpp:173]   --->   Operation 67 'br' 'br_ln173' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%add385_3428_load_1 = load i64 %add385_3428"   --->   Operation 68 'load' 'add385_3428_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add385_3428_out, i64 %add385_3428_load_1"   --->   Operation 69 'write' 'write_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (!tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add245441_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_11_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_13_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_14_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_15_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_10_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add385_3428_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add385_3428            (alloca           ) [ 011]
i                      (alloca           ) [ 011]
k                      (alloca           ) [ 011]
arg2_r_3_reload_read   (read             ) [ 011]
arg2_r_7_reload_read   (read             ) [ 011]
arg1_r_8_reload_read   (read             ) [ 011]
arg2_r_2_reload_read   (read             ) [ 011]
arg2_r_6_reload_read   (read             ) [ 011]
arg1_r_9_reload_read   (read             ) [ 011]
arg2_r_1_reload_read   (read             ) [ 011]
arg2_r_5_reload_read   (read             ) [ 011]
arg1_r_10_reload_read  (read             ) [ 011]
arg2_r_reload_read     (read             ) [ 011]
arg2_r_4_reload_read   (read             ) [ 011]
arg1_r_15_reload_read  (read             ) [ 011]
arg1_r_14_reload_read  (read             ) [ 011]
arg1_r_13_reload_read  (read             ) [ 011]
arg1_r_12_reload_read  (read             ) [ 011]
arg1_r_11_reload_read  (read             ) [ 011]
add245441_reload_read  (read             ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_2                    (load             ) [ 000]
tmp                    (bitselect        ) [ 011]
br_ln173               (br               ) [ 000]
add385_3428_load       (load             ) [ 000]
k_load                 (load             ) [ 000]
specpipeline_ln175     (specpipeline     ) [ 000]
speclooptripcount_ln35 (speclooptripcount) [ 000]
specloopname_ln173     (specloopname     ) [ 000]
trunc_ln35             (trunc            ) [ 000]
tmp_s                  (mux              ) [ 000]
zext_ln179             (zext             ) [ 000]
icmp_ln179             (icmp             ) [ 000]
select_ln179           (select           ) [ 000]
zext_ln179_1           (zext             ) [ 000]
tmp_38                 (mux              ) [ 000]
zext_ln179_2           (zext             ) [ 000]
select_ln179_1         (select           ) [ 000]
zext_ln179_3           (zext             ) [ 000]
tmp_39                 (mux              ) [ 000]
zext_ln179_4           (zext             ) [ 000]
select_ln179_2         (select           ) [ 000]
zext_ln179_5           (zext             ) [ 000]
tmp_40                 (mux              ) [ 000]
zext_ln179_6           (zext             ) [ 000]
add_ln179              (add              ) [ 000]
select_ln179_3         (select           ) [ 000]
zext_ln179_7           (zext             ) [ 000]
mul_ln179              (mul              ) [ 000]
mul_ln179_1            (mul              ) [ 000]
mul_ln179_2            (mul              ) [ 000]
mul_ln179_3            (mul              ) [ 000]
add_ln179_1            (add              ) [ 000]
add_ln179_2            (add              ) [ 000]
add_ln179_3            (add              ) [ 000]
add_ln179_4            (add              ) [ 000]
add_ln173              (add              ) [ 000]
store_ln173            (store            ) [ 000]
store_ln173            (store            ) [ 000]
store_ln173            (store            ) [ 000]
br_ln173               (br               ) [ 000]
add385_3428_load_1     (load             ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add245441_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add245441_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r_11_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_11_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_12_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_12_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_13_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_13_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_14_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_14_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_15_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_15_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg2_r_4_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg2_r_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_10_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_10_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg2_r_5_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_5_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg2_r_1_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_1_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg1_r_9_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_9_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg2_r_6_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_6_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg2_r_2_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arg1_r_8_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_8_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arg2_r_7_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_7_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="arg2_r_3_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="add385_3428_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add385_3428_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="add385_3428_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add385_3428/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="k_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="arg2_r_3_reload_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="arg2_r_7_reload_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_7_reload_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="arg1_r_8_reload_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_8_reload_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="arg2_r_2_reload_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arg2_r_6_reload_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_6_reload_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="arg1_r_9_reload_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_9_reload_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="arg2_r_1_reload_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_1_reload_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="arg2_r_5_reload_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_5_reload_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="arg1_r_10_reload_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_10_reload_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="arg2_r_reload_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_reload_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="arg2_r_4_reload_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="arg1_r_15_reload_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_15_reload_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="arg1_r_14_reload_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_14_reload_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="arg1_r_13_reload_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_13_reload_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="arg1_r_12_reload_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_12_reload_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="arg1_r_11_reload_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_11_reload_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add245441_reload_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add245441_reload_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln0_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="0" index="2" bw="64" slack="0"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="mul_ln179_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln179/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="mul_ln179_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln179_1/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="mul_ln179_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln179_2/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="mul_ln179_3_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln179_3/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln0_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln0_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="i_2_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="1"/>
<pin id="230" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="0" index="2" bw="3" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add385_3428_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="1"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add385_3428_load/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="k_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="1"/>
<pin id="244" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln35_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="0" index="3" bw="1" slack="0"/>
<pin id="254" dir="0" index="4" bw="1" slack="0"/>
<pin id="255" dir="0" index="5" bw="1" slack="0"/>
<pin id="256" dir="0" index="6" bw="1" slack="0"/>
<pin id="257" dir="0" index="7" bw="1" slack="0"/>
<pin id="258" dir="0" index="8" bw="1" slack="0"/>
<pin id="259" dir="0" index="9" bw="1" slack="0"/>
<pin id="260" dir="0" index="10" bw="1" slack="0"/>
<pin id="261" dir="0" index="11" bw="1" slack="0"/>
<pin id="262" dir="0" index="12" bw="32" slack="1"/>
<pin id="263" dir="0" index="13" bw="32" slack="1"/>
<pin id="264" dir="0" index="14" bw="32" slack="1"/>
<pin id="265" dir="0" index="15" bw="32" slack="1"/>
<pin id="266" dir="0" index="16" bw="32" slack="1"/>
<pin id="267" dir="0" index="17" bw="4" slack="0"/>
<pin id="268" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln179_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln179_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="0" index="1" bw="3" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln179_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="0" index="2" bw="32" slack="1"/>
<pin id="297" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln179/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln179_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_1/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_38_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="0" index="3" bw="1" slack="0"/>
<pin id="309" dir="0" index="4" bw="1" slack="0"/>
<pin id="310" dir="0" index="5" bw="1" slack="0"/>
<pin id="311" dir="0" index="6" bw="1" slack="0"/>
<pin id="312" dir="0" index="7" bw="1" slack="0"/>
<pin id="313" dir="0" index="8" bw="1" slack="0"/>
<pin id="314" dir="0" index="9" bw="1" slack="0"/>
<pin id="315" dir="0" index="10" bw="1" slack="0"/>
<pin id="316" dir="0" index="11" bw="1" slack="0"/>
<pin id="317" dir="0" index="12" bw="32" slack="1"/>
<pin id="318" dir="0" index="13" bw="32" slack="1"/>
<pin id="319" dir="0" index="14" bw="32" slack="1"/>
<pin id="320" dir="0" index="15" bw="32" slack="1"/>
<pin id="321" dir="0" index="16" bw="32" slack="1"/>
<pin id="322" dir="0" index="17" bw="4" slack="0"/>
<pin id="323" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln179_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_2/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln179_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="1"/>
<pin id="345" dir="0" index="2" bw="32" slack="1"/>
<pin id="346" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln179_1/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln179_3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_3/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_39_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="0" index="3" bw="1" slack="0"/>
<pin id="358" dir="0" index="4" bw="1" slack="0"/>
<pin id="359" dir="0" index="5" bw="1" slack="0"/>
<pin id="360" dir="0" index="6" bw="1" slack="0"/>
<pin id="361" dir="0" index="7" bw="1" slack="0"/>
<pin id="362" dir="0" index="8" bw="1" slack="0"/>
<pin id="363" dir="0" index="9" bw="1" slack="0"/>
<pin id="364" dir="0" index="10" bw="1" slack="0"/>
<pin id="365" dir="0" index="11" bw="1" slack="0"/>
<pin id="366" dir="0" index="12" bw="32" slack="1"/>
<pin id="367" dir="0" index="13" bw="32" slack="1"/>
<pin id="368" dir="0" index="14" bw="32" slack="1"/>
<pin id="369" dir="0" index="15" bw="32" slack="1"/>
<pin id="370" dir="0" index="16" bw="32" slack="1"/>
<pin id="371" dir="0" index="17" bw="4" slack="0"/>
<pin id="372" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln179_4_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_4/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln179_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="1"/>
<pin id="394" dir="0" index="2" bw="32" slack="1"/>
<pin id="395" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln179_2/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln179_5_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_5/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_40_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="0" index="3" bw="1" slack="0"/>
<pin id="407" dir="0" index="4" bw="1" slack="0"/>
<pin id="408" dir="0" index="5" bw="1" slack="0"/>
<pin id="409" dir="0" index="6" bw="1" slack="0"/>
<pin id="410" dir="0" index="7" bw="1" slack="0"/>
<pin id="411" dir="0" index="8" bw="1" slack="0"/>
<pin id="412" dir="0" index="9" bw="1" slack="0"/>
<pin id="413" dir="0" index="10" bw="1" slack="0"/>
<pin id="414" dir="0" index="11" bw="1" slack="0"/>
<pin id="415" dir="0" index="12" bw="32" slack="1"/>
<pin id="416" dir="0" index="13" bw="32" slack="1"/>
<pin id="417" dir="0" index="14" bw="32" slack="1"/>
<pin id="418" dir="0" index="15" bw="32" slack="1"/>
<pin id="419" dir="0" index="16" bw="32" slack="1"/>
<pin id="420" dir="0" index="17" bw="4" slack="0"/>
<pin id="421" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln179_6_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_6/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln179_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="0" index="1" bw="4" slack="0"/>
<pin id="443" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln179_3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="1"/>
<pin id="449" dir="0" index="2" bw="32" slack="1"/>
<pin id="450" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln179_3/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln179_7_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_7/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln179_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="0"/>
<pin id="459" dir="0" index="1" bw="64" slack="0"/>
<pin id="460" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_1/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln179_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="0"/>
<pin id="465" dir="0" index="1" bw="64" slack="0"/>
<pin id="466" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_2/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln179_3_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="0"/>
<pin id="471" dir="0" index="1" bw="64" slack="0"/>
<pin id="472" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_3/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln179_4_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="0"/>
<pin id="477" dir="0" index="1" bw="64" slack="0"/>
<pin id="478" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_4/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln173_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="0"/>
<pin id="483" dir="0" index="1" bw="3" slack="0"/>
<pin id="484" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln173_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="0" index="1" bw="4" slack="1"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln173_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="0"/>
<pin id="494" dir="0" index="1" bw="4" slack="1"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="store_ln173_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="0"/>
<pin id="499" dir="0" index="1" bw="64" slack="1"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add385_3428_load_1_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="1"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add385_3428_load_1/2 "/>
</bind>
</comp>

<comp id="506" class="1005" name="add385_3428_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add385_3428 "/>
</bind>
</comp>

<comp id="514" class="1005" name="i_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="0"/>
<pin id="516" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="521" class="1005" name="k_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="0"/>
<pin id="523" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="528" class="1005" name="arg2_r_3_reload_read_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_3_reload_read "/>
</bind>
</comp>

<comp id="533" class="1005" name="arg2_r_7_reload_read_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_7_reload_read "/>
</bind>
</comp>

<comp id="538" class="1005" name="arg1_r_8_reload_read_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_8_reload_read "/>
</bind>
</comp>

<comp id="543" class="1005" name="arg2_r_2_reload_read_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_2_reload_read "/>
</bind>
</comp>

<comp id="548" class="1005" name="arg2_r_6_reload_read_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_6_reload_read "/>
</bind>
</comp>

<comp id="553" class="1005" name="arg1_r_9_reload_read_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_9_reload_read "/>
</bind>
</comp>

<comp id="559" class="1005" name="arg2_r_1_reload_read_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_1_reload_read "/>
</bind>
</comp>

<comp id="564" class="1005" name="arg2_r_5_reload_read_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_5_reload_read "/>
</bind>
</comp>

<comp id="569" class="1005" name="arg1_r_10_reload_read_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_10_reload_read "/>
</bind>
</comp>

<comp id="576" class="1005" name="arg2_r_reload_read_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_reload_read "/>
</bind>
</comp>

<comp id="581" class="1005" name="arg2_r_4_reload_read_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_4_reload_read "/>
</bind>
</comp>

<comp id="586" class="1005" name="arg1_r_15_reload_read_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_15_reload_read "/>
</bind>
</comp>

<comp id="591" class="1005" name="arg1_r_14_reload_read_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_14_reload_read "/>
</bind>
</comp>

<comp id="597" class="1005" name="arg1_r_13_reload_read_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_13_reload_read "/>
</bind>
</comp>

<comp id="604" class="1005" name="arg1_r_12_reload_read_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_12_reload_read "/>
</bind>
</comp>

<comp id="612" class="1005" name="arg1_r_11_reload_read_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_11_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="36" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="74" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="184" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="269"><net_src comp="64" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="270"><net_src comp="66" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="271"><net_src comp="66" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="272"><net_src comp="66" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="273"><net_src comp="66" pin="0"/><net_sink comp="249" pin=4"/></net>

<net id="274"><net_src comp="66" pin="0"/><net_sink comp="249" pin=5"/></net>

<net id="275"><net_src comp="66" pin="0"/><net_sink comp="249" pin=6"/></net>

<net id="276"><net_src comp="66" pin="0"/><net_sink comp="249" pin=7"/></net>

<net id="277"><net_src comp="66" pin="0"/><net_sink comp="249" pin=8"/></net>

<net id="278"><net_src comp="66" pin="0"/><net_sink comp="249" pin=9"/></net>

<net id="279"><net_src comp="66" pin="0"/><net_sink comp="249" pin=10"/></net>

<net id="280"><net_src comp="66" pin="0"/><net_sink comp="249" pin=11"/></net>

<net id="281"><net_src comp="228" pin="1"/><net_sink comp="249" pin=17"/></net>

<net id="285"><net_src comp="249" pin="18"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="291"><net_src comp="245" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="68" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="293" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="324"><net_src comp="64" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="325"><net_src comp="66" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="326"><net_src comp="66" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="327"><net_src comp="66" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="328"><net_src comp="66" pin="0"/><net_sink comp="304" pin=4"/></net>

<net id="329"><net_src comp="66" pin="0"/><net_sink comp="304" pin=5"/></net>

<net id="330"><net_src comp="66" pin="0"/><net_sink comp="304" pin=6"/></net>

<net id="331"><net_src comp="66" pin="0"/><net_sink comp="304" pin=7"/></net>

<net id="332"><net_src comp="66" pin="0"/><net_sink comp="304" pin=8"/></net>

<net id="333"><net_src comp="66" pin="0"/><net_sink comp="304" pin=9"/></net>

<net id="334"><net_src comp="66" pin="0"/><net_sink comp="304" pin=10"/></net>

<net id="335"><net_src comp="66" pin="0"/><net_sink comp="304" pin=11"/></net>

<net id="336"><net_src comp="228" pin="1"/><net_sink comp="304" pin=17"/></net>

<net id="340"><net_src comp="304" pin="18"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="347"><net_src comp="287" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="342" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="373"><net_src comp="64" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="375"><net_src comp="66" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="376"><net_src comp="66" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="377"><net_src comp="66" pin="0"/><net_sink comp="353" pin=4"/></net>

<net id="378"><net_src comp="66" pin="0"/><net_sink comp="353" pin=5"/></net>

<net id="379"><net_src comp="66" pin="0"/><net_sink comp="353" pin=6"/></net>

<net id="380"><net_src comp="66" pin="0"/><net_sink comp="353" pin=7"/></net>

<net id="381"><net_src comp="66" pin="0"/><net_sink comp="353" pin=8"/></net>

<net id="382"><net_src comp="66" pin="0"/><net_sink comp="353" pin=9"/></net>

<net id="383"><net_src comp="66" pin="0"/><net_sink comp="353" pin=10"/></net>

<net id="384"><net_src comp="66" pin="0"/><net_sink comp="353" pin=11"/></net>

<net id="385"><net_src comp="228" pin="1"/><net_sink comp="353" pin=17"/></net>

<net id="389"><net_src comp="353" pin="18"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="396"><net_src comp="287" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="391" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="422"><net_src comp="64" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="423"><net_src comp="66" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="424"><net_src comp="66" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="425"><net_src comp="66" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="426"><net_src comp="66" pin="0"/><net_sink comp="402" pin=4"/></net>

<net id="427"><net_src comp="66" pin="0"/><net_sink comp="402" pin=5"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="402" pin=6"/></net>

<net id="429"><net_src comp="66" pin="0"/><net_sink comp="402" pin=7"/></net>

<net id="430"><net_src comp="66" pin="0"/><net_sink comp="402" pin=8"/></net>

<net id="431"><net_src comp="66" pin="0"/><net_sink comp="402" pin=9"/></net>

<net id="432"><net_src comp="66" pin="0"/><net_sink comp="402" pin=10"/></net>

<net id="433"><net_src comp="66" pin="0"/><net_sink comp="402" pin=11"/></net>

<net id="434"><net_src comp="228" pin="1"/><net_sink comp="402" pin=17"/></net>

<net id="438"><net_src comp="402" pin="18"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="444"><net_src comp="242" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="70" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="287" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="446" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="461"><net_src comp="209" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="201" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="205" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="197" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="457" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="239" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="469" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="228" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="72" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="440" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="481" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="475" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="502" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="509"><net_src comp="76" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="512"><net_src comp="506" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="513"><net_src comp="506" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="517"><net_src comp="80" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="520"><net_src comp="514" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="524"><net_src comp="84" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="527"><net_src comp="521" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="531"><net_src comp="88" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="536"><net_src comp="94" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="541"><net_src comp="100" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="402" pin=12"/></net>

<net id="546"><net_src comp="106" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="551"><net_src comp="112" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="556"><net_src comp="118" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="353" pin=12"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="402" pin=13"/></net>

<net id="562"><net_src comp="124" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="567"><net_src comp="130" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="572"><net_src comp="136" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="304" pin=12"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="353" pin=13"/></net>

<net id="575"><net_src comp="569" pin="1"/><net_sink comp="402" pin=14"/></net>

<net id="579"><net_src comp="142" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="584"><net_src comp="148" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="589"><net_src comp="154" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="249" pin=16"/></net>

<net id="594"><net_src comp="160" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="249" pin=15"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="304" pin=16"/></net>

<net id="600"><net_src comp="166" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="249" pin=14"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="304" pin=15"/></net>

<net id="603"><net_src comp="597" pin="1"/><net_sink comp="353" pin=16"/></net>

<net id="607"><net_src comp="172" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="249" pin=13"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="304" pin=14"/></net>

<net id="610"><net_src comp="604" pin="1"/><net_sink comp="353" pin=15"/></net>

<net id="611"><net_src comp="604" pin="1"/><net_sink comp="402" pin=16"/></net>

<net id="615"><net_src comp="178" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="249" pin=12"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="304" pin=13"/></net>

<net id="618"><net_src comp="612" pin="1"/><net_sink comp="353" pin=14"/></net>

<net id="619"><net_src comp="612" pin="1"/><net_sink comp="402" pin=15"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add385_3428_out | {2 }
 - Input state : 
	Port: test_Pipeline_VITIS_LOOP_173_27 : add245441_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_11_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_12_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_13_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_14_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_15_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_4_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_10_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_5_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_1_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_9_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_6_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_2_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_8_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_7_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_3_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		tmp : 1
		br_ln173 : 2
		trunc_ln35 : 1
		tmp_s : 1
		zext_ln179 : 2
		icmp_ln179 : 2
		select_ln179 : 3
		zext_ln179_1 : 4
		tmp_38 : 1
		zext_ln179_2 : 2
		select_ln179_1 : 3
		zext_ln179_3 : 4
		tmp_39 : 1
		zext_ln179_4 : 2
		select_ln179_2 : 3
		zext_ln179_5 : 4
		tmp_40 : 1
		zext_ln179_6 : 2
		add_ln179 : 1
		select_ln179_3 : 3
		zext_ln179_7 : 4
		mul_ln179 : 5
		mul_ln179_1 : 5
		mul_ln179_2 : 5
		mul_ln179_3 : 5
		add_ln179_1 : 6
		add_ln179_2 : 6
		add_ln179_3 : 7
		add_ln179_4 : 8
		add_ln173 : 1
		store_ln173 : 2
		store_ln173 : 2
		store_ln173 : 9
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln179_fu_440         |    0    |    0    |    12   |
|          |         add_ln179_1_fu_457        |    0    |    0    |    71   |
|    add   |         add_ln179_2_fu_463        |    0    |    0    |    71   |
|          |         add_ln179_3_fu_469        |    0    |    0    |    64   |
|          |         add_ln179_4_fu_475        |    0    |    0    |    64   |
|          |          add_ln173_fu_481         |    0    |    0    |    12   |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_s_fu_249           |    0    |    0    |    65   |
|    mux   |           tmp_38_fu_304           |    0    |    0    |    65   |
|          |           tmp_39_fu_353           |    0    |    0    |    65   |
|          |           tmp_40_fu_402           |    0    |    0    |    65   |
|----------|-----------------------------------|---------|---------|---------|
|          |        select_ln179_fu_293        |    0    |    0    |    32   |
|  select  |       select_ln179_1_fu_342       |    0    |    0    |    32   |
|          |       select_ln179_2_fu_391       |    0    |    0    |    32   |
|          |       select_ln179_3_fu_446       |    0    |    0    |    32   |
|----------|-----------------------------------|---------|---------|---------|
|          |          mul_ln179_fu_197         |    4    |    0    |    20   |
|    mul   |         mul_ln179_1_fu_201        |    4    |    0    |    20   |
|          |         mul_ln179_2_fu_205        |    4    |    0    |    20   |
|          |         mul_ln179_3_fu_209        |    4    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln179_fu_287         |    0    |    0    |    10   |
|----------|-----------------------------------|---------|---------|---------|
|          |  arg2_r_3_reload_read_read_fu_88  |    0    |    0    |    0    |
|          |  arg2_r_7_reload_read_read_fu_94  |    0    |    0    |    0    |
|          |  arg1_r_8_reload_read_read_fu_100 |    0    |    0    |    0    |
|          |  arg2_r_2_reload_read_read_fu_106 |    0    |    0    |    0    |
|          |  arg2_r_6_reload_read_read_fu_112 |    0    |    0    |    0    |
|          |  arg1_r_9_reload_read_read_fu_118 |    0    |    0    |    0    |
|          |  arg2_r_1_reload_read_read_fu_124 |    0    |    0    |    0    |
|          |  arg2_r_5_reload_read_read_fu_130 |    0    |    0    |    0    |
|   read   | arg1_r_10_reload_read_read_fu_136 |    0    |    0    |    0    |
|          |   arg2_r_reload_read_read_fu_142  |    0    |    0    |    0    |
|          |  arg2_r_4_reload_read_read_fu_148 |    0    |    0    |    0    |
|          | arg1_r_15_reload_read_read_fu_154 |    0    |    0    |    0    |
|          | arg1_r_14_reload_read_read_fu_160 |    0    |    0    |    0    |
|          | arg1_r_13_reload_read_read_fu_166 |    0    |    0    |    0    |
|          | arg1_r_12_reload_read_read_fu_172 |    0    |    0    |    0    |
|          | arg1_r_11_reload_read_read_fu_178 |    0    |    0    |    0    |
|          | add245441_reload_read_read_fu_184 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |       write_ln0_write_fu_190      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| bitselect|             tmp_fu_231            |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln35_fu_245         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         zext_ln179_fu_282         |    0    |    0    |    0    |
|          |        zext_ln179_1_fu_299        |    0    |    0    |    0    |
|          |        zext_ln179_2_fu_337        |    0    |    0    |    0    |
|   zext   |        zext_ln179_3_fu_348        |    0    |    0    |    0    |
|          |        zext_ln179_4_fu_386        |    0    |    0    |    0    |
|          |        zext_ln179_5_fu_397        |    0    |    0    |    0    |
|          |        zext_ln179_6_fu_435        |    0    |    0    |    0    |
|          |        zext_ln179_7_fu_452        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    16   |    0    |   772   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add385_3428_reg_506     |   64   |
|arg1_r_10_reload_read_reg_569|   32   |
|arg1_r_11_reload_read_reg_612|   32   |
|arg1_r_12_reload_read_reg_604|   32   |
|arg1_r_13_reload_read_reg_597|   32   |
|arg1_r_14_reload_read_reg_591|   32   |
|arg1_r_15_reload_read_reg_586|   32   |
| arg1_r_8_reload_read_reg_538|   32   |
| arg1_r_9_reload_read_reg_553|   32   |
| arg2_r_1_reload_read_reg_559|   32   |
| arg2_r_2_reload_read_reg_543|   32   |
| arg2_r_3_reload_read_reg_528|   32   |
| arg2_r_4_reload_read_reg_581|   32   |
| arg2_r_5_reload_read_reg_564|   32   |
| arg2_r_6_reload_read_reg_548|   32   |
| arg2_r_7_reload_read_reg_533|   32   |
|  arg2_r_reload_read_reg_576 |   32   |
|          i_reg_514          |    4   |
|          k_reg_521          |    4   |
+-----------------------------+--------+
|            Total            |   584  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   16   |    0   |   772  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   584  |    -   |
+-----------+--------+--------+--------+
|   Total   |   16   |   584  |   772  |
+-----------+--------+--------+--------+
