

================================================================
== Vitis HLS Report for 'Softmax_layer_1_Pipeline_l_exp_sum_j6'
================================================================
* Date:           Thu Sep 14 02:28:27 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test3.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.470 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       85|       85|  0.283 us|  0.283 us|   85|   85|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_exp_sum_j6  |       83|       83|        24|          4|          1|    16|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       28|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    28|     2236|     4344|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      680|    -|
|Register             |        -|     -|     1695|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    28|     3931|     5116|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                Instance               |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U7392     |fadd_32ns_32ns_32_5_no_dsp_1     |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U7393     |fadd_32ns_32ns_32_5_no_dsp_1     |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U7394     |fadd_32ns_32ns_32_5_no_dsp_1     |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U7395     |fadd_32ns_32ns_32_5_no_dsp_1     |        0|   0|  243|  338|    0|
    |fexp_32ns_32ns_32_14_full_dsp_1_U7396  |fexp_32ns_32ns_32_14_full_dsp_1  |        0|   7|  316|  748|    0|
    |fexp_32ns_32ns_32_14_full_dsp_1_U7397  |fexp_32ns_32ns_32_14_full_dsp_1  |        0|   7|  316|  748|    0|
    |fexp_32ns_32ns_32_14_full_dsp_1_U7398  |fexp_32ns_32ns_32_14_full_dsp_1  |        0|   7|  316|  748|    0|
    |fexp_32ns_32ns_32_14_full_dsp_1_U7399  |fexp_32ns_32ns_32_14_full_dsp_1  |        0|   7|  316|  748|    0|
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                 |        0|  28| 2236| 4344|    0|
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln166_fu_818_p2               |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln166_fu_812_p2              |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  28|          13|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  26|          5|    1|          5|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_inp_sumRow_10_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_inp_sumRow_11_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_inp_sumRow_12_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_inp_sumRow_13_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_inp_sumRow_14_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_inp_sumRow_15_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_inp_sumRow_1_load_1   |   9|          2|   32|         64|
    |ap_sig_allocacmp_inp_sumRow_2_load_1   |   9|          2|   32|         64|
    |ap_sig_allocacmp_inp_sumRow_3_load_1   |   9|          2|   32|         64|
    |ap_sig_allocacmp_inp_sumRow_4_load_1   |   9|          2|   32|         64|
    |ap_sig_allocacmp_inp_sumRow_5_load_1   |   9|          2|   32|         64|
    |ap_sig_allocacmp_inp_sumRow_6_load_1   |   9|          2|   32|         64|
    |ap_sig_allocacmp_inp_sumRow_7_load_1   |   9|          2|   32|         64|
    |ap_sig_allocacmp_inp_sumRow_8_load_1   |   9|          2|   32|         64|
    |ap_sig_allocacmp_inp_sumRow_9_load_1   |   9|          2|   32|         64|
    |ap_sig_allocacmp_inp_sumRow_load_1     |   9|          2|   32|         64|
    |ap_sig_allocacmp_j6_1                  |   9|          2|    5|         10|
    |attn_outp_blk_n                        |   9|          2|    1|          2|
    |grp_fu_688_p0                          |  26|          5|   32|        160|
    |grp_fu_688_p1                          |  26|          5|   32|        160|
    |grp_fu_692_p0                          |  26|          5|   32|        160|
    |grp_fu_692_p1                          |  26|          5|   32|        160|
    |grp_fu_696_p0                          |  26|          5|   32|        160|
    |grp_fu_696_p1                          |  26|          5|   32|        160|
    |grp_fu_700_p0                          |  26|          5|   32|        160|
    |grp_fu_700_p1                          |  26|          5|   32|        160|
    |grp_fu_704_p1                          |  26|          5|   32|        160|
    |grp_fu_709_p1                          |  26|          5|   32|        160|
    |grp_fu_714_p1                          |  26|          5|   32|        160|
    |grp_fu_719_p1                          |  26|          5|   32|        160|
    |inp_sumRow_10_fu_238                   |   9|          2|   32|         64|
    |inp_sumRow_11_fu_242                   |   9|          2|   32|         64|
    |inp_sumRow_12_fu_246                   |   9|          2|   32|         64|
    |inp_sumRow_13_fu_250                   |   9|          2|   32|         64|
    |inp_sumRow_14_fu_254                   |   9|          2|   32|         64|
    |inp_sumRow_15_fu_258                   |   9|          2|   32|         64|
    |inp_sumRow_1_fu_202                    |   9|          2|   32|         64|
    |inp_sumRow_2_fu_206                    |   9|          2|   32|         64|
    |inp_sumRow_3_fu_210                    |   9|          2|   32|         64|
    |inp_sumRow_4_fu_214                    |   9|          2|   32|         64|
    |inp_sumRow_5_fu_218                    |   9|          2|   32|         64|
    |inp_sumRow_6_fu_222                    |   9|          2|   32|         64|
    |inp_sumRow_7_fu_226                    |   9|          2|   32|         64|
    |inp_sumRow_8_fu_230                    |   9|          2|   32|         64|
    |inp_sumRow_9_fu_234                    |   9|          2|   32|         64|
    |inp_sumRow_fu_198                      |   9|          2|   32|         64|
    |j6_fu_262                              |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 680|        141| 1423|       4001|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |icmp_ln166_reg_1402               |   1|   0|    1|          0|
    |inp_sumRow_10_fu_238              |  32|   0|   32|          0|
    |inp_sumRow_11_fu_242              |  32|   0|   32|          0|
    |inp_sumRow_12_fu_246              |  32|   0|   32|          0|
    |inp_sumRow_13_fu_250              |  32|   0|   32|          0|
    |inp_sumRow_14_fu_254              |  32|   0|   32|          0|
    |inp_sumRow_15_fu_258              |  32|   0|   32|          0|
    |inp_sumRow_1_fu_202               |  32|   0|   32|          0|
    |inp_sumRow_2_fu_206               |  32|   0|   32|          0|
    |inp_sumRow_3_fu_210               |  32|   0|   32|          0|
    |inp_sumRow_4_fu_214               |  32|   0|   32|          0|
    |inp_sumRow_5_fu_218               |  32|   0|   32|          0|
    |inp_sumRow_6_fu_222               |  32|   0|   32|          0|
    |inp_sumRow_7_fu_226               |  32|   0|   32|          0|
    |inp_sumRow_8_fu_230               |  32|   0|   32|          0|
    |inp_sumRow_9_fu_234               |  32|   0|   32|          0|
    |inp_sumRow_fu_198                 |  32|   0|   32|          0|
    |j6_1_reg_1397                     |   5|   0|    5|          0|
    |j6_fu_262                         |   5|   0|    5|          0|
    |tmp_27_reg_1431                   |  32|   0|   32|          0|
    |tmp_28_reg_1436                   |  32|   0|   32|          0|
    |tmp_29_reg_1441                   |  32|   0|   32|          0|
    |tmp_30_reg_1446                   |  32|   0|   32|          0|
    |tmp_31_reg_1451                   |  32|   0|   32|          0|
    |tmp_32_reg_1456                   |  32|   0|   32|          0|
    |tmp_33_reg_1461                   |  32|   0|   32|          0|
    |tmp_34_reg_1466                   |  32|   0|   32|          0|
    |tmp_35_reg_1471                   |  32|   0|   32|          0|
    |tmp_36_reg_1476                   |  32|   0|   32|          0|
    |tmp_37_reg_1481                   |  32|   0|   32|          0|
    |tmp_reg_1421                      |  32|   0|   32|          0|
    |tmp_s_reg_1426                    |  32|   0|   32|          0|
    |trunc_ln145_13_reg_1416           |  32|   0|   32|          0|
    |trunc_ln145_reg_1406              |  32|   0|   32|          0|
    |trunc_ln145_s_reg_1411            |  32|   0|   32|          0|
    |v70_10_reg_1682                   |  32|   0|   32|          0|
    |v70_11_reg_1688                   |  32|   0|   32|          0|
    |v70_12_reg_1714                   |  32|   0|   32|          0|
    |v70_13_reg_1720                   |  32|   0|   32|          0|
    |v70_14_reg_1726                   |  32|   0|   32|          0|
    |v70_15_reg_1732                   |  32|   0|   32|          0|
    |v70_1_reg_1572                    |  32|   0|   32|          0|
    |v70_2_reg_1578                    |  32|   0|   32|          0|
    |v70_3_reg_1584                    |  32|   0|   32|          0|
    |v70_4_reg_1626                    |  32|   0|   32|          0|
    |v70_5_reg_1632                    |  32|   0|   32|          0|
    |v70_6_reg_1638                    |  32|   0|   32|          0|
    |v70_7_reg_1644                    |  32|   0|   32|          0|
    |v70_8_reg_1670                    |  32|   0|   32|          0|
    |v70_9_reg_1676                    |  32|   0|   32|          0|
    |v70_reg_1566                      |  32|   0|   32|          0|
    |zext_ln166_reg_1610               |   5|   0|   64|         59|
    |icmp_ln166_reg_1402               |  64|  32|    1|          0|
    |j6_1_reg_1397                     |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1695|  64| 1632|         59|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  Softmax_layer.1_Pipeline_l_exp_sum_j6|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  Softmax_layer.1_Pipeline_l_exp_sum_j6|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  Softmax_layer.1_Pipeline_l_exp_sum_j6|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  Softmax_layer.1_Pipeline_l_exp_sum_j6|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  Softmax_layer.1_Pipeline_l_exp_sum_j6|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  Softmax_layer.1_Pipeline_l_exp_sum_j6|  return value|
|inp_sumRow_15_reload      |   in|   32|     ap_none|                   inp_sumRow_15_reload|        scalar|
|inp_sumRow_14_reload      |   in|   32|     ap_none|                   inp_sumRow_14_reload|        scalar|
|inp_sumRow_13_reload      |   in|   32|     ap_none|                   inp_sumRow_13_reload|        scalar|
|inp_sumRow_12_reload      |   in|   32|     ap_none|                   inp_sumRow_12_reload|        scalar|
|inp_sumRow_11_reload      |   in|   32|     ap_none|                   inp_sumRow_11_reload|        scalar|
|inp_sumRow_10_reload      |   in|   32|     ap_none|                   inp_sumRow_10_reload|        scalar|
|inp_sumRow_9_reload       |   in|   32|     ap_none|                    inp_sumRow_9_reload|        scalar|
|inp_sumRow_8_reload       |   in|   32|     ap_none|                    inp_sumRow_8_reload|        scalar|
|inp_sumRow_7_reload       |   in|   32|     ap_none|                    inp_sumRow_7_reload|        scalar|
|inp_sumRow_6_reload       |   in|   32|     ap_none|                    inp_sumRow_6_reload|        scalar|
|inp_sumRow_5_reload       |   in|   32|     ap_none|                    inp_sumRow_5_reload|        scalar|
|inp_sumRow_4_reload       |   in|   32|     ap_none|                    inp_sumRow_4_reload|        scalar|
|inp_sumRow_3_reload       |   in|   32|     ap_none|                    inp_sumRow_3_reload|        scalar|
|inp_sumRow_2_reload       |   in|   32|     ap_none|                    inp_sumRow_2_reload|        scalar|
|inp_sumRow_1_reload       |   in|   32|     ap_none|                    inp_sumRow_1_reload|        scalar|
|inp_sumRow_reload         |   in|   32|     ap_none|                      inp_sumRow_reload|        scalar|
|buf_data_15_address0      |  out|    4|   ap_memory|                            buf_data_15|         array|
|buf_data_15_ce0           |  out|    1|   ap_memory|                            buf_data_15|         array|
|buf_data_15_we0           |  out|    1|   ap_memory|                            buf_data_15|         array|
|buf_data_15_d0            |  out|   32|   ap_memory|                            buf_data_15|         array|
|buf_data_14_address0      |  out|    4|   ap_memory|                            buf_data_14|         array|
|buf_data_14_ce0           |  out|    1|   ap_memory|                            buf_data_14|         array|
|buf_data_14_we0           |  out|    1|   ap_memory|                            buf_data_14|         array|
|buf_data_14_d0            |  out|   32|   ap_memory|                            buf_data_14|         array|
|buf_data_13_address0      |  out|    4|   ap_memory|                            buf_data_13|         array|
|buf_data_13_ce0           |  out|    1|   ap_memory|                            buf_data_13|         array|
|buf_data_13_we0           |  out|    1|   ap_memory|                            buf_data_13|         array|
|buf_data_13_d0            |  out|   32|   ap_memory|                            buf_data_13|         array|
|buf_data_12_address0      |  out|    4|   ap_memory|                            buf_data_12|         array|
|buf_data_12_ce0           |  out|    1|   ap_memory|                            buf_data_12|         array|
|buf_data_12_we0           |  out|    1|   ap_memory|                            buf_data_12|         array|
|buf_data_12_d0            |  out|   32|   ap_memory|                            buf_data_12|         array|
|buf_data_11_address0      |  out|    4|   ap_memory|                            buf_data_11|         array|
|buf_data_11_ce0           |  out|    1|   ap_memory|                            buf_data_11|         array|
|buf_data_11_we0           |  out|    1|   ap_memory|                            buf_data_11|         array|
|buf_data_11_d0            |  out|   32|   ap_memory|                            buf_data_11|         array|
|buf_data_10_address0      |  out|    4|   ap_memory|                            buf_data_10|         array|
|buf_data_10_ce0           |  out|    1|   ap_memory|                            buf_data_10|         array|
|buf_data_10_we0           |  out|    1|   ap_memory|                            buf_data_10|         array|
|buf_data_10_d0            |  out|   32|   ap_memory|                            buf_data_10|         array|
|buf_data_9_address0       |  out|    4|   ap_memory|                             buf_data_9|         array|
|buf_data_9_ce0            |  out|    1|   ap_memory|                             buf_data_9|         array|
|buf_data_9_we0            |  out|    1|   ap_memory|                             buf_data_9|         array|
|buf_data_9_d0             |  out|   32|   ap_memory|                             buf_data_9|         array|
|buf_data_8_address0       |  out|    4|   ap_memory|                             buf_data_8|         array|
|buf_data_8_ce0            |  out|    1|   ap_memory|                             buf_data_8|         array|
|buf_data_8_we0            |  out|    1|   ap_memory|                             buf_data_8|         array|
|buf_data_8_d0             |  out|   32|   ap_memory|                             buf_data_8|         array|
|buf_data_7_address0       |  out|    4|   ap_memory|                             buf_data_7|         array|
|buf_data_7_ce0            |  out|    1|   ap_memory|                             buf_data_7|         array|
|buf_data_7_we0            |  out|    1|   ap_memory|                             buf_data_7|         array|
|buf_data_7_d0             |  out|   32|   ap_memory|                             buf_data_7|         array|
|buf_data_6_address0       |  out|    4|   ap_memory|                             buf_data_6|         array|
|buf_data_6_ce0            |  out|    1|   ap_memory|                             buf_data_6|         array|
|buf_data_6_we0            |  out|    1|   ap_memory|                             buf_data_6|         array|
|buf_data_6_d0             |  out|   32|   ap_memory|                             buf_data_6|         array|
|buf_data_5_address0       |  out|    4|   ap_memory|                             buf_data_5|         array|
|buf_data_5_ce0            |  out|    1|   ap_memory|                             buf_data_5|         array|
|buf_data_5_we0            |  out|    1|   ap_memory|                             buf_data_5|         array|
|buf_data_5_d0             |  out|   32|   ap_memory|                             buf_data_5|         array|
|buf_data_4_address0       |  out|    4|   ap_memory|                             buf_data_4|         array|
|buf_data_4_ce0            |  out|    1|   ap_memory|                             buf_data_4|         array|
|buf_data_4_we0            |  out|    1|   ap_memory|                             buf_data_4|         array|
|buf_data_4_d0             |  out|   32|   ap_memory|                             buf_data_4|         array|
|buf_data_3_address0       |  out|    4|   ap_memory|                             buf_data_3|         array|
|buf_data_3_ce0            |  out|    1|   ap_memory|                             buf_data_3|         array|
|buf_data_3_we0            |  out|    1|   ap_memory|                             buf_data_3|         array|
|buf_data_3_d0             |  out|   32|   ap_memory|                             buf_data_3|         array|
|buf_data_2_address0       |  out|    4|   ap_memory|                             buf_data_2|         array|
|buf_data_2_ce0            |  out|    1|   ap_memory|                             buf_data_2|         array|
|buf_data_2_we0            |  out|    1|   ap_memory|                             buf_data_2|         array|
|buf_data_2_d0             |  out|   32|   ap_memory|                             buf_data_2|         array|
|buf_data_1_address0       |  out|    4|   ap_memory|                             buf_data_1|         array|
|buf_data_1_ce0            |  out|    1|   ap_memory|                             buf_data_1|         array|
|buf_data_1_we0            |  out|    1|   ap_memory|                             buf_data_1|         array|
|buf_data_1_d0             |  out|   32|   ap_memory|                             buf_data_1|         array|
|buf_data_address0         |  out|    4|   ap_memory|                               buf_data|         array|
|buf_data_ce0              |  out|    1|   ap_memory|                               buf_data|         array|
|buf_data_we0              |  out|    1|   ap_memory|                               buf_data|         array|
|buf_data_d0               |  out|   32|   ap_memory|                               buf_data|         array|
|attn_outp_dout            |   in|  512|     ap_fifo|                              attn_outp|       pointer|
|attn_outp_num_data_valid  |   in|    3|     ap_fifo|                              attn_outp|       pointer|
|attn_outp_fifo_cap        |   in|    3|     ap_fifo|                              attn_outp|       pointer|
|attn_outp_empty_n         |   in|    1|     ap_fifo|                              attn_outp|       pointer|
|attn_outp_read            |  out|    1|     ap_fifo|                              attn_outp|       pointer|
|add_1531_out              |  out|   32|      ap_vld|                           add_1531_out|       pointer|
|add_1531_out_ap_vld       |  out|    1|      ap_vld|                           add_1531_out|       pointer|
|add_1430_out              |  out|   32|      ap_vld|                           add_1430_out|       pointer|
|add_1430_out_ap_vld       |  out|    1|      ap_vld|                           add_1430_out|       pointer|
|add_1329_out              |  out|   32|      ap_vld|                           add_1329_out|       pointer|
|add_1329_out_ap_vld       |  out|    1|      ap_vld|                           add_1329_out|       pointer|
|add_1228_out              |  out|   32|      ap_vld|                           add_1228_out|       pointer|
|add_1228_out_ap_vld       |  out|    1|      ap_vld|                           add_1228_out|       pointer|
|add_1127_out              |  out|   32|      ap_vld|                           add_1127_out|       pointer|
|add_1127_out_ap_vld       |  out|    1|      ap_vld|                           add_1127_out|       pointer|
|add_1026_out              |  out|   32|      ap_vld|                           add_1026_out|       pointer|
|add_1026_out_ap_vld       |  out|    1|      ap_vld|                           add_1026_out|       pointer|
|add_925_out               |  out|   32|      ap_vld|                            add_925_out|       pointer|
|add_925_out_ap_vld        |  out|    1|      ap_vld|                            add_925_out|       pointer|
|add_824_out               |  out|   32|      ap_vld|                            add_824_out|       pointer|
|add_824_out_ap_vld        |  out|    1|      ap_vld|                            add_824_out|       pointer|
|add_723_out               |  out|   32|      ap_vld|                            add_723_out|       pointer|
|add_723_out_ap_vld        |  out|    1|      ap_vld|                            add_723_out|       pointer|
|add_622_out               |  out|   32|      ap_vld|                            add_622_out|       pointer|
|add_622_out_ap_vld        |  out|    1|      ap_vld|                            add_622_out|       pointer|
|add_521_out               |  out|   32|      ap_vld|                            add_521_out|       pointer|
|add_521_out_ap_vld        |  out|    1|      ap_vld|                            add_521_out|       pointer|
|add_420_out               |  out|   32|      ap_vld|                            add_420_out|       pointer|
|add_420_out_ap_vld        |  out|    1|      ap_vld|                            add_420_out|       pointer|
|add_319_out               |  out|   32|      ap_vld|                            add_319_out|       pointer|
|add_319_out_ap_vld        |  out|    1|      ap_vld|                            add_319_out|       pointer|
|add_218_out               |  out|   32|      ap_vld|                            add_218_out|       pointer|
|add_218_out_ap_vld        |  out|    1|      ap_vld|                            add_218_out|       pointer|
|add_117_out               |  out|   32|      ap_vld|                            add_117_out|       pointer|
|add_117_out_ap_vld        |  out|    1|      ap_vld|                            add_117_out|       pointer|
|add16_out                 |  out|   32|      ap_vld|                              add16_out|       pointer|
|add16_out_ap_vld          |  out|    1|      ap_vld|                              add16_out|       pointer|
+--------------------------+-----+-----+------------+---------------------------------------+--------------+

