\t (00:00:23) allegro 24.1 P001 (4234998) [9/4/2024] Windows SPB 64-bit Edition
\t (00:00:23)     Journal start - Mon Aug  4 17:53:14 2025
\t (00:00:23)         Host=IT088130 User=phdgc Pid=46880 CPUs=16
\t (00:00:23) CmdLine= allegro -proj C:\Users\phdgc\Downloads\uob-hep-pc065\design_files\pc065d_fibv2a_toplevel.cpm -product Allegro_Venture_SDA -mpssession phdgc_ProjectMgr12904 -mpshost IT088130
\t (00:00:23) 
\t (00:00:24) Loading axlcore.cxt 
\t (00:00:24) Opening existing design...
\i (00:00:24) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "pc065d_fibv2a_toplevel_30"
\d (00:00:24) Design opened: C:/Users/phdgc/Downloads/uob-hep-pc065/design_files/worklib/pc065d_fibv2a_toplevel/physical/pc065d_fibv2a_toplevel_30.brd
\i (00:00:24) trapsize 580
\i (00:00:24) trapsize 595
\i (00:00:24) trapsize 599
\i (00:00:25) trapsize 497
\i (00:00:25) trapsize 497
\t (00:00:25) Loading NV GPU Plugin
\i (00:00:26) generaledit 
\i (00:00:30) place manual 
\i (00:00:30) setwindow form.plc_manual
\i (00:00:30) FORM plc_manual tree  'Components by refdes' 
\i (00:00:33) FORM plc_manual done  
\i (00:00:33) setwindow pcb
\i (00:00:33) generaledit 
\i (00:01:21) zoom in 1 
\i (00:01:21) setwindow pcb
\i (00:01:21) zoom in 45.429 15.024
\i (00:01:21) trapsize 249
\i (00:01:21) zoom in 1 
\i (00:01:21) setwindow pcb
\i (00:01:21) zoom in 45.827 15.024
\i (00:01:21) trapsize 124
\i (00:01:21) zoom in 1 
\i (00:01:21) setwindow pcb
\i (00:01:21) zoom in 45.927 15.024
\i (00:01:21) trapsize 62
\i (00:01:21) zoom in 1 
\i (00:01:21) setwindow pcb
\i (00:01:21) zoom in 45.927 15.024
\i (00:01:21) trapsize 31
\i (00:01:22) zoom out 1 
\i (00:01:22) setwindow pcb
\i (00:01:22) zoom out 45.927 15.025
\i (00:01:22) trapsize 62
\i (00:01:22) zoom out 1 
\i (00:01:22) setwindow pcb
\i (00:01:22) zoom out 45.926 15.024
\i (00:01:22) trapsize 124
\i (00:01:23) zoom out 1 
\i (00:01:23) setwindow pcb
\i (00:01:23) zoom out 46.026 15.024
\i (00:01:23) trapsize 249
\i (00:01:24) zoom out 1 
\i (00:01:24) setwindow pcb
\i (00:01:24) zoom out 46.027 15.024
\i (00:01:24) trapsize 497
\i (00:01:25) zoom out 1 
\i (00:01:25) setwindow pcb
\i (00:01:25) zoom out 46.026 15.025
\i (00:01:25) trapsize 995
\i (00:01:25) zoom out 1 
\i (00:01:25) setwindow pcb
\i (00:01:25) zoom out 46.027 15.025
\i (00:01:25) trapsize 1989
\i (00:01:26) zoom in 1 
\i (00:01:26) setwindow pcb
\i (00:01:26) zoom in 83.758 13.432
\i (00:01:26) trapsize 995
\i (00:01:26) zoom in 1 
\i (00:01:26) setwindow pcb
\i (00:01:26) zoom in 49.097 13.432
\i (00:01:26) trapsize 497
\i (00:01:26) zoom in 1 
\i (00:01:26) setwindow pcb
\i (00:01:26) zoom in 49.098 13.432
\i (00:01:26) trapsize 249
\i (00:01:35) setwindow form.find
\i (00:01:35) FORM find find_name r139 
\i (00:01:35) setwindow pcb
\i (00:01:35) trapsize 42
\i (00:01:43) show element 
\i (00:01:43) generaledit 
\i (00:01:51) setwindow text
\i (00:01:51) close
\i (00:02:01) setwindow pcb
\i (00:02:01) zoom out 1 
\i (00:02:01) setwindow pcb
\i (00:02:01) zoom out 22.658 26.509
\i (00:02:01) trapsize 84
\i (00:02:01) zoom out 1 
\i (00:02:01) setwindow pcb
\i (00:02:01) zoom out 22.608 26.509
\i (00:02:01) trapsize 169
\i (00:02:01) zoom out 1 
\i (00:02:01) setwindow pcb
\i (00:02:01) zoom out 22.472 26.508
\i (00:02:01) trapsize 337
\i (00:02:01) zoom out 1 
\i (00:02:01) setwindow pcb
\i (00:02:01) zoom out 22.136 26.508
\i (00:02:01) trapsize 675
\i (00:02:03) zoom in 1 
\i (00:02:03) setwindow pcb
\i (00:02:03) zoom in 20.786 27.453
\i (00:02:03) trapsize 337
\i (00:02:03) zoom in 1 
\i (00:02:03) setwindow pcb
\i (00:02:03) zoom in 20.854 27.454
\i (00:02:03) trapsize 169
\i (00:02:03) zoom in 1 
\i (00:02:03) setwindow pcb
\i (00:02:03) zoom in 20.888 27.488
\i (00:02:03) trapsize 84
\i (00:02:03) zoom out 1 
\i (00:02:03) setwindow pcb
\i (00:02:03) zoom out 20.905 27.505
\i (00:02:03) trapsize 169
\i (00:02:03) zoom out 1 
\i (00:02:03) setwindow pcb
\i (00:02:03) zoom out 20.904 27.506
\i (00:02:03) trapsize 337
\i (00:02:03) zoom out 1 
\i (00:02:03) setwindow pcb
\i (00:02:03) zoom out 20.906 27.505
\i (00:02:03) trapsize 675
\i (00:02:04) roam x 96 
\i (00:02:04) roam x 96
\i (00:02:04) roam x 96 
\i (00:02:04) roam x 96
\i (00:02:05) roam x 96 
\i (00:02:05) roam x 96
\i (00:02:05) roam x 96 
\i (00:02:05) roam x 96
\i (00:02:05) roam x 96 
\i (00:02:05) roam x 96
\i (00:02:38) exit 
\t (00:02:39) Lic Summary:
[17:55:29.281712] Cdslmd servers: ppl
[17:55:29.806000] Feature usage summary:
[17:55:29.806000] Allegro_X_Platinum_Layout
[17:55:29.806000] Allegro_Venture_PCB_Designer
[17:55:29.806000] PCB_design_studio
[17:55:29.806000] Venture_PCB_Schematic
[17:55:29.806000] Allegro_Venture_PCB_Designer2

\t (00:02:39)     Journal end - Mon Aug  4 17:55:29 2025
