0.7
2020.2
Nov 18 2020
09:47:47
C:/Working/FPGA_Harman_sys_verilog_improve/sys_ver_imp_25_10_31/sys_ver_imp_25_10_31.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Working/FPGA_Harman_sys_verilog_improve/sys_ver_imp_25_10_31/sys_ver_imp_25_10_31.srcs/sim_1/new/tb_axi_uart.sv,1761909510,systemVerilog,,,,tb_for_uart_axi,,uvm,,,,,,
C:/Working/FPGA_Harman_sys_verilog_improve/sys_ver_imp_25_10_31/sys_ver_imp_25_10_31.srcs/sources_1/imports/hdl/for_uart_v1_0.v,1761907813,verilog,,C:/Working/FPGA_Harman_sys_verilog_improve/sys_ver_imp_25_10_31/sys_ver_imp_25_10_31.srcs/sources_1/imports/hdl/for_uart_v1_0_S00_AXI.v,,for_uart_v1_0,,uvm,,,,,,
C:/Working/FPGA_Harman_sys_verilog_improve/sys_ver_imp_25_10_31/sys_ver_imp_25_10_31.srcs/sources_1/imports/hdl/for_uart_v1_0_S00_AXI.v,1761908289,verilog,,,,for_uart_v1_0_S00_AXI,,uvm,,,,,,
C:/Working/FPGA_Harman_sys_verilog_improve/sys_ver_imp_25_10_31/sys_ver_imp_25_10_31.srcs/sources_1/imports/new/uart.sv,1761900551,systemVerilog,,C:/Working/FPGA_Harman_sys_verilog_improve/sys_ver_imp_25_10_31/sys_ver_imp_25_10_31.srcs/sim_1/new/tb_axi_uart.sv,,baud_tick_gen;fifo;fifo_ctrl_unit;register_file;uart_rx;uart_top;uart_tx,,uvm,,,,,,
