# COEN 122 Computer Architecture

## Functional Units for implementing instructions

    - ALU
      - Inputs A,B 32 bits
      - a0pb
      - alu control 3 bits
      - addi $1,$2,100
          - $1 <- $2 + 100
          - gave a 16 bit input - need to sign extend to 32
          - 100 (16b) -> 100 (32b) //add 16 0's
          - 100 = 64 + 32 + 4 -> 0110 0100
          - becomes 0000 0000 0000 0000 0000 0000 0110 0100
          - so the return value is
              - 1111 1111 1111 1000 0000 0110 0100
    - Multiplexer
      - 2:1
      - I_0, I_1, control

## MIPS ALU Functions

    - More details on the functions
      - 0000 AND aANDb
      - 0001 OR aORb
      - 0010 add a+b
      - 0110 sub a-b
      - 0111 slt 1 if a<b
      - Zero flag
        - 1 if result = 0 ... 0
        - 0 otherwise

## Basic Idea of Datapath Design

    - Design a datapath for each type of instruction
      - R
      - lw
      - sw
        - combine lw and sw
      - beq
      - Combine all

## Datapath for R-Type

    - ex: add $4,$4,$5
    - Basic steps
      - fetch instruction
      - select registers (rs,rt)
      - ALU operation on two data, need ALU
      - write back registers

    $3 \<- $4 + $5

    | 0 | rs | rt | rd | sa | fun |
    | 0 | 4  | 5  | 3  | 0  | 32  |

    I-memory -> add $4,$4,$5
    Inst[31-26], Inst [25-21] = rs
    rt = Inst[20-16]
    rd = Inst[15-11]

    Inst[25-21] <-> I[25-21]

    RA1(rs) get I[25-21]
    RA2(rt) get I[20-16]
    WA(rd) get I[15-11]
    ALU gets RD1 ($4), RD2 ($5)
    ALU control get Inst[5-0] -> add
    ALU returns $4 + $5

    Timing!
      Instruction will want to be positive edge activated
      Then register read will be while the clock is high

      write back to Program counter
       so on neg. edge

![R-Type Path](Class Notes/r_type_datapath.png)

## Datapath for Load Word

    - Basic steps: example lw $3, 300($4)
      - fetch instruction
      - select a register (rs)
      - calculate address, need ALU
      - access memory (and read memory)
      - write register file

    $3 \<-mem[$4+300]
    | op | rs | rt | const |
    | lw | 4  | 3  | 300   |

    Effective memory address = $4 + 300
    RA1(rs) get I[25-21]
    WA(rt) get I[20-16]
    RD1 give alu $4
    need to sign extend the 300
      so INS[15-0] goes through sign extend, gets to be 32 bits
      now into the ALU
    ALU always does add for lw
    ALU puts out $4+300
    Write to data memory
      go to WD from d-memory
      should read mem on clock low
      memory read = 1

## Datapath for store word

    - Very similar
    - This time write memory

    mem[$4+300] \<- $3
    rt becomes read address, so connect I[20-25] to RA2
    memory write = 1
    WD gets RD2 -> $3
    regwrt = 0

## Combining the datapaths

    - rt: write address for lw, read address for sw
    - register write control signal

## Datapath for beq

    - basic steps
      - fetch the instruction
      - select registers
      - test condition, calculate branch address (need additional ALU)

    beq $1, $2 200
      if $1=$2
    ALU: sub
    branch address = PC + 4

    need subtraction operation, connections

END
