============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 24 2025  07:46:40 pm
  Module:                 otbn
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                                   Instance                                                                         Module                        Cell Count  Cell Area   Net Area   Total Area 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
otbn                                                                                                                                                                  175620 352752.252 154138.955   506891.208 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_loop_info_stack_u_cnt_err_flop                         prim_flop_Width1_ResetValue0_26210                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_start_stop_control_u_wipe_after_urnd_refresh_flop                                        prim_mubi4_sender_AsyncOn1_ResetValue9                       8     27.060      1.995       29.056 
    gen_flops.u_prim_flop                                                                                     prim_flop_Width4_ResetValue9_26266                           8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_alu_bignum_g_update_flag_groups[1].u_mac_z_flag_en_blanker                               prim_blanker_Width1_26196                                    1      2.333      0.000        2.333 
    u_blank_and                                                                                               prim_and2_Width1_26192                                       1      2.333      0.000        2.333 
  u_otbn_core_u_otbn_alu_bignum_u_kmac_cfg_secded_enc                                                         prim_secded_inv_39_32_enc_73_26315                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[0].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_73_26324                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[1].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_73_26325                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[2].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_73_26326                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[3].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_73_26327                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[4].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_73_26328                          75    157.464     37.074      194.538 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[5].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_73_26329                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[6].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_73_26330                          75    157.464     37.074      194.538 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[7].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_73_26331                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[0].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_73_26316                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[1].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_73_26317                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[2].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_73_26318                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[3].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_73_26319                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[4].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_73_26320                          75    157.464     37.074      194.538 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[5].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_73_26321                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[6].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_73_26322                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[7].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_73_26323                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_u_kmac_status_secded_enc                                                      prim_secded_inv_39_32_enc_41                                 3      6.299      0.000        6.299 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[6].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26248                         64    223.949     15.960      239.909 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[3].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26251                         64    223.949     15.960      239.909 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[2].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26252                         64    223.949     15.960      239.909 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[1].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26253                         64    223.949     15.960      239.909 
  u_otbn_core_u_otbn_alu_bignum_u_kmac_msg_ctr                                                                prim_count_Width12_EnableAlertTriggerSVA0                  151    339.656     93.127      432.783 
    gen_cnts[0].u_cnt_flop                                                                                    prim_flop_Width12_ResetValue0                               24     81.181      5.985       87.167 
    gen_cnts[1].u_cnt_flop                                                                                    prim_flop_Width12_ResetValue4095                            24     81.181      5.985       87.167 
  gen_alert_tx[0].u_prim_alert_sender                                                                         prim_alert_sender_AsyncOn1_IsFatal1                        135    272.704     96.465      369.169 
    u_decode_ack_gen_async.i_sync_n                                                                           prim_flop_2sync_Width1_ResetValue1_26207                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue1_26240                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue1_26239                           2      6.765      0.499        7.264 
    u_decode_ack_gen_async.i_sync_p                                                                           prim_flop_2sync_Width1_ResetValue0_26204                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_26223                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_26214                           2      6.765      0.499        7.264 
    u_decode_ping                                                                                             prim_diff_decode_AsyncOn1                                   41     85.614     27.956      113.570 
      gen_async.i_sync_n                                                                                      prim_flop_2sync_Width1_ResetValue1                           4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue1_26238                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue1_26237                           2      6.765      0.499        7.264 
      gen_async.i_sync_p                                                                                      prim_flop_2sync_Width1_ResetValue0                           4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_26227                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_26224                           2      6.765      0.499        7.264 
    u_prim_flop_alert                                                                                         prim_sec_anchor_flop_Width2_ResetValue2                      4     13.530      0.998       14.528 
      u_secure_anchor_flop                                                                                    prim_flop_Width2_ResetValue2                                 4     13.530      0.998       14.528 
  gen_alert_tx[1].u_prim_alert_sender                                                                         prim_alert_sender_AsyncOn1_IsFatal0                        139    277.603     99.675      377.278 
    u_decode_ack_gen_async.i_sync_n                                                                           prim_flop_2sync_Width1_ResetValue1_26205                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue1_26234                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue1_26233                           2      6.765      0.499        7.264 
    u_decode_ack_gen_async.i_sync_p                                                                           prim_flop_2sync_Width1_ResetValue0_26202                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_26229                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_26226                           2      6.765      0.499        7.264 
    u_decode_ping                                                                                             prim_diff_decode_AsyncOn1_10917                             41     85.614     27.956      113.570 
      gen_async.i_sync_n                                                                                      prim_flop_2sync_Width1_ResetValue1_26206                     4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue1_26236                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue1_26235                           2      6.765      0.499        7.264 
      gen_async.i_sync_p                                                                                      prim_flop_2sync_Width1_ResetValue0_26203                     4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_26225                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_26228                           2      6.765      0.499        7.264 
    u_prim_flop_alert                                                                                         prim_sec_anchor_flop_Width2_ResetValue2_26287                4     13.530      0.998       14.528 
      u_secure_anchor_flop                                                                                    prim_flop_Width2_ResetValue2_26246                           4     13.530      0.998       14.528 
  u_dmem_u_addr_collision_flop                                                                                prim_flop_Width4_ResetValue9_26270                           8     27.060      1.995       29.056 
  u_dmem_u_rvalid_flop                                                                                        prim_flop_Width4_ResetValue9_26268                           3     12.830      0.499       13.329 
  u_imem_u_addr_collision_flop                                                                                prim_flop_Width4_ResetValue9_26274                           8     27.060      1.995       29.056 
  u_imem_u_write_en_flop                                                                                      prim_flop_Width4_ResetValue9                                 3     12.830      0.499       13.329 
  u_otbn_core_u_otbn_start_stop_control_u_prim_mubi4_sender_rma_ack                                           prim_mubi4_sender_AsyncOn1_EnSecBuf1_ResetValue9             8     27.060      1.995       29.056 
    gen_flops.u_prim_flop                                                                                     prim_flop_Width4_ResetValue9_26267                           8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_start_stop_control_u_state_regs                                                          prim_sparse_fsm_flop_Width7_StateEnumTtype_otbn_pk          14     47.356      3.491       50.847 
    u_state_flop                                                                                              prim_flop_Width7_ResetValue83                               14     47.356      3.491       50.847 
  u_otbn_scramble_ctrl_u_state_regs                                                                           prim_sparse_fsm_flop_Width5_StateEnumTtype_otbn_pk          10     33.826      2.494       36.319 
    u_state_flop                                                                                              prim_flop_Width5_ResetValue19                               10     33.826      2.494       36.319 
  u_prim_edn_rnd_req                                                                                          prim_edn_req_OutWidth256_RepCheck1_EnRstChks1             1201   3213.432    898.199     4111.631 
    u_prim_packer_fifo                                                                                        prim_packer_fifo_InW32_OutW256_ClearOnRead0               1055   2837.851    799.662     3637.514 
    u_prim_sync_reqack_data_u_prim_sync_reqack_gen_nrz_hs_protocol.ack_sync                                   prim_flop_2sync_Width1_26199                                 4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_26219                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_26218                           2      6.765      0.499        7.264 
    u_prim_sync_reqack_data_u_prim_sync_reqack_gen_nrz_hs_protocol.req_sync                                   prim_flop_2sync_Width1_26200                                 4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_26221                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_26220                           2      6.765      0.499        7.264 
  u_prim_edn_urnd_req                                                                                         prim_edn_req_OutWidth256_EnRstChks1                       1081   2907.369    814.561     3721.930 
    u_prim_packer_fifo                                                                                        prim_packer_fifo_InW32_OutW256_ClearOnRead0_11013         1055   2837.851    799.662     3637.514 
    u_prim_sync_reqack_data                                                                                   prim_sync_reqack_data_Width33_EnRstChks1_DataSrc2D          24     67.884     12.917       80.801 
      u_prim_sync_reqack_gen_nrz_hs_protocol.ack_sync                                                         prim_flop_2sync_Width1_26197                                 4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_26231                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_26230                           2      6.765      0.499        7.264 
      u_prim_sync_reqack_gen_nrz_hs_protocol.req_sync                                                         prim_flop_2sync_Width1_26198                                 4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_26217                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_26216                           2      6.765      0.499        7.264 
  u_reg_u_fatal_alert_cause_bad_internal_state                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26358                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_bus_intg_violation                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26359                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_dmem_intg_violation                                                               prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26361                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_fatal_software                                                                    prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26355                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_illegal_bus_access                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26357                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_imem_intg_violation                                                               prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0                      2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_lifecycle_escalation                                                              prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26356                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_reg_intg_violation                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26360                2      6.998      0.499        7.497 
  u_reg_u_intr_state                                                                                          prim_subreg_DW1_SwAccess3_RESVAL0_Mubi0                      7     13.064      3.236       16.299 
    wr_en_data_arb                                                                                            prim_subreg_arb_DW1_SwAccess3_Mubi0                          4      4.899      0.998        5.896 
  u_reg_u_status                                                                                              prim_subreg_DW8_SwAccess1_RESVAL4_Mubi0                      8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[6].i_secded_enc                                       prim_secded_inv_39_32_enc_73_26296                          76    159.564     37.087      196.651 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[7].i_secded_enc                                       prim_secded_inv_39_32_enc_73_26297                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[4].i_secded_enc                                       prim_secded_inv_39_32_enc_73_26294                          76    159.564     37.087      196.651 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[5].i_secded_enc                                       prim_secded_inv_39_32_enc_73_26295                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[2].i_secded_enc                                       prim_secded_inv_39_32_enc_73_26292                          77    161.663     37.343      199.006 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[3].i_secded_enc                                       prim_secded_inv_39_32_enc_73_26293                          75    157.464     37.074      194.538 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[0].i_secded_enc                                       prim_secded_inv_39_32_enc_73_26290                          77    161.663     37.343      199.006 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[1].i_secded_enc                                       prim_secded_inv_39_32_enc_73_26291                          76    159.564     37.330      196.894 
  u_otbn_scramble_ctrl_u_otp_key_req_sync_u_prim_sync_reqack_gen_nrz_hs_protocol.ack_sync                     prim_flop_2sync_Width1_26201                                 4     13.530      1.496       15.027 
    u_sync_1                                                                                                  prim_flop_Width1_ResetValue0_26215                           2      6.765      0.499        7.264 
    u_sync_2                                                                                                  prim_flop_Width1_ResetValue0_26222                           2      6.765      0.499        7.264 
  u_dmem_u_write_pending_flop                                                                                 prim_flop_Width4_ResetValue9_26269                           8     27.060      1.995       29.056 
  u_dmem_u_write_en_flop                                                                                      prim_flop_Width4_ResetValue9_26271                           3     12.830      0.499       13.329 
  u_imem_u_write_pending_flop                                                                                 prim_flop_Width4_ResetValue9_26273                           8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[0].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26307                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[1].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26308                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[2].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26309                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[3].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26310                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[4].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26311                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[5].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26312                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[6].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26313                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[7].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26314                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_rf_base_u_wr_data_intg_enc                                                               prim_secded_inv_39_32_enc_73_26298                          75    157.464     37.074      194.538 
  u_tlul_adapter_sram_dmem_u_sramreqfifo_gen_singleton_fifo.gen_secure.u_inv_full                             prim_flop_Width1_ResetValue1_26243                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[5].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26249                         64    220.683     15.960      236.643 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[0].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0                               64    216.484     15.960      232.444 
  u_tlul_adapter_sram_dmem_u_err                                                                              tlul_err_11183                                              46     50.622     26.089       76.711 
  u_otbn_scramble_ctrl_u_otp_key_req_sync_u_prim_sync_reqack_gen_nrz_hs_protocol.req_sync                     prim_flop_2sync_Width1                                       4     13.530      1.496       15.027 
    u_sync_1                                                                                                  prim_flop_Width1_ResetValue0                                 2      6.765      0.499        7.264 
    u_sync_2                                                                                                  prim_flop_Width1_ResetValue0_26232                           2      6.765      0.499        7.264 
  u_imem_u_rvalid_flop                                                                                        prim_flop_Width4_ResetValue9_26272                           3     12.830      0.499       13.329 
  u_intr_hw_done                                                                                              prim_intr_hw_Width1                                          5     12.597      0.998       13.595 
  u_otbn_core_u_otbn_instruction_fetch_u_alu_predec_bignum_flop                                               prim_flop_Width45_ResetValuex000000000000                   90    304.430     22.444      326.875 
  u_otbn_core_u_otbn_instruction_fetch_u_ctrl_flow_predec_flop                                                prim_flop_Width6_ResetValue0                                12     40.591      2.993       43.583 
  u_otbn_core_u_otbn_instruction_fetch_u_insn_fetch_resp_data_intg_flop                                       prim_flop_Width39_ResetValuex0000000000                     79    265.706     19.950      285.656 
  u_otbn_core_u_otbn_instruction_fetch_u_ispr_predec_bignum_flop                                              prim_flop_Width28_ResetValue0                               69    214.151     20.449      234.600 
  u_otbn_core_u_otbn_instruction_fetch_u_lsu_addr_en_predec_flop                                              prim_flop_Width1_ResetValue0_26213                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_instruction_fetch_u_mac_predec_bignum_flop                                               prim_flop_Width2_ResetValue0                                 4     13.530      0.998       14.528 
  u_otbn_core_u_otbn_instruction_fetch_u_rf_predec_bignum_flop                                                prim_flop_Width96_ResetValuex000000000000000000000         203    665.781     53.367      719.148 
  u_prim_mubi4_sender                                                                                         prim_mubi4_sender_ResetValue6                                3     12.830      0.499       13.329 
    gen_flops.u_prim_flop                                                                                     prim_flop_Width4_ResetValue6                                 3     12.830      0.499       13.329 
  u_reg_u_prim_reg_we_check                                                                                   prim_reg_we_check_OneHotWidth11                             12     17.029      7.187       24.217 
    u_prim_onehot_check                                                                                       prim_onehot_check_AddrWidth4_OneHotWidth11_AddrChe          12     17.029      7.187       24.217 
  u_reg_u_rsp_intg_gen                                                                                        tlul_rsp_intg_gen_EnableRspIntgGen1_EnableDataIntg           3      6.299      0.998        7.296 
    gen_rsp_intg.u_rsp_gen                                                                                    prim_secded_inv_64_57_enc                                    3      6.299      0.998        7.296 
  u_reg_u_chk                                                                                                 tlul_cmd_intg_chk                                          223    467.726    116.799      584.525 
    u_tlul_data_integ_dec                                                                                     tlul_data_integ_dec                                         93    196.888     47.101      243.989 
  u_reg_u_reg_if_u_err                                                                                        tlul_err_11182                                              46     50.622     26.089       76.711 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_ispr_rd_en_onehot_enc                                 prim_onehot_enc_OneHotWidth14                               21     28.460      9.809       38.269 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_ispr_wr_en_onehot_enc                                 prim_onehot_enc_OneHotWidth14_26277                         21     28.460      9.809       38.269 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_rf_ren_a_bignum_onehot_enc                            prim_onehot_enc_OneHotWidth32                               56     67.185     34.568      101.752 
  u_otbn_core_u_otbn_controller_rf_bignum_rd_a_idirect_onehot__enc                                            prim_onehot_enc_OneHotWidth32_26283                         56     67.185     34.568      101.752 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_rf_ren_b_bignum_onehot_enc                            prim_onehot_enc_OneHotWidth32_26286                         57     68.818     32.637      101.454 
  u_otbn_core_u_otbn_controller_rf_bignum_rd_b_indirect_onehot_enc                                            prim_onehot_enc_OneHotWidth32_26282                         56     67.185     34.568      101.752 
  u_otbn_core_u_otbn_controller_rf_bignum_wr_indirect_onehot_enc                                              prim_onehot_enc_OneHotWidth32_26281                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_instruction_fetch_rf_we_bignum_sec_wipe_onehot_enc                                       prim_onehot_enc_OneHotWidth32_26284                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_rf_we_bignum_onehot_enc                               prim_onehot_enc_OneHotWidth32_26285                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[5].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26345                          82    176.826     40.080      216.906 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[4].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26344                          80    171.461     39.082      210.543 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[7].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26347                          80    177.993     39.325      217.318 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[6].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26346                          80    177.993     39.082      217.075 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[1].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26341                          76    160.030     37.330      197.360 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[0].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26340                          77    162.596     37.586      200.182 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[3].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26343                          76    175.893     37.330      213.223 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[2].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26342                          77    163.529     37.586      201.115 
  g_dmem_intg_check[1].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19813                             95    198.288     49.786      248.074 
  g_dmem_intg_check[0].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19812                             96    200.621     50.042      250.663 
  g_dmem_intg_check[6].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19818                             94    196.188     49.530      245.719 
  g_dmem_intg_check[7].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec                                   92    191.989     49.019      241.008 
  g_dmem_intg_check[5].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19817                             93    194.089     49.275      243.364 
  g_dmem_intg_check[4].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19816                             94    196.188     49.288      245.476 
  g_dmem_intg_check[3].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19815                             94    196.188     49.530      245.719 
  g_dmem_intg_check[2].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19814                             91    189.890     48.763      238.653 
  u_reg_u_reg_if_u_rsp_intg_gen                                                                               tlul_rsp_intg_gen_EnableRspIntgGen0_EnableDataIntg          75    157.464     37.074      194.538 
    gen_data_intg.u_tlul_data_integ_enc                                                                       tlul_data_integ_enc_5                                       75    157.464     37.074      194.538 
      u_data_gen                                                                                              prim_secded_inv_39_32_enc_73_26289                          75    157.464     37.074      194.538 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[5].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26337                          79    169.595     39.312      208.907 
  u_otbn_core_u_otbn_mac_bignum_g_acch_words[5].i_secdedh_enc                                                 prim_secded_inv_39_32_enc_73_26353                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[6].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26338                          76    173.560     37.573      211.133 
  u_otbn_core_u_otbn_mac_bignum_g_acch_words[6].i_secdedh_enc                                                 prim_secded_inv_39_32_enc_73_26354                          75    157.464     37.074      194.538 
  u_tlul_adapter_sram_imem_u_err                                                                              tlul_err                                                    46     50.855     26.089       76.944 
  u_otbn_core_u_otbn_alu_bignum_u_expected_ispr_rd_en_enc                                                     prim_onehot_enc_OneHotWidth14_26276                         21     28.460     10.781       39.241 
  u_otbn_core_u_otbn_alu_bignum_u_expected_ispr_wr_en_enc                                                     prim_onehot_enc_OneHotWidth14_26275                         21     28.693     10.781       39.474 
  u_otbn_core_u_otbn_rf_bignum_u_rf_ren_b_onehot_enc                                                          prim_onehot_enc_OneHotWidth32_26279                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_rf_bignum_u_rf_we_onehot_enc                                                             prim_onehot_enc_OneHotWidth32_26278                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_instruction_fetch_u_ctrl_flow_target_predec_flop                                         prim_flop_Width15_ResetValue0                               30    101.477      7.481      108.958 
  u_otbn_core_u_otbn_rf_bignum_u_rf_ren_a_onehot_enc                                                          prim_onehot_enc_OneHotWidth32_26280                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_mac_bignum_g_acch_words[7].i_secdedh_enc                                                 prim_secded_inv_39_32_enc_73                                75    157.464     37.074      194.538 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[7].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26339                          84    179.859     43.021      222.880 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[4].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26336                          76    161.430     37.087      198.517 
  u_otbn_core_u_otbn_mac_bignum_g_acch_words[4].i_secdedh_enc                                                 prim_secded_inv_39_32_enc_73_26352                          75    157.464     37.074      194.538 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[2].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26334                          76    159.564     37.087      196.651 
  u_otbn_core_u_otbn_mac_bignum_g_acch_words[2].i_secdedh_enc                                                 prim_secded_inv_39_32_enc_73_26350                          75    157.464     37.074      194.538 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[3].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26335                          73    153.265     36.077      189.342 
  u_otbn_core_u_otbn_mac_bignum_g_acch_words[3].i_secdedh_enc                                                 prim_secded_inv_39_32_enc_73_26351                          75    157.464     37.074      194.538 
  u_otbn_core_u_otbn_mac_bignum_g_acch_words[0].i_secdedh_enc                                                 prim_secded_inv_39_32_enc_73_26348                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[0].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26332                          77    161.663     37.343      199.006 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[1].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26333                          75    157.464     37.074      194.538 
  u_otbn_core_u_otbn_mac_bignum_g_acch_words[1].i_secdedh_enc                                                 prim_secded_inv_39_32_enc_73_26349                          76    161.896     37.330      199.226 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_loop_info_stack_u_stack_wr_ptr_gen_cnts[1].u_cnt_flop  prim_flop_Width4_ResetValue15                                8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[4].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26250                         64    223.949     15.960      239.909 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[7].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26247                         64    223.949     15.960      239.909 
  u_tlul_adapter_sram_imem_u_sramreqfifo_gen_singleton_fifo.gen_secure.u_inv_full                             prim_flop_Width1_ResetValue1_26245                           2      6.765      0.499        7.264 
  u_lc_escalate_en_sync                                                                                       prim_lc_sync_NumCopies2                                     16     54.121      5.985       60.106 
    gen_flops.u_prim_flop_2sync                                                                               prim_flop_2sync_Width4_ResetValue10                         16     54.121      5.985       60.106 
      u_sync_1                                                                                                prim_flop_Width4_ResetValue10                                8     27.060      1.995       29.056 
      u_sync_2                                                                                                prim_flop_Width4_ResetValue10_26264                          8     27.060      1.995       29.056 
  u_lc_rma_req_sync                                                                                           prim_lc_sync_NumCopies1                                     16     54.121      5.985       60.106 
    gen_flops.u_prim_flop_2sync                                                                               prim_flop_2sync_Width4_ResetValue10_26208                   16     54.121      5.985       60.106 
      u_sync_1                                                                                                prim_flop_Width4_ResetValue10_26263                          8     27.060      1.995       29.056 
      u_sync_2                                                                                                prim_flop_Width4_ResetValue10_26262                          8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[0].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1                              64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[1].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26260                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[2].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26259                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[3].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26258                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[4].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26257                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[5].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26256                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[6].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26255                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[7].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26254                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_loop_info_stack_u_stack_wr_ptr_gen_cnts[0].u_cnt_flop  prim_flop_Width4_ResetValue0                                11     34.992      3.491       38.483 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_u_loop_counter_err_flop                                prim_flop_Width8_ResetValue0                                16     54.121      3.990       58.111 
  u_otbn_core_u_otbn_controller_u_state_error_flop                                                            prim_flop_Width1_ResetValue0_26211                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_controller_u_state_regs                                                                  prim_sparse_fsm_flop_Width5_StateEnumTtype_otbn_pk          10     33.826      2.494       36.319 
    u_state_flop                                                                                              prim_flop_Width5_ResetValue4                                10     33.826      2.494       36.319 
  u_otbn_core_u_otbn_rf_base_u_call_stack_u_cnt_err_flop                                                      prim_flop_Width1_ResetValue0_26212                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_rf_base_u_call_stack_u_stack_wr_ptr                                                      prim_count_Width4_1                                         93    163.763     60.900      224.662 
    gen_cnts[0].u_cnt_flop                                                                                    prim_flop_Width4_ResetValue0_26261                           8     27.060      1.995       29.056 
    gen_cnts[1].u_cnt_flop                                                                                    prim_flop_Width4_ResetValue15_26265                          8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_rf_bignum_gen_rf_bignum_ff.u_otbn_rf_bignum_inner_u_we_err_flop                          prim_flop_Width1_ResetValue0_26209                           2      6.765      0.499        7.264 
  ADD_UNS_CI_OP                                                                                               add_unsigned_carry_10168                                   114    170.528     63.649      234.177 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[0].u_mux_bit_and                                 prim_and2_Width2                                             2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_rf_bignum_gen_rf_bignum_ff.u_otbn_rf_bignum_inner_u_prim_onehot_check                    prim_onehot_check_AddrWidth5_OneHotWidth32_AddrChe          84    121.306     54.032      175.338 
  u_otbn_core_u_otbn_alu_bignum_g_update_flag_groups[0].u_mac_z_flag_en_blanker                               prim_blanker_Width1                                          1      1.400      0.000        1.400 
    u_blank_and                                                                                               prim_and2_Width1                                             1      1.400      0.000        1.400 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_u_new_loop_addrs_intg_enc                              prim_secded_inv_39_32_enc_6                                 70    146.966     34.338      181.304 
  u_tlul_adapter_sram_imem_u_rspfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1_26241                           2      6.765      0.499        7.264 
  u_tlul_adapter_sram_imem_u_reqfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1_26242                           2      6.765      0.499        7.264 
  u_tlul_adapter_sram_dmem_u_rspfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1_26244                           2      6.765      0.499        7.264 
  u_tlul_adapter_sram_dmem_u_reqfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1                                 2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_rf_base_gen_rf_base_ff.u_otbn_rf_base_inner_u_prim_onehot_check                          prim_onehot_check_AddrWidth5_AddrCheck1_EnableChec          82    112.441     52.063      164.504 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[1].u_mux_bit_and                                 prim_and2_Width2_26195                                       2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[2].u_mux_bit_and                                 prim_and2_Width2_26194                                       2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[3].u_mux_bit_and                                 prim_and2_Width2_26193                                       2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[0].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_73_26299                          77    169.361     38.072      207.433 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[2].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_73_26301                          75    157.464     37.074      194.538 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[4].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_73_26303                          78    164.462     39.300      203.762 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[5].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_73_26304                          77    163.296     37.586      200.882 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[7].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_73_26306                          82    173.560     40.566      214.126 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[1].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_73_26300                          76    164.696     37.330      202.026 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[6].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_73_26305                          76    160.030     37.330      197.360 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[3].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_73_26302                          78    170.061     38.814      208.875 
