/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Mon Jul 18 11:34:15 2016
 *                 Full Compile MD5 Checksum  d473fbf4aefc82fe025f19a353b681d2
 *                     (minus title and desc)
 *                 MD5 Checksum               a04cbea2e001ec837c188fede55d60fb
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                unknown
 *                 RDB.pm                     1066
 *                 generate_int_id.pl         1.0
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/generate_int_id.pl
 *                 DVTSWVER                   current
 *
 *
********************************************************************************/

#include "bchp.h"
#include "bchp_hif_intr2.h"

#ifndef BCHP_INT_ID_HIF_INTR2_H__
#define BCHP_INT_ID_HIF_INTR2_H__

#define BCHP_INT_ID_FLASH_DMA_DONE_INTR       BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_FLASH_DMA_DONE_INTR_SHIFT)
#define BCHP_INT_ID_FLASH_DMA_ERR_INTR        BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_FLASH_DMA_ERR_INTR_SHIFT)
#define BCHP_INT_ID_HIF_RGR2_BRIDGE_INTR      BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_HIF_RGR2_BRIDGE_INTR_SHIFT)
#define BCHP_INT_ID_ITCH0_RD_INTR             BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_ITCH0_RD_INTR_SHIFT)
#define BCHP_INT_ID_ITCH1_RD_INTR             BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_ITCH1_RD_INTR_SHIFT)
#define BCHP_INT_ID_NAND_BLKERA_INTR          BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_NAND_BLKERA_INTR_SHIFT)
#define BCHP_INT_ID_NAND_CORR_INTR            BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_NAND_CORR_INTR_SHIFT)
#define BCHP_INT_ID_NAND_CPYBK_INTR           BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_NAND_CPYBK_INTR_SHIFT)
#define BCHP_INT_ID_NAND_CTLRDY_INTR          BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_NAND_CTLRDY_INTR_SHIFT)
#define BCHP_INT_ID_NAND_NP_READ_INTR         BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_NAND_NP_READ_INTR_SHIFT)
#define BCHP_INT_ID_NAND_PGMPG_INTR           BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_NAND_PGMPG_INTR_SHIFT)
#define BCHP_INT_ID_NAND_RBPIN_INTR           BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_NAND_RBPIN_INTR_SHIFT)
#define BCHP_INT_ID_NAND_UNC_INTR             BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_NAND_UNC_INTR_SHIFT)
#define BCHP_INT_ID_PCIE_0_LINKDOWN_INTR      BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_PCIE_0_LINKDOWN_INTR_SHIFT)
#define BCHP_INT_ID_PCIE_0_LINKUP_INTR        BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_PCIE_0_LINKUP_INTR_SHIFT)
#define BCHP_INT_ID_PCIE_0_RGR_BRIDGE_INTR    BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_PCIE_0_RGR_BRIDGE_INTR_SHIFT)
#define BCHP_INT_ID_PCIE_0_RG_BRIDGE_INTR     BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_PCIE_0_RG_BRIDGE_INTR_SHIFT)
#define BCHP_INT_ID_WEBHIF_WD_TIMEOUT_INTR    BCHP_INT_ID_CREATE(BCHP_HIF_INTR2_CPU_STATUS, BCHP_HIF_INTR2_CPU_STATUS_WEBHIF_WD_TIMEOUT_INTR_SHIFT)

#endif /* #ifndef BCHP_INT_ID_HIF_INTR2_H__ */

/* End of File */
