name: glb
size_bytes: 0xf10
registers:
  - name: clk_cfg0
    verified: false
    offset_bytes: 0x0
    size_bytes: 0x4
    fieldset: clk_cfg0
  - name: clk_cfg1
    verified: false
    offset_bytes: 0x4
    size_bytes: 0x4
    fieldset: clk_cfg1
  - name: clk_cfg2
    verified: false
    offset_bytes: 0x8
    size_bytes: 0x4
    fieldset: clk_cfg2
  - name: clk_cfg3
    verified: false
    offset_bytes: 0xc
    size_bytes: 0x4
    fieldset: clk_cfg3
  - name: swrst_cfg0
    verified: false
    offset_bytes: 0x10
    size_bytes: 0x4
    fieldset: swrst_cfg0
  - name: swrst_cfg1
    verified: false
    offset_bytes: 0x14
    size_bytes: 0x4
    fieldset: swrst_cfg1
  - name: swrst_cfg2
    verified: false
    offset_bytes: 0x18
    size_bytes: 0x4
    fieldset: swrst_cfg2
  - name: swrst_cfg3
    verified: false
    offset_bytes: 0x1c
    size_bytes: 0x4
    fieldset: swrst_cfg3
  - name: cgen_cfg0
    verified: false
    offset_bytes: 0x20
    size_bytes: 0x4
    fieldset: cgen_cfg0
  - name: cgen_cfg1
    verified: false
    offset_bytes: 0x24
    size_bytes: 0x4
    fieldset: cgen_cfg1
  - name: cgen_cfg2
    verified: false
    offset_bytes: 0x28
    size_bytes: 0x4
    fieldset: cgen_cfg2
  - name: cgen_cfg3
    verified: false
    offset_bytes: 0x2c
    size_bytes: 0x4
    fieldset: cgen_cfg3
  - name: mbist_ctl
    verified: false
    offset_bytes: 0x30
    size_bytes: 0x4
    fieldset: mbist_ctl
  - name: mbist_stat
    verified: false
    offset_bytes: 0x34
    size_bytes: 0x4
    fieldset: mbist_stat
  - name: bmx_cfg1
    verified: false
    offset_bytes: 0x50
    size_bytes: 0x4
    fieldset: bmx_cfg1
  - name: bmx_cfg2
    verified: false
    offset_bytes: 0x54
    size_bytes: 0x4
    fieldset: bmx_cfg2
  - name: bmx_err_addr
    verified: false
    offset_bytes: 0x58
    size_bytes: 0x4
    fieldset: bmx_err_addr
  - name: bmx_dbg_out
    verified: false
    offset_bytes: 0x5c
    size_bytes: 0x4
    fieldset: bmx_dbg_out
  - name: rsv0
    verified: false
    offset_bytes: 0x60
    size_bytes: 0x4
    fieldset: rsv0
  - name: rsv1
    verified: false
    offset_bytes: 0x64
    size_bytes: 0x4
    fieldset: rsv1
  - name: rsv2
    verified: false
    offset_bytes: 0x68
    size_bytes: 0x4
    fieldset: rsv2
  - name: rsv3
    verified: false
    offset_bytes: 0x6c
    size_bytes: 0x4
    fieldset: rsv3
  - name: sram_ret
    verified: false
    offset_bytes: 0x70
    size_bytes: 0x4
    fieldset: sram_ret
  - name: sram_slp
    verified: false
    offset_bytes: 0x74
    size_bytes: 0x4
    fieldset: sram_slp
  - name: sram_parm
    verified: false
    offset_bytes: 0x78
    size_bytes: 0x4
    fieldset: sram_parm
  - name: seam_misc
    verified: false
    offset_bytes: 0x7c
    size_bytes: 0x4
    fieldset: seam_misc
  - name: glb_parm
    verified: false
    offset_bytes: 0x80
    size_bytes: 0x4
    fieldset: glb_parm
  - name: pdm_clk_ctrl
    verified: false
    offset_bytes: 0x84
    size_bytes: 0x4
    fieldset: pdm_clk_ctrl
  - name: gpio_use_psram_io
    vendor_name: GPIO_USE_PSRAM__IO
    verified: false
    offset_bytes: 0x88
    size_bytes: 0x4
    fieldset: gpio_use_psram_io
  - name: cpu_clk_cfg
    verified: false
    offset_bytes: 0x90
    size_bytes: 0x4
    fieldset: cpu_clk_cfg
  - name: gpadc_32m_src_ctrl
    verified: false
    offset_bytes: 0xa4
    size_bytes: 0x4
    fieldset: gpadc_32m_src_ctrl
  - name: dig32k_wakeup_ctrl
    verified: false
    offset_bytes: 0xa8
    size_bytes: 0x4
    fieldset: dig32k_wakeup_ctrl
  - name: wifi_bt_coex_ctrl
    verified: false
    offset_bytes: 0xac
    size_bytes: 0x4
    fieldset: wifi_bt_coex_ctrl
  - name: bz_coex_ctrl
    verified: false
    offset_bytes: 0xb0
    size_bytes: 0x4
    fieldset: bz_coex_ctrl
  - name: uart_sig_sel_0
    verified: false
    offset_bytes: 0xc0
    size_bytes: 0x4
    fieldset: uart_sig_sel_0
  - name: dbg_sel_ll
    verified: false
    offset_bytes: 0xd0
    size_bytes: 0x4
    fieldset: dbg_sel_ll
  - name: dbg_sel_lh
    verified: false
    offset_bytes: 0xd4
    size_bytes: 0x4
    fieldset: dbg_sel_lh
  - name: dbg_sel_hl
    verified: false
    offset_bytes: 0xd8
    size_bytes: 0x4
    fieldset: dbg_sel_hl
  - name: dbg_sel_hh
    verified: false
    offset_bytes: 0xdc
    size_bytes: 0x4
    fieldset: dbg_sel_hh
  - name: debug
    verified: false
    offset_bytes: 0xe0
    size_bytes: 0x4
    fieldset: debug
  - name: gpio_cfgctl0
    verified: false
    offset_bytes: 0x100
    size_bytes: 0x4
    fieldset: gpio_cfgctl0
  - name: gpio_cfgctl1
    verified: false
    offset_bytes: 0x104
    size_bytes: 0x4
    fieldset: gpio_cfgctl1
  - name: gpio_cfgctl2
    verified: false
    offset_bytes: 0x108
    size_bytes: 0x4
    fieldset: gpio_cfgctl2
  - name: gpio_cfgctl3
    verified: false
    offset_bytes: 0x10c
    size_bytes: 0x4
    fieldset: gpio_cfgctl3
  - name: gpio_cfgctl4
    verified: false
    offset_bytes: 0x110
    size_bytes: 0x4
    fieldset: gpio_cfgctl4
  - name: gpio_cfgctl5
    verified: false
    offset_bytes: 0x114
    size_bytes: 0x4
    fieldset: gpio_cfgctl5
  - name: gpio_cfgctl6
    verified: false
    offset_bytes: 0x118
    size_bytes: 0x4
    fieldset: gpio_cfgctl6
  - name: gpio_cfgctl7
    verified: false
    offset_bytes: 0x11c
    size_bytes: 0x4
    fieldset: gpio_cfgctl7
  - name: gpio_cfgctl8
    verified: false
    offset_bytes: 0x120
    size_bytes: 0x4
    fieldset: gpio_cfgctl8
  - name: gpio_cfgctl9
    verified: false
    offset_bytes: 0x124
    size_bytes: 0x4
    fieldset: gpio_cfgctl9
  - name: gpio_cfgctl10
    verified: false
    offset_bytes: 0x128
    size_bytes: 0x4
    fieldset: gpio_cfgctl10
  - name: gpio_cfgctl11
    verified: false
    offset_bytes: 0x12c
    size_bytes: 0x4
    fieldset: gpio_cfgctl11
  - name: gpio_cfgctl12
    verified: false
    offset_bytes: 0x130
    size_bytes: 0x4
    fieldset: gpio_cfgctl12
  - name: gpio_cfgctl13
    verified: false
    offset_bytes: 0x134
    size_bytes: 0x4
    fieldset: gpio_cfgctl13
  - name: gpio_cfgctl14
    verified: false
    offset_bytes: 0x138
    size_bytes: 0x4
    fieldset: gpio_cfgctl14
  - name: gpio_cfgctl15
    verified: false
    offset_bytes: 0x13c
    size_bytes: 0x4
    fieldset: gpio_cfgctl15
  - name: gpio_cfgctl16
    verified: false
    offset_bytes: 0x140
    size_bytes: 0x4
    fieldset: gpio_cfgctl16
  - name: gpio_cfgctl17
    verified: false
    offset_bytes: 0x144
    size_bytes: 0x4
    fieldset: gpio_cfgctl17
  - name: gpio_cfgctl18
    verified: false
    offset_bytes: 0x148
    size_bytes: 0x4
    fieldset: gpio_cfgctl18
  - name: gpio_cfgctl30
    verified: false
    offset_bytes: 0x180
    size_bytes: 0x4
    fieldset: gpio_cfgctl30
  - name: gpio_cfgctl31
    verified: false
    offset_bytes: 0x184
    size_bytes: 0x4
    fieldset: gpio_cfgctl31
  - name: gpio_cfgctl32
    verified: false
    offset_bytes: 0x188
    size_bytes: 0x4
    fieldset: gpio_cfgctl32
  - name: gpio_cfgctl33
    verified: false
    offset_bytes: 0x18c
    size_bytes: 0x4
    fieldset: gpio_cfgctl33
  - name: gpio_cfgctl34
    verified: false
    offset_bytes: 0x190
    size_bytes: 0x4
    fieldset: gpio_cfgctl34
  - name: gpio_cfgctl35
    verified: false
    offset_bytes: 0x194
    size_bytes: 0x4
    fieldset: gpio_cfgctl35
  - name: gpio_int_mask1
    verified: false
    offset_bytes: 0x1a0
    size_bytes: 0x4
    fieldset: gpio_int_mask1
  - name: gpio_int_stat1
    verified: false
    offset_bytes: 0x1a8
    size_bytes: 0x4
    fieldset: gpio_int_stat1
  - name: gpio_int_clr1
    verified: false
    offset_bytes: 0x1b0
    size_bytes: 0x4
    fieldset: gpio_int_clr1
  - name: gpio_int_mode_set1
    verified: false
    offset_bytes: 0x1c0
    size_bytes: 0x4
    fieldset: gpio_int_mode_set1
  - name: gpio_int_mode_set2
    verified: false
    offset_bytes: 0x1c4
    size_bytes: 0x4
    fieldset: gpio_int_mode_set2
  - name: gpio_int_mode_set3
    verified: false
    offset_bytes: 0x1c8
    size_bytes: 0x4
    fieldset: gpio_int_mode_set3
  - name: gpio_int_mode_set4
    verified: false
    offset_bytes: 0x1cc
    size_bytes: 0x4
    fieldset: gpio_int_mode_set4
  - name: gpio_int2_mask1
    verified: false
    offset_bytes: 0x1d0
    size_bytes: 0x4
    fieldset: gpio_int2_mask1
  - name: gpio_int2_stat1
    verified: false
    offset_bytes: 0x1d4
    size_bytes: 0x4
    fieldset: gpio_int2_stat1
  - name: gpio_int2_clr1
    verified: false
    offset_bytes: 0x1d8
    size_bytes: 0x4
    fieldset: gpio_int2_clr1
  - name: gpio_int2_mode_set1
    verified: false
    offset_bytes: 0x1dc
    size_bytes: 0x4
    fieldset: gpio_int2_mode_set1
  - name: gpio_int2_mode_set2
    verified: false
    offset_bytes: 0x1e0
    size_bytes: 0x4
    fieldset: gpio_int2_mode_set2
  - name: gpio_int2_mode_set3
    verified: false
    offset_bytes: 0x1e4
    size_bytes: 0x4
    fieldset: gpio_int2_mode_set3
  - name: gpio_int2_mode_set4
    verified: false
    offset_bytes: 0x1e8
    size_bytes: 0x4
    fieldset: gpio_int2_mode_set4
  - name: dll
    verified: false
    offset_bytes: 0x200
    size_bytes: 0x4
    fieldset: dll
  - name: led_driver
    verified: false
    offset_bytes: 0x224
    size_bytes: 0x4
    fieldset: led_driver
  - name: usb_xcvr
    verified: false
    offset_bytes: 0x228
    size_bytes: 0x4
    fieldset: usb_xcvr
  - name: usb_xcvr_config
    verified: false
    offset_bytes: 0x22c
    size_bytes: 0x4
    fieldset: usb_xcvr_config
  - name: gpdac_ctrl
    verified: false
    offset_bytes: 0x308
    size_bytes: 0x4
    fieldset: gpdac_ctrl
  - name: gpdac_actrl
    verified: false
    offset_bytes: 0x30c
    size_bytes: 0x4
    fieldset: gpdac_actrl
  - name: gpdac_bctrl
    verified: false
    offset_bytes: 0x310
    size_bytes: 0x4
    fieldset: gpdac_bctrl
  - name: gpdac_data
    verified: false
    offset_bytes: 0x314
    size_bytes: 0x4
    fieldset: gpdac_data
  - name: chip_revision
    verified: false
    offset_bytes: 0xe00
    size_bytes: 0x4
    fieldset: chip_revision
  - name: tzc_glb_ctrl_0
    verified: false
    offset_bytes: 0xf00
    size_bytes: 0x4
    fieldset: tzc_glb_ctrl_0
  - name: tzc_glb_ctrl_1
    verified: false
    offset_bytes: 0xf04
    size_bytes: 0x4
    fieldset: tzc_glb_ctrl_1
  - name: tzc_glb_ctrl_2
    verified: false
    offset_bytes: 0xf08
    size_bytes: 0x4
    fieldset: tzc_glb_ctrl_2
  - name: tzc_glb_ctrl_3
    verified: false
    offset_bytes: 0xf0c
    size_bytes: 0x4
    fieldset: tzc_glb_ctrl_3
fieldsets:
  - name: clk_cfg0
    fields:
      - name: reg_pll_en
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_fclk_en
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_hclk_en
        size_bits: 1
        offset_bits: 2
        reset_value: 0x1
        access: r/w
      - name: reg_bclk_en
        size_bits: 1
        offset_bits: 3
        reset_value: 0x1
        access: r/w
      - name: reg_pll_sel
        size_bits: 2
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: hbn_root_clk_sel
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: r
      - name: reg_hclk_div
        size_bits: 8
        offset_bits: 8
        reset_value: 0x0
        access: r/w
      - name: reg_bclk_div
        size_bits: 8
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: fclk_sw_state
        size_bits: 3
        offset_bits: 24
        reset_value: 0x0
        access: r
      - name: chip_rdy
        size_bits: 1
        offset_bits: 27
        reset_value: 0x0
        access: r
      - name: glb_id
        size_bits: 4
        offset_bits: 28
        reset_value: 0x7
        access: r
  - name: clk_cfg1
    fields:
      - name: qdec_clk_div
        size_bits: 5
        offset_bits: 0
        reset_value: 0x1f
        access: r/w
      - name: reserved_5_6
        size_bits: 2
        offset_bits: 5
        reset_value: 0x0
        access: rsvd
      - name: qdec_clk_sel
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: r/w
      - name: usb_clk_en
        size_bits: 1
        offset_bits: 8
        reset_value: 0x1
        access: r/w
      - name: dll_48m_div_en
        size_bits: 1
        offset_bits: 9
        reset_value: 0x1
        access: r/w
      - name: reserved_10_11
        size_bits: 2
        offset_bits: 10
        reset_value: 0x0
        access: rsvd
      - name: reg_i2s_clk_sel
        size_bits: 1
        offset_bits: 12
        reset_value: 0x0
        access: r/w
      - name: reg_i2s0_clk_en
        size_bits: 1
        offset_bits: 13
        reset_value: 0x0
        access: r/w
      - name: reg_i2s_0_ref_clk_oe
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: reserved_15
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: rsvd
      - name: ble_clk_sel
        size_bits: 6
        offset_bits: 16
        reset_value: 0x10
        access: r/w
      - name: reserved_22_23
        size_bits: 2
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: ble_en
        size_bits: 1
        offset_bits: 24
        reset_value: 0x1
        access: r/w
      - name: m154_zbEn
        size_bits: 1
        offset_bits: 25
        reset_value: 0x1
        access: r/w
      - name: reserved_26_27
        size_bits: 2
        offset_bits: 26
        reset_value: 0x0
        access: rsvd
      - name: reg_cam_ref_clk_en
        size_bits: 1
        offset_bits: 28
        reset_value: 0x0
        access: r/w
      - name: reg_cam_ref_clk_src_sel
        size_bits: 1
        offset_bits: 29
        reset_value: 0x0
        access: r/w
      - name: reg_cam_ref_clk_div
        size_bits: 2
        offset_bits: 30
        reset_value: 0x0
        access: r/w
  - name: clk_cfg2
    fields:
      - name: uart_clk_div
        size_bits: 3
        offset_bits: 0
        reset_value: 0x7
        access: r/w
      - name: reserved_3
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: rsvd
      - name: uart_clk_en
        size_bits: 1
        offset_bits: 4
        reset_value: 0x1
        access: r/w
      - name: reserved_5_6
        size_bits: 2
        offset_bits: 5
        reset_value: 0x0
        access: rsvd
      - name: hbn_uart_clk_sel
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: r
      - name: sf_clk_div
        size_bits: 3
        offset_bits: 8
        reset_value: 0x3
        access: r/w
      - name: sf_clk_en
        size_bits: 1
        offset_bits: 11
        reset_value: 0x1
        access: r/w
      - name: sf_clk_sel
        size_bits: 2
        offset_bits: 12
        reset_value: 0x2
        access: r/w
      - name: sf_clk_sel2
        size_bits: 2
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: ir_clk_div
        size_bits: 6
        offset_bits: 16
        reset_value: 0xf
        access: r/w
      - name: reserved_22
        size_bits: 1
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: ir_clk_en
        size_bits: 1
        offset_bits: 23
        reset_value: 0x1
        access: r/w
      - name: dma_clk_en
        size_bits: 8
        offset_bits: 24
        reset_value: 0xff
        access: r/w
  - name: clk_cfg3
    fields:
      - name: spi_clk_div
        size_bits: 5
        offset_bits: 0
        reset_value: 0x3
        access: r/w
      - name: cfg_sel_eth_ref_clk_o
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: cfg_inv_eth_ref_clk_o
        size_bits: 1
        offset_bits: 6
        reset_value: 0x1
        access: r/w
      - name: cfg_inv_eth_tx_clk
        size_bits: 1
        offset_bits: 7
        reset_value: 0x1
        access: r/w
      - name: spi_clk_en
        size_bits: 1
        offset_bits: 8
        reset_value: 0x1
        access: r/w
      - name: cfg_inv_rf_test_clk_o
        size_bits: 1
        offset_bits: 9
        reset_value: 0x1
        access: r/w
      - name: cfg_inv_eth_rx_clk
        size_bits: 1
        offset_bits: 10
        reset_value: 0x1
        access: r/w
      - name: reserved_11_15
        size_bits: 5
        offset_bits: 11
        reset_value: 0x0
        access: rsvd
      - name: i2c_clk_div
        size_bits: 8
        offset_bits: 16
        reset_value: 0xff
        access: r/w
      - name: i2c_clk_en
        size_bits: 1
        offset_bits: 24
        reset_value: 0x1
        access: r/w
      - name: reserved_25_27
        size_bits: 3
        offset_bits: 25
        reset_value: 0x0
        access: rsvd
      - name: chip_clk_out_0_sel
        size_bits: 2
        offset_bits: 28
        reset_value: 0x0
        access: r/w
      - name: chip_clk_out_1_sel
        size_bits: 2
        offset_bits: 30
        reset_value: 0x0
        access: r/w
  - name: swrst_cfg0
    fields:
      - name: swrst_s00
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: swrst_s01
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: reserved_2_3
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: rsvd
      - name: swrst_s20
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reserved_5_7
        size_bits: 3
        offset_bits: 5
        reset_value: 0x0
        access: rsvd
      - name: swrst_s30
        size_bits: 1
        offset_bits: 8
        reset_value: 0x0
        access: r/w
      - name: reserved_9_31
        size_bits: 23
        offset_bits: 9
        reset_value: 0x0
        access: rsvd
  - name: swrst_cfg1
    fields:
      - name: swrst_s10
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: swrst_s11
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: swrst_s12
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: swrst_s13
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r/w
      - name: swrst_s14
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: swrst_s15
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: swrst_s16
        size_bits: 1
        offset_bits: 6
        reset_value: 0x0
        access: r/w
      - name: swrst_s17
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: r/w
      - name: swrst_s18
        size_bits: 1
        offset_bits: 8
        reset_value: 0x0
        access: r/w
      - name: swrst_s19
        size_bits: 1
        offset_bits: 9
        reset_value: 0x0
        access: r/w
      - name: swrst_s1a
        size_bits: 1
        offset_bits: 10
        reset_value: 0x0
        access: r/w
      - name: swrst_s1b
        size_bits: 1
        offset_bits: 11
        reset_value: 0x0
        access: r/w
      - name: swrst_s1c
        size_bits: 1
        offset_bits: 12
        reset_value: 0x0
        access: r/w
      - name: swrst_s1d
        size_bits: 1
        offset_bits: 13
        reset_value: 0x0
        access: r/w
      - name: swrst_s1e
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: swrst_s1f
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: r/w
      - name: swrst_s1a0
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: swrst_s1a1
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r/w
      - name: swrst_s1a2
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: swrst_s1a3
        size_bits: 1
        offset_bits: 19
        reset_value: 0x0
        access: r/w
      - name: swrst_s1a4
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: swrst_s1a5
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: swrst_s1a6
        size_bits: 1
        offset_bits: 22
        reset_value: 0x0
        access: r/w
      - name: swrst_s1a7
        size_bits: 1
        offset_bits: 23
        reset_value: 0x0
        access: r/w
      - name: swrst_s1a8
        size_bits: 1
        offset_bits: 24
        reset_value: 0x0
        access: r/w
      - name: swrst_s1a9
        size_bits: 1
        offset_bits: 25
        reset_value: 0x0
        access: r/w
      - name: swrst_s1aa
        size_bits: 1
        offset_bits: 26
        reset_value: 0x0
        access: r/w
      - name: swrst_s1ab
        size_bits: 1
        offset_bits: 27
        reset_value: 0x0
        access: r/w
      - name: swrst_s1ac
        size_bits: 1
        offset_bits: 28
        reset_value: 0x0
        access: r/w
      - name: swrst_s1ad
        size_bits: 1
        offset_bits: 29
        reset_value: 0x0
        access: r/w
      - name: swrst_s1ae
        size_bits: 1
        offset_bits: 30
        reset_value: 0x0
        access: r/w
      - name: reserved_31
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: rsvd
  - name: swrst_cfg2
    fields:
      - name: reg_ctrl_pwron_rst
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: reg_ctrl_cpu_reset
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: reg_ctrl_sys_reset
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reserved_3
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: rsvd
      - name: reg_ctrl_reset_dummy
        size_bits: 4
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reserved_8_23
        size_bits: 16
        offset_bits: 8
        reset_value: 0x0
        access: rsvd
      - name: pka_clk_sel
        size_bits: 1
        offset_bits: 24
        reset_value: 0x0
        access: r/w
      - name: reserved_25_31
        size_bits: 7
        offset_bits: 25
        reset_value: 0x0
        access: rsvd
  - name: swrst_cfg3
    fields:
      - name: reserved_0_31
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: rsvd
  - name: cgen_cfg0
    fields:
      - name: cgen_m
        size_bits: 8
        offset_bits: 0
        reset_value: 0xff
        access: r/w
      - name: reserved_8_31
        size_bits: 24
        offset_bits: 8
        reset_value: 0x0
        access: rsvd
  - name: cgen_cfg1
    fields:
      - name: cgen_s1
        size_bits: 16
        offset_bits: 0
        reset_value: 0xcfff
        access: r/w
      - name: cgen_s1a
        size_bits: 16
        offset_bits: 16
        reset_value: 0x9b23
        access: r/w
  - name: cgen_cfg2
    fields:
      - name: cgen_s2
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: reserved_1_3
        size_bits: 3
        offset_bits: 1
        reset_value: 0x0
        access: rsvd
      - name: cgen_s3
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reserved_5_31
        size_bits: 27
        offset_bits: 5
        reset_value: 0x0
        access: rsvd
  - name: cgen_cfg3
    fields:
      - name: reserved_0_31
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: rsvd
  - name: mbist_ctl
    fields:
      - name: irom_mbist_mode
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: hsram_mem_mbist_mode
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: hsram_cache_mbist_mode
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: tag_mbist_mode
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r/w
      - name: ocram_mbist_mode
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: em_ram_mbist_mode
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_6_30
        size_bits: 25
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_mbist_rst_n
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: r/w
  - name: mbist_stat
    fields:
      - name: irom_mbist_done
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: hsram_mem_mbist_done
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r
      - name: hsram_cache_mbist_done
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r
      - name: tag_mbist_done
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r
      - name: ocram_mbist_done
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r
      - name: em_ram_mbist_done
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r
      - name: reserved_6_15
        size_bits: 10
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: irom_mbist_fail
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: r
      - name: hsram_mem_mbist_fail
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r
      - name: hsram_cache_mbist_fail
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: r
      - name: tag_mbist_fail
        size_bits: 1
        offset_bits: 19
        reset_value: 0x0
        access: r
      - name: ocram_mbist_fail
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r
      - name: em_ram_mbist_fail
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r
      - name: reserved_22_31
        size_bits: 10
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
  - name: bmx_cfg1
    fields:
      - name: bmx_timeout_en
        size_bits: 4
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: bmx_arb_mode
        size_bits: 2
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reserved_6_7
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: bmx_err_en
        size_bits: 1
        offset_bits: 8
        reset_value: 0x0
        access: r/w
      - name: bmx_busy_option_dis
        size_bits: 1
        offset_bits: 9
        reset_value: 0x0
        access: r/w
      - name: bmx_gating_dis
        size_bits: 1
        offset_bits: 10
        reset_value: 0x0
        access: r/w
      - name: reserved_11
        size_bits: 1
        offset_bits: 11
        reset_value: 0x0
        access: rsvd
      - name: hsel_option
        size_bits: 4
        offset_bits: 12
        reset_value: 0x0
        access: r/w
      - name: pds_apb_cfg
        size_bits: 8
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: hbn_apb_cfg
        size_bits: 8
        offset_bits: 24
        reset_value: 0x0
        access: r/w
  - name: bmx_cfg2
    fields:
      - name: bmx_err_addr_dis
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: reserved_1_3
        size_bits: 3
        offset_bits: 1
        reset_value: 0x0
        access: rsvd
      - name: bmx_err_dec
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r
      - name: bmx_err_tz
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r
      - name: reserved_6_7
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_w_thre_bmx
        size_bits: 2
        offset_bits: 8
        reset_value: 0x0
        access: r/w
      - name: reg_w_thre_l1c
        size_bits: 2
        offset_bits: 10
        reset_value: 0x0
        access: r/w
      - name: reserved_12_27
        size_bits: 16
        offset_bits: 12
        reset_value: 0x0
        access: rsvd
      - name: bmx_dbg_sel
        size_bits: 4
        offset_bits: 28
        reset_value: 0x0
        access: r/w
  - name: bmx_err_addr
    fields:
      - name: bmx_err_addr
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r
  - name: bmx_dbg_out
    fields:
      - name: bmx_dbg_out
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r
  - name: rsv0
    fields:
      - name: rsvd_31_0
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: rsvd
  - name: rsv1
    fields:
      - name: rsvd_31_0
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: rsvd
  - name: rsv2
    fields:
      - name: rsvd_31_0
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: rsvd
  - name: rsv3
    fields:
      - name: rsvd_31_0
        size_bits: 32
        offset_bits: 0
        reset_value: 0xffffffff
        access: rsvd
  - name: sram_ret
    fields:
      - name: reg_sram_ret
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: sram_slp
    fields:
      - name: reg_sram_slp
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: sram_parm
    fields:
      - name: reg_sram_parm
        size_bits: 32
        offset_bits: 0
        reset_value: 0x6a4c0c0c
        access: r/w
  - name: seam_misc
    fields:
      - name: em_sel
        size_bits: 4
        offset_bits: 0
        reset_value: 0x3
        access: r/w
      - name: reserved_4_31
        size_bits: 28
        offset_bits: 4
        reset_value: 0x0
        access: rsvd
  - name: glb_parm
    fields:
      - name: jtag_swap_set
        size_bits: 8
        offset_bits: 0
        reset_value: 0x4
        access: r/w
      - name: cfg_sflash2_swap_io0_io3
        size_bits: 1
        offset_bits: 8
        reset_value: 0x0
        access: r/w
      - name: cfg_sflash2_swap_cs_io2
        size_bits: 1
        offset_bits: 9
        reset_value: 0x0
        access: r/w
      - name: cfg_flash_scenario
        size_bits: 2
        offset_bits: 10
        reset_value: 0x0
        access: r/w
      - name: reg_spi_0_master_mode
        size_bits: 1
        offset_bits: 12
        reset_value: 0x0
        access: r/w
      - name: reg_spi_0_swap
        size_bits: 1
        offset_bits: 13
        reset_value: 0x0
        access: r/w
      - name: reserved_14_15
        size_bits: 2
        offset_bits: 14
        reset_value: 0x0
        access: rsvd
      - name: reg_cci_use_jtag_pin
        size_bits: 1
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: p1_adc_test_with_cci
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r/w
      - name: p2_dac_test_with_cci
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: p3_cci_use_io_0_2_7
        size_bits: 1
        offset_bits: 19
        reset_value: 0x0
        access: r/w
      - name: p4_adc_test_with_jtag
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: p5_dac_test_with_jtag
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22
        size_bits: 1
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: p6_jtag_use_io_0_2_7
        size_bits: 1
        offset_bits: 23
        reset_value: 0x0
        access: r/w
      - name: uart_swap_set
        size_bits: 4
        offset_bits: 24
        reset_value: 0x0
        access: r/w
      - name: reserved_28
        size_bits: 1
        offset_bits: 28
        reset_value: 0x0
        access: rsvd
      - name: reg_kys_drv_val
        size_bits: 1
        offset_bits: 29
        reset_value: 0x0
        access: r/w
      - name: reg_ext_rst_smt
        size_bits: 1
        offset_bits: 30
        reset_value: 0x0
        access: r/w
      - name: pin_sel_emac_cam
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: r/w
  - name: pdm_clk_ctrl
    fields:
      - name: reg_pdm0_clk_div
        size_bits: 6
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reserved_6
        size_bits: 1
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_pdm0_clk_en
        size_bits: 1
        offset_bits: 7
        reset_value: 0x1
        access: r/w
      - name: reserved_8_31
        size_bits: 24
        offset_bits: 8
        reset_value: 0x0
        access: rsvd
  - name: gpio_use_psram_io
    fields:
      - name: cfg_gpio_use_psram_io
        size_bits: 6
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: reserved_6_31
        size_bits: 26
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
  - name: cpu_clk_cfg
    fields:
      - name: cpu_rtc_div
        size_bits: 17
        offset_bits: 0
        reset_value: 0x10
        access: r/w
      - name: reserved_17
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: rsvd
      - name: cpu_rtc_en
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: cpu_rtc_sel
        size_bits: 1
        offset_bits: 19
        reset_value: 0x1
        access: r/w
      - name: debug_ndreset_gate
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reserved_21_31
        size_bits: 11
        offset_bits: 21
        reset_value: 0x0
        access: rsvd
  - name: gpadc_32m_src_ctrl
    fields:
      - name: gpadc_32m_clk_div
        size_bits: 6
        offset_bits: 0
        reset_value: 0x2
        access: r/w
      - name: reserved_6
        size_bits: 1
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: gpadc_32m_clk_sel
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: r/w
      - name: gpadc_32m_div_en
        size_bits: 1
        offset_bits: 8
        reset_value: 0x1
        access: r/w
      - name: reserved_9_31
        size_bits: 23
        offset_bits: 9
        reset_value: 0x0
        access: rsvd
  - name: dig32k_wakeup_ctrl
    fields:
      - name: dig_32k_div
        size_bits: 11
        offset_bits: 0
        reset_value: 0x3e8
        access: r/w
      - name: reserved_11
        size_bits: 1
        offset_bits: 11
        reset_value: 0x0
        access: rsvd
      - name: dig_32k_en
        size_bits: 1
        offset_bits: 12
        reset_value: 0x1
        access: r/w
      - name: dig_32k_comp
        size_bits: 1
        offset_bits: 13
        reset_value: 0x0
        access: r/w
      - name: reserved_14_15
        size_bits: 2
        offset_bits: 14
        reset_value: 0x0
        access: rsvd
      - name: dig_512k_div
        size_bits: 7
        offset_bits: 16
        reset_value: 0x3e
        access: r/w
      - name: reserved_23
        size_bits: 1
        offset_bits: 23
        reset_value: 0x0
        access: rsvd
      - name: dig_512k_en
        size_bits: 1
        offset_bits: 24
        reset_value: 0x1
        access: r/w
      - name: dig_512k_comp
        size_bits: 1
        offset_bits: 25
        reset_value: 0x1
        access: r/w
      - name: reserved_26_27
        size_bits: 2
        offset_bits: 26
        reset_value: 0x0
        access: rsvd
      - name: dig_clk_src_sel
        size_bits: 2
        offset_bits: 28
        reset_value: 0x0
        access: r/w
      - name: reserved_30
        size_bits: 1
        offset_bits: 30
        reset_value: 0x0
        access: rsvd
      - name: reg_en_platform_wakeup
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: r/w
  - name: wifi_bt_coex_ctrl
    fields:
      - name: coex_bt_channel
        size_bits: 7
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: coex_bt_pti
        size_bits: 4
        offset_bits: 7
        reset_value: 0x0
        access: r/w
      - name: coex_bt_bw
        size_bits: 1
        offset_bits: 11
        reset_value: 0x0
        access: r/w
      - name: en_gpio_bt_coex
        size_bits: 1
        offset_bits: 12
        reset_value: 0x0
        access: r/w
      - name: reserved_13_31
        size_bits: 19
        offset_bits: 13
        reset_value: 0x0
        access: rsvd
  - name: bz_coex_ctrl
    fields:
      - name: coex_en
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: wlan_en
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: ble_rx_ignore
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: m154_rx_ignore
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r/w
      - name: bz_pri_thr
        size_bits: 4
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: bz_pri_en
        size_bits: 1
        offset_bits: 8
        reset_value: 0x1
        access: r/w
      - name: bz_pri_pol
        size_bits: 1
        offset_bits: 9
        reset_value: 0x1
        access: r/w
      - name: bz_active_pol
        size_bits: 1
        offset_bits: 10
        reset_value: 0x1
        access: r/w
      - name: bz_abort_pol
        size_bits: 1
        offset_bits: 11
        reset_value: 0x1
        access: r/w
      - name: coex_pri
        size_bits: 1
        offset_bits: 12
        reset_value: 0x0
        access: r/w
      - name: force_m154_win
        size_bits: 1
        offset_bits: 13
        reset_value: 0x0
        access: r/w
      - name: force_ble_win
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: coex_option
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: r/w
      - name: coex_force_ch
        size_bits: 7
        offset_bits: 16
        reset_value: 0x4
        access: r/w
      - name: reserved_23
        size_bits: 1
        offset_bits: 23
        reset_value: 0x0
        access: rsvd
      - name: m154_rx_abort_dis
        size_bits: 1
        offset_bits: 24
        reset_value: 0x0
        access: r/w
      - name: m154_tx_abort_dis
        size_bits: 1
        offset_bits: 25
        reset_value: 0x0
        access: r/w
      - name: ble_rx_abort_dis
        size_bits: 1
        offset_bits: 26
        reset_value: 0x0
        access: r/w
      - name: ble_tx_abort_dis
        size_bits: 1
        offset_bits: 27
        reset_value: 0x0
        access: r/w
      - name: coex_arb
        size_bits: 4
        offset_bits: 28
        reset_value: 0x8
        access: r
  - name: uart_sig_sel_0
    fields:
      - name: uart_sig_0_sel
        size_bits: 4
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: uart_sig_1_sel
        size_bits: 4
        offset_bits: 4
        reset_value: 0x1
        access: r/w
      - name: uart_sig_2_sel
        size_bits: 4
        offset_bits: 8
        reset_value: 0x2
        access: r/w
      - name: uart_sig_3_sel
        size_bits: 4
        offset_bits: 12
        reset_value: 0x3
        access: r/w
      - name: uart_sig_4_sel
        size_bits: 4
        offset_bits: 16
        reset_value: 0x4
        access: r/w
      - name: uart_sig_5_sel
        size_bits: 4
        offset_bits: 20
        reset_value: 0x5
        access: r/w
      - name: uart_sig_6_sel
        size_bits: 4
        offset_bits: 24
        reset_value: 0x6
        access: r/w
      - name: uart_sig_7_sel
        size_bits: 4
        offset_bits: 28
        reset_value: 0x7
        access: r/w
  - name: dbg_sel_ll
    fields:
      - name: reg_dbg_ll_ctrl
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: dbg_sel_lh
    fields:
      - name: reg_dbg_lh_ctrl
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: dbg_sel_hl
    fields:
      - name: reg_dbg_hl_ctrl
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: dbg_sel_hh
    fields:
      - name: reg_dbg_hh_ctrl
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: debug
    fields:
      - name: debug_oe
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: debug_i
        size_bits: 31
        offset_bits: 1
        reset_value: 0x0
        access: r
  - name: gpio_cfgctl0
    fields:
      - name: reg_gpio_0_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_0_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_0_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_0_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_0_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_6_7
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_0_func_sel
        description: "GPIO Function Select (Default : JTAG)"
        size_bits: 5
        offset_bits: 8
        reset_value: 0xe
        access: r/w
      - name: reserved_13_15
        size_bits: 3
        offset_bits: 13
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_1_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_1_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 17
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_1_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_1_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_1_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22_23
        size_bits: 2
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_1_func_sel
        description: "GPIO Function Select (Default : JTAG)"
        size_bits: 5
        offset_bits: 24
        reset_value: 0xe
        access: r/w
      - name: reserved_29_31
        size_bits: 3
        offset_bits: 29
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl1
    fields:
      - name: reg_gpio_2_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_2_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_2_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_2_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_2_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_6_7
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_2_func_sel
        description: "GPIO Function Select (Default : JTAG)"
        size_bits: 5
        offset_bits: 8
        reset_value: 0xe
        access: r/w
      - name: reserved_13_15
        size_bits: 3
        offset_bits: 13
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_3_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_3_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 17
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_3_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_3_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_3_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22_23
        size_bits: 2
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_3_func_sel
        description: "GPIO Function Select (Default : SWGPIO)"
        size_bits: 5
        offset_bits: 24
        reset_value: 0xb
        access: r/w
      - name: reserved_29_31
        size_bits: 3
        offset_bits: 29
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl2
    fields:
      - name: reg_gpio_4_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_4_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_4_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_4_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_4_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_6_7
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_4_func_sel
        description: "GPIO Function Select (Default : SWGPIO)"
        size_bits: 5
        offset_bits: 8
        reset_value: 0xb
        access: r/w
      - name: reserved_13_15
        size_bits: 3
        offset_bits: 13
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_5_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_5_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 17
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_5_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_5_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_5_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22_23
        size_bits: 2
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_5_func_sel
        description: "GPIO Function Select (Default : SWGPIO)"
        size_bits: 5
        offset_bits: 24
        reset_value: 0xb
        access: r/w
      - name: reserved_29_31
        size_bits: 3
        offset_bits: 29
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl3
    fields:
      - name: reg_gpio_6_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_6_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_6_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_6_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_6_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_6_7
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_6_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 8
        reset_value: 0xb
        access: r/w
      - name: reserved_13_15
        size_bits: 3
        offset_bits: 13
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_7_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_7_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 17
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_7_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_7_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_7_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22_23
        size_bits: 2
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_7_func_sel
        description: "GPIO Function Select (Default : SWGPIO)"
        size_bits: 5
        offset_bits: 24
        reset_value: 0xb
        access: r/w
      - name: reserved_29_31
        size_bits: 3
        offset_bits: 29
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl4
    fields:
      - name: reg_gpio_8_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_8_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_8_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_8_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_8_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_6_7
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_8_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 8
        reset_value: 0xb
        access: r/w
      - name: reserved_13_15
        size_bits: 3
        offset_bits: 13
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_9_ie
        description: "GPIO Input Enable (Useless, IE depend on reg_aon_pad_ie_smt[0] :
          0x4000F014[8])"
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_9_smt
        description: "GPIO SMT Control(Useless, IE depend on reg_aon_pad_ie_smt[0] :
          0x4000F014[8])"
        size_bits: 1
        offset_bits: 17
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_9_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_9_pu
        description: GPIO Pull Up Control (Use this bit if reg_en_hw_pu_pd := 0
          (0x4000F014[16])
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_9_pd
        description: GPIO Pull Down Control (Use this bit if reg_en_hw_pu_pd := 0
          (0x4000F014[16])
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22_23
        size_bits: 2
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_9_func_sel
        description: "GPIO Function Select (Default : JTAG )"
        size_bits: 5
        offset_bits: 24
        reset_value: 0xe
        access: r/w
      - name: reserved_29_31
        size_bits: 3
        offset_bits: 29
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl5
    fields:
      - name: reg_gpio_10_ie
        description: "GPIO Input Enable (Useless, IE depend on reg_aon_pad_ie_smt[1] :
          0x4000F014[9])"
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_10_smt
        description: "GPIO SMT Control(Useless, IE depend on reg_aon_pad_ie_smt[1] :
          0x4000F014[9])"
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_10_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_10_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_10_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_6_7
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_10_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 8
        reset_value: 0xb
        access: r/w
      - name: reserved_13_15
        size_bits: 3
        offset_bits: 13
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_11_ie
        description: "GPIO Input Enable (Useless, IE depend on reg_aon_pad_ie_smt[2] :
          0x4000F014[10])"
        size_bits: 1
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_11_smt
        description: "GPIO SMT Control(Useless, IE depend on reg_aon_pad_ie_smt[2] :
          0x4000F014[10])"
        size_bits: 1
        offset_bits: 17
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_11_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_11_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_11_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22_23
        size_bits: 2
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_11_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 24
        reset_value: 0xb
        access: r/w
      - name: reserved_29_31
        size_bits: 3
        offset_bits: 29
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl6
    fields:
      - name: reg_gpio_12_ie
        description: "GPIO Input Enable (Useless, IE depend on reg_aon_pad_ie_smt[3] :
          0x4000F014[11])"
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_12_smt
        description: "GPIO SMT Control(Useless, IE depend on reg_aon_pad_ie_smt[3] :
          0x4000F014[11])"
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_12_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_12_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_12_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_6_7
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_12_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 8
        reset_value: 0xb
        access: r/w
      - name: reserved_13_15
        size_bits: 3
        offset_bits: 13
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_13_ie
        description: "GPIO Input Enable (Useless, IE depend on reg_aon_pad_ie_smt[4] :
          0x4000F014[12])"
        size_bits: 1
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_13_smt
        description: "GPIO SMT Control(Useless, IE depend on reg_aon_pad_ie_smt[4] :
          0x4000F014[12])"
        size_bits: 1
        offset_bits: 17
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_13_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_13_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_13_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22_23
        size_bits: 2
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_13_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 24
        reset_value: 0xb
        access: r/w
      - name: reserved_29_31
        size_bits: 3
        offset_bits: 29
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl7
    fields:
      - name: reg_gpio_14_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_14_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_14_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_14_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_14_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_6_7
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_14_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 8
        reset_value: 0xb
        access: r/w
      - name: reserved_13_15
        size_bits: 3
        offset_bits: 13
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_15_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_15_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 17
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_15_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_15_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_15_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22_23
        size_bits: 2
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_15_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 24
        reset_value: 0xb
        access: r/w
      - name: reserved_29_31
        size_bits: 3
        offset_bits: 29
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl8
    fields:
      - name: reg_gpio_16_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_16_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_16_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_16_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_16_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_6_7
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_16_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 8
        reset_value: 0xb
        access: r/w
      - name: reserved_13_15
        size_bits: 3
        offset_bits: 13
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_17_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_17_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 17
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_17_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_17_pu
        description: GPIO Pull Up Control (Use this bit if reg_en_hw_pu_pd := 0
          (0x4000F014[16])
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_17_pd
        description: GPIO Pull Down Control (Use this bit if reg_en_hw_pu_pd := 0
          (0x4000F014[16])
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22_23
        size_bits: 2
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_17_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 24
        reset_value: 0xb
        access: r/w
      - name: reserved_29_31
        size_bits: 3
        offset_bits: 29
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl9
    fields:
      - name: reg_gpio_18_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_18_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_18_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_18_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_18_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_6_7
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_18_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 8
        reset_value: 0xb
        access: r/w
      - name: reserved_13_15
        size_bits: 3
        offset_bits: 13
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_19_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_19_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 17
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_19_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_19_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_19_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22_23
        size_bits: 2
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_19_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 24
        reset_value: 0xb
        access: r/w
      - name: reserved_29_31
        size_bits: 3
        offset_bits: 29
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl10
    fields:
      - name: reg_gpio_20_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_20_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_20_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_20_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_20_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_6_7
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_20_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 8
        reset_value: 0xb
        access: r/w
      - name: reserved_13_15
        size_bits: 3
        offset_bits: 13
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_21_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_21_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 17
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_21_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_21_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_21_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22_23
        size_bits: 2
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_21_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 24
        reset_value: 0xb
        access: r/w
      - name: reserved_29_31
        size_bits: 3
        offset_bits: 29
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl11
    fields:
      - name: reg_gpio_22_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_22_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_22_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_22_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_22_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_6_7
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_22_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 8
        reset_value: 0xb
        access: r/w
      - name: reserved_13_15
        size_bits: 3
        offset_bits: 13
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_23_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_23_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 17
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_23_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_23_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_23_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22_23
        size_bits: 2
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_23_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 24
        reset_value: 0xb
        access: r/w
      - name: reserved_29_31
        size_bits: 3
        offset_bits: 29
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl12
    fields:
      - name: reg_gpio_24_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_24_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_24_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_24_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_24_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 5
        reset_value: 0x1
        access: r/w
      - name: reserved_6_7
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_24_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 8
        reset_value: 0xb
        access: r/w
      - name: reserved_13_15
        size_bits: 3
        offset_bits: 13
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_25_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_25_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 17
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_25_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_25_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_25_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22_23
        size_bits: 2
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_25_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 24
        reset_value: 0xb
        access: r/w
      - name: reserved_29_31
        size_bits: 3
        offset_bits: 29
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl13
    fields:
      - name: reg_gpio_26_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_26_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_26_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_26_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_26_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_6_7
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_26_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 8
        reset_value: 0xb
        access: r/w
      - name: reserved_13_15
        size_bits: 3
        offset_bits: 13
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_27_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_27_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 17
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_27_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_27_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_27_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22_23
        size_bits: 2
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_27_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 24
        reset_value: 0xb
        access: r/w
      - name: reserved_29_31
        size_bits: 3
        offset_bits: 29
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl14
    fields:
      - name: reg_gpio_28_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_28_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_28_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_28_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_28_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_6_7
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_28_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 8
        reset_value: 0xb
        access: r/w
      - name: reserved_13_15
        size_bits: 3
        offset_bits: 13
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_29_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_29_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 17
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_29_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_29_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_29_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22_23
        size_bits: 2
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_29_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 24
        reset_value: 0xb
        access: r/w
      - name: reserved_29_31
        size_bits: 3
        offset_bits: 29
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl15
    fields:
      - name: reg_gpio_30_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_30_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_30_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_30_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_30_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_6_7
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_30_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 8
        reset_value: 0xb
        access: r/w
      - name: reserved_13_15
        size_bits: 3
        offset_bits: 13
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_31_ie
        description: GPIO Input Enable
        size_bits: 1
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_31_smt
        description: GPIO SMT Control
        size_bits: 1
        offset_bits: 17
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_31_drv
        description: GPIO Driving Control
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_31_pu
        description: GPIO Pull Up Control
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_31_pd
        description: GPIO Pull Down Control
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22_23
        size_bits: 2
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_31_func_sel
        description: "GPIO Function Select (Default : SWGPIO )"
        size_bits: 5
        offset_bits: 24
        reset_value: 0xb
        access: r/w
      - name: reserved_29_31
        size_bits: 3
        offset_bits: 29
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl16
    fields:
      - name: reg_gpio_32_ie
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_32_smt
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_32_drv
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_32_pu
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_32_pd
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_6_15
        size_bits: 10
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_33_ie
        size_bits: 1
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_33_smt
        size_bits: 1
        offset_bits: 17
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_33_drv
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_33_pu
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_33_pd
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22_31
        size_bits: 10
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl17
    fields:
      - name: reg_gpio_34_ie
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_34_smt
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_34_drv
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_34_pu
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_34_pd
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_6_15
        size_bits: 10
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_35_ie
        size_bits: 1
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_35_smt
        size_bits: 1
        offset_bits: 17
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_35_drv
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_35_pu
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_35_pd
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22_31
        size_bits: 10
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl18
    fields:
      - name: reg_gpio_36_ie
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_36_smt
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_36_drv
        size_bits: 2
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_36_pu
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_36_pd
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_6_15
        size_bits: 10
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: reg_gpio_37_ie
        size_bits: 1
        offset_bits: 16
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_37_smt
        size_bits: 1
        offset_bits: 17
        reset_value: 0x1
        access: r/w
      - name: reg_gpio_37_drv
        size_bits: 2
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_37_pu
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_37_pd
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reserved_22_31
        size_bits: 10
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl30
    fields:
      - name: reg_gpio_0_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: reg_gpio_1_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r
      - name: reg_gpio_2_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r
      - name: reg_gpio_3_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r
      - name: reg_gpio_4_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r
      - name: reg_gpio_5_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r
      - name: reg_gpio_6_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 6
        reset_value: 0x0
        access: r
      - name: reg_gpio_7_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: r
      - name: reg_gpio_8_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 8
        reset_value: 0x0
        access: r
      - name: reg_gpio_9_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 9
        reset_value: 0x0
        access: r
      - name: reg_gpio_10_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 10
        reset_value: 0x0
        access: r
      - name: reg_gpio_11_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 11
        reset_value: 0x0
        access: r
      - name: reg_gpio_12_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 12
        reset_value: 0x0
        access: r
      - name: reg_gpio_13_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 13
        reset_value: 0x0
        access: r
      - name: reg_gpio_14_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r
      - name: reg_gpio_15_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: r
      - name: reg_gpio_16_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: r
      - name: reg_gpio_17_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r
      - name: reg_gpio_18_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: r
      - name: reg_gpio_19_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 19
        reset_value: 0x0
        access: r
      - name: reg_gpio_20_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r
      - name: reg_gpio_21_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r
      - name: reg_gpio_22_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 22
        reset_value: 0x0
        access: r
      - name: reg_gpio_23_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 23
        reset_value: 0x0
        access: r
      - name: reg_gpio_24_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 24
        reset_value: 0x0
        access: r
      - name: reg_gpio_25_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 25
        reset_value: 0x0
        access: r
      - name: reg_gpio_26_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 26
        reset_value: 0x0
        access: r
      - name: reg_gpio_27_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 27
        reset_value: 0x0
        access: r
      - name: reg_gpio_28_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 28
        reset_value: 0x0
        access: r
      - name: reg_gpio_29_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 29
        reset_value: 0x0
        access: r
      - name: reg_gpio_30_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 30
        reset_value: 0x0
        access: r
      - name: reg_gpio_31_i
        description: Register Controlled GPIO Input value
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: r
  - name: gpio_cfgctl31
    fields:
      - name: reserved_0_31
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl32
    fields:
      - name: reg_gpio_0_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_1_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_2_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_3_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_4_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_5_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_6_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 6
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_7_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_8_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 8
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_9_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 9
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_10_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 10
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_11_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 11
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_12_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 12
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_13_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 13
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_14_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_15_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_16_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_17_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_18_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_19_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 19
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_20_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_21_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_22_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 22
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_23_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 23
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_24_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 24
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_25_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 25
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_26_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 26
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_27_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 27
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_28_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 28
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_29_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 29
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_30_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 30
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_31_o
        description: Register Controlled GPIO Output Value
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: r/w
  - name: gpio_cfgctl33
    fields:
      - name: reserved_0_31
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: rsvd
  - name: gpio_cfgctl34
    fields:
      - name: reg_gpio_0_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_1_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_2_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_3_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_4_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_5_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_6_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 6
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_7_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_8_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 8
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_9_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 9
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_10_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 10
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_11_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 11
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_12_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 12
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_13_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 13
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_14_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_15_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_16_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_17_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_18_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_19_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 19
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_20_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_21_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_22_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 22
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_23_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 23
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_24_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 24
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_25_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 25
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_26_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 26
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_27_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 27
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_28_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 28
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_29_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 29
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_30_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 30
        reset_value: 0x0
        access: r/w
      - name: reg_gpio_31_oe
        description: Register Controlled GPIO Output Enable (Used when GPIO Function
          select to Register Control GPIO)
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: r/w
  - name: gpio_cfgctl35
    fields:
      - name: reserved_0_31
        description: reg_gpio_int_mask[31:0]
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: rsvd
  - name: gpio_int_mask1
    fields:
      - name: reg_gpio_int_mask1
        size_bits: 32
        offset_bits: 0
        reset_value: 0xffffffff
        access: r/w
  - name: gpio_int_stat1
    fields:
      - name: gpio_int_stat1
        description: gpio_int_stat[31:0]
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r
  - name: gpio_int_clr1
    fields:
      - name: reg_gpio_int_clr1
        description: reg_gpio_int_clr[31:0]
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: gpio_int_mode_set1
    fields:
      - name: reg_gpio_int_mode_set1
        description: "{reg_gpio9_int_mode[2:0], .
          reg_gpio1_int_mode[2:0],reg_gpio0_int_mode}"
        size_bits: 30
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: reserved_30_31
        size_bits: 2
        offset_bits: 30
        reset_value: 0x0
        access: rsvd
  - name: gpio_int_mode_set2
    fields:
      - name: reg_gpio_int_mode_set2
        description: "{reg_gpio19_int_mode[2:0], .
          reg_gpio11_int_mode[2:0],reg_gpio10_int_mode}"
        size_bits: 30
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: reserved_30_31
        size_bits: 2
        offset_bits: 30
        reset_value: 0x0
        access: rsvd
  - name: gpio_int_mode_set3
    fields:
      - name: reg_gpio_int_mode_set3
        description: "{reg_gpio29_int_mode[2:0], .
          reg_gpio21_int_mode[2:0],reg_gpio20_int_mode}"
        size_bits: 30
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: reserved_30_31
        size_bits: 2
        offset_bits: 30
        reset_value: 0x0
        access: rsvd
  - name: gpio_int_mode_set4
    fields:
      - name: reg_gpio_int_mode_set4
        description: "{reg_gpio31_int_mode[2:0],reg_gpio30_int_mode}"
        size_bits: 6
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: reserved_6_31
        size_bits: 26
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
  - name: gpio_int2_mask1
    fields:
      - name: reg_gpio_int2_mask1
        description: reg_gpio_int2_mask[31:0]
        size_bits: 32
        offset_bits: 0
        reset_value: 0xffffffff
        access: r/w
  - name: gpio_int2_stat1
    fields:
      - name: gpio_int2_stat1
        description: gpio_int2_stat[31:0]
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r
  - name: gpio_int2_clr1
    fields:
      - name: reg_gpio_int2_clr1
        description: reg_gpio_int2_clr[31:0]
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r/w
  - name: gpio_int2_mode_set1
    fields:
      - name: reg_gpio_int2_mode_set1
        description: "{reg_gpio9_int2_mode[2:0], .
          reg_gpio1_int2_mode[2:0],reg_gpio0_int2_mode}"
        size_bits: 30
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: reserved_30_31
        size_bits: 2
        offset_bits: 30
        reset_value: 0x0
        access: rsvd
  - name: gpio_int2_mode_set2
    fields:
      - name: reg_gpio_int2_mode_set2
        description: "{reg_gpio19_int2_mode[2:0], .
          reg_gpio11_int2_mode[2:0],reg_gpio10_int2_mode}"
        size_bits: 30
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: reserved_30_31
        size_bits: 2
        offset_bits: 30
        reset_value: 0x0
        access: rsvd
  - name: gpio_int2_mode_set3
    fields:
      - name: reg_gpio_int2_mode_set3
        description: "{reg_gpio29_int2_mode[2:0], .
          reg_gpio21_int2_mode[2:0],reg_gpio20_int2_mode}"
        size_bits: 30
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: reserved_30_31
        size_bits: 2
        offset_bits: 30
        reset_value: 0x0
        access: rsvd
  - name: gpio_int2_mode_set4
    fields:
      - name: reg_gpio_int2_mode_set4
        description: "{reg_gpio31_int2_mode[2:0],reg_gpio30_int2_mode}"
        size_bits: 6
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: reserved_6_31
        size_bits: 26
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
  - name: dll
    fields:
      - name: dtest_en_dll_refclk
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: dtest_en_dll_outclk
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: ten_dll
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: dll_clk_mmdiv_en
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r/w
      - name: dll_clk_288M_en
        size_bits: 1
        offset_bits: 4
        reset_value: 0x1
        access: r/w
      - name: dll_clk_144M_en
        size_bits: 1
        offset_bits: 5
        reset_value: 0x1
        access: r/w
      - name: dll_clk_96M_en
        size_bits: 1
        offset_bits: 6
        reset_value: 0x1
        access: r/w
      - name: dll_clk_57p6M_en
        size_bits: 1
        offset_bits: 7
        reset_value: 0x1
        access: r/w
      - name: dll_vctrl_sel
        size_bits: 3
        offset_bits: 8
        reset_value: 0x4
        access: r/w
      - name: reserved_11
        size_bits: 1
        offset_bits: 11
        reset_value: 0x0
        access: rsvd
      - name: dll_prechg_sel
        size_bits: 1
        offset_bits: 12
        reset_value: 0x0
        access: r/w
      - name: dll_prechg_reg
        size_bits: 1
        offset_bits: 13
        reset_value: 0x1
        access: r/w
      - name: dll_prechg_en
        size_bits: 1
        offset_bits: 14
        reset_value: 0x1
        access: r/w
      - name: dll_vctrl_force_en
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: r/w
      - name: dll_post_div
        size_bits: 4
        offset_bits: 16
        reset_value: 0x2
        access: r/w
      - name: dll_delay_sel
        size_bits: 2
        offset_bits: 20
        reset_value: 0x1
        access: r/w
      - name: dll_cp_op_en
        size_bits: 1
        offset_bits: 22
        reset_value: 0x1
        access: r/w
      - name: dll_cp_hiz
        size_bits: 1
        offset_bits: 23
        reset_value: 0x0
        access: r/w
      - name: reserved_24_27
        size_bits: 4
        offset_bits: 24
        reset_value: 0x0
        access: rsvd
      - name: dll_refclk_sel
        size_bits: 1
        offset_bits: 28
        reset_value: 0x0
        access: r/w
      - name: dll_reset
        size_bits: 1
        offset_bits: 29
        reset_value: 0x1
        access: r/w
      - name: pu_dll
        size_bits: 1
        offset_bits: 30
        reset_value: 0x0
        access: r/w
      - name: ppu_dll
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: r/w
  - name: led_driver
    fields:
      - name: led_din_reg
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: led_din_sel
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: led_din_polarity_sel
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: reserved_3
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: rsvd
      - name: leddrv_ibias
        size_bits: 4
        offset_bits: 4
        reset_value: 0x8
        access: r/w
      - name: ir_rx_gpio_sel
        size_bits: 4
        offset_bits: 8
        reset_value: 0x0
        access: r/w
      - name: reserved_12_27
        size_bits: 16
        offset_bits: 12
        reset_value: 0x0
        access: rsvd
      - name: leddrv_out_en
        size_bits: 2
        offset_bits: 28
        reset_value: 0x3
        access: r/w
      - name: reserved_30
        size_bits: 1
        offset_bits: 30
        reset_value: 0x0
        access: rsvd
      - name: pu_leddrv
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: r/w
  - name: usb_xcvr
    fields:
      - name: usb_ldo_vfb
        size_bits: 3
        offset_bits: 0
        reset_value: 0x3
        access: r/w
      - name: pu_usb_ldo
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r/w
      - name: usb_rout_nmos
        size_bits: 3
        offset_bits: 4
        reset_value: 0x3
        access: r/w
      - name: reserved_7
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: rsvd
      - name: usb_rout_pmos
        size_bits: 3
        offset_bits: 8
        reset_value: 0x3
        access: r/w
      - name: reserved_11
        size_bits: 1
        offset_bits: 11
        reset_value: 0x0
        access: rsvd
      - name: usb_oeb_sel
        size_bits: 1
        offset_bits: 12
        reset_value: 0x0
        access: rw
      - name: usb_oeb_reg
        size_bits: 1
        offset_bits: 13
        reset_value: 0x1
        access: rw
      - name: usb_oeb
        size_bits: 1
        offset_bits: 14
        reset_value: 0x1
        access: r
      - name: reserved_15
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: rsvd
      - name: usb_data_convert
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: rw
      - name: reserved_17_19
        size_bits: 3
        offset_bits: 17
        reset_value: 0x0
        access: rsvd
      - name: usb_enum
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: usb_spd
        size_bits: 1
        offset_bits: 21
        reset_value: 0x1
        access: r/w
      - name: usb_sus
        size_bits: 1
        offset_bits: 22
        reset_value: 0x0
        access: r/w
      - name: pu_usb
        size_bits: 1
        offset_bits: 23
        reset_value: 0x0
        access: r/w
      - name: usb_bd
        size_bits: 1
        offset_bits: 24
        reset_value: 0x0
        access: r
      - name: usb_vim
        size_bits: 1
        offset_bits: 25
        reset_value: 0x0
        access: r
      - name: usb_vip
        size_bits: 1
        offset_bits: 26
        reset_value: 0x0
        access: r
      - name: usb_rcv
        size_bits: 1
        offset_bits: 27
        reset_value: 0x0
        access: r
      - name: reserved_28_31
        size_bits: 4
        offset_bits: 28
        reset_value: 0x0
        access: rsvd
  - name: usb_xcvr_config
    fields:
      - name: usb_v_hys_m
        size_bits: 2
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: usb_v_hys_p
        size_bits: 2
        offset_bits: 2
        reset_value: 0x1
        access: r/w
      - name: usb_bd_vth
        size_bits: 3
        offset_bits: 4
        reset_value: 0x1
        access: r/w
      - name: reg_usb_use_xcvr
        size_bits: 1
        offset_bits: 7
        reset_value: 0x1
        access: r/w
      - name: usb_str_drv
        size_bits: 3
        offset_bits: 8
        reset_value: 0x0
        access: r/w
      - name: reg_usb_use_ctrl
        size_bits: 1
        offset_bits: 11
        reset_value: 0x1
        access: r/w
      - name: usb_res_pullup_tune
        size_bits: 3
        offset_bits: 12
        reset_value: 0x2
        access: r/w
      - name: reserved_15
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: rsvd
      - name: usb_slewrate_m_fall
        size_bits: 3
        offset_bits: 16
        reset_value: 0x3
        access: r/w
      - name: reserved_19
        size_bits: 1
        offset_bits: 19
        reset_value: 0x0
        access: rsvd
      - name: usb_slewrate_m_rise
        size_bits: 3
        offset_bits: 20
        reset_value: 0x4
        access: r/w
      - name: reserved_23
        size_bits: 1
        offset_bits: 23
        reset_value: 0x0
        access: rsvd
      - name: usb_slewrate_p_fall
        size_bits: 3
        offset_bits: 24
        reset_value: 0x3
        access: r/w
      - name: reserved_27
        size_bits: 1
        offset_bits: 27
        reset_value: 0x0
        access: rsvd
      - name: usb_slewrate_p_rise
        size_bits: 3
        offset_bits: 28
        reset_value: 0x4
        access: r/w
      - name: reserved_31
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: rsvd
  - name: gpdac_ctrl
    fields:
      - name: gpdaca_rstn_ana
        size_bits: 1
        offset_bits: 0
        reset_value: 0x1
        access: r/w
      - name: gpdacb_rstn_ana
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: reserved_2_6
        size_bits: 5
        offset_bits: 2
        reset_value: 0x0
        access: rsvd
      - name: gpdac_test_en
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: r/w
      - name: gpdac_ref_sel
        size_bits: 1
        offset_bits: 8
        reset_value: 0x0
        access: r/w
      - name: gpdac_test_sel
        size_bits: 3
        offset_bits: 9
        reset_value: 0x0
        access: r/w
      - name: reserved_12_23
        size_bits: 12
        offset_bits: 12
        reset_value: 0x0
        access: rsvd
      - name: gpdac_reserved
        size_bits: 8
        offset_bits: 24
        reset_value: 0xf
        access: r/w
  - name: gpdac_actrl
    fields:
      - name: gpdac_a_en
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: gpdac_ioa_en
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: reserved_2_17
        size_bits: 16
        offset_bits: 2
        reset_value: 0x0
        access: rsvd
      - name: gpdac_a_rng
        size_bits: 2
        offset_bits: 18
        reset_value: 0x3
        access: r/w
      - name: gpdac_a_outmux
        size_bits: 3
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reserved_23_31
        size_bits: 9
        offset_bits: 23
        reset_value: 0x0
        access: rsvd
  - name: gpdac_bctrl
    fields:
      - name: gpdac_b_en
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: gpdac_iob_en
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: reserved_2_17
        size_bits: 16
        offset_bits: 2
        reset_value: 0x0
        access: rsvd
      - name: gpdac_b_rng
        size_bits: 2
        offset_bits: 18
        reset_value: 0x3
        access: r/w
      - name: gpdac_b_outmux
        size_bits: 3
        offset_bits: 20
        reset_value: 0x0
        access: r/w
      - name: reserved_23_31
        size_bits: 9
        offset_bits: 23
        reset_value: 0x0
        access: rsvd
  - name: gpdac_data
    fields:
      - name: gpdac_b_data
        size_bits: 10
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: reserved_10_15
        size_bits: 6
        offset_bits: 10
        reset_value: 0x0
        access: rsvd
      - name: gpdac_a_data
        size_bits: 10
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: reserved_26_31
        size_bits: 6
        offset_bits: 26
        reset_value: 0x0
        access: rsvd
  - name: chip_revision
    fields:
      - name: chip_rev
        size_bits: 4
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: reserved_4_31
        size_bits: 28
        offset_bits: 4
        reset_value: 0x0
        access: rsvd
  - name: tzc_glb_ctrl_0
    fields:
      - name: tzc_glb_swrst_s00_lock
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s01_lock
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r
      - name: reserved_2_7
        size_bits: 6
        offset_bits: 2
        reset_value: 0x0
        access: rsvd
      - name: tzc_glb_swrst_s30_lock
        size_bits: 1
        offset_bits: 8
        reset_value: 0x0
        access: r
      - name: reserved_9_11
        size_bits: 3
        offset_bits: 9
        reset_value: 0x0
        access: rsvd
      - name: tzc_glb_ctrl_pwron_rst_lock
        size_bits: 1
        offset_bits: 12
        reset_value: 0x0
        access: r
      - name: tzc_glb_ctrl_cpu_reset_lock
        size_bits: 1
        offset_bits: 13
        reset_value: 0x0
        access: r
      - name: tzc_glb_ctrl_sys_reset_lock
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r
      - name: tzc_glb_ctrl_ungated_ap_lock
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: r
      - name: reserved_16_24
        size_bits: 9
        offset_bits: 16
        reset_value: 0x0
        access: rsvd
      - name: tzc_glb_misc_lock
        size_bits: 1
        offset_bits: 25
        reset_value: 0x0
        access: r
      - name: tzc_glb_sram_lock
        size_bits: 1
        offset_bits: 26
        reset_value: 0x0
        access: r
      - name: tzc_glb_l2c_lock
        size_bits: 1
        offset_bits: 27
        reset_value: 0x0
        access: r
      - name: tzc_glb_bmx_lock
        size_bits: 1
        offset_bits: 28
        reset_value: 0x0
        access: r
      - name: tzc_glb_dbg_lock
        size_bits: 1
        offset_bits: 29
        reset_value: 0x0
        access: r
      - name: tzc_glb_mbist_lock
        size_bits: 1
        offset_bits: 30
        reset_value: 0x0
        access: r
      - name: tzc_glb_clk_lock
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: r
  - name: tzc_glb_ctrl_1
    fields:
      - name: tzc_glb_swrst_s20_lock
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s21_lock
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s22_lock
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s23_lock
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s24_lock
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s25_lock
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s26_lock
        size_bits: 1
        offset_bits: 6
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s27_lock
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s28_lock
        size_bits: 1
        offset_bits: 8
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s29_lock
        size_bits: 1
        offset_bits: 9
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s2a_lock
        size_bits: 1
        offset_bits: 10
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s2b_lock
        size_bits: 1
        offset_bits: 11
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s2c_lock
        size_bits: 1
        offset_bits: 12
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s2d_lock
        size_bits: 1
        offset_bits: 13
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s2e_lock
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s2f_lock
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s10_lock
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s11_lock
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s12_lock
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s13_lock
        size_bits: 1
        offset_bits: 19
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s14_lock
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s15_lock
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s16_lock
        size_bits: 1
        offset_bits: 22
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s17_lock
        size_bits: 1
        offset_bits: 23
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s18_lock
        size_bits: 1
        offset_bits: 24
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s19_lock
        size_bits: 1
        offset_bits: 25
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s1a_lock
        size_bits: 1
        offset_bits: 26
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s1b_lock
        size_bits: 1
        offset_bits: 27
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s1c_lock
        size_bits: 1
        offset_bits: 28
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s1d_lock
        size_bits: 1
        offset_bits: 29
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s1e_lock
        size_bits: 1
        offset_bits: 30
        reset_value: 0x0
        access: r
      - name: tzc_glb_swrst_s1f_lock
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: r
  - name: tzc_glb_ctrl_2
    fields:
      - name: tzc_glb_gpio_0_lock
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_1_lock
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_2_lock
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_3_lock
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_4_lock
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_5_lock
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_6_lock
        size_bits: 1
        offset_bits: 6
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_7_lock
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_8_lock
        size_bits: 1
        offset_bits: 8
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_9_lock
        size_bits: 1
        offset_bits: 9
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_10_lock
        size_bits: 1
        offset_bits: 10
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_11_lock
        size_bits: 1
        offset_bits: 11
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_12_lock
        size_bits: 1
        offset_bits: 12
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_13_lock
        size_bits: 1
        offset_bits: 13
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_14_lock
        size_bits: 1
        offset_bits: 14
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_15_lock
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_16_lock
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_17_lock
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_18_lock
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_19_lock
        size_bits: 1
        offset_bits: 19
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_20_lock
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_21_lock
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_22_lock
        size_bits: 1
        offset_bits: 22
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_23_lock
        size_bits: 1
        offset_bits: 23
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_24_lock
        size_bits: 1
        offset_bits: 24
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_25_lock
        size_bits: 1
        offset_bits: 25
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_26_lock
        size_bits: 1
        offset_bits: 26
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_27_lock
        size_bits: 1
        offset_bits: 27
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_28_lock
        size_bits: 1
        offset_bits: 28
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_29_lock
        size_bits: 1
        offset_bits: 29
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_30_lock
        size_bits: 1
        offset_bits: 30
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_31_lock
        size_bits: 1
        offset_bits: 31
        reset_value: 0x0
        access: r
  - name: tzc_glb_ctrl_3
    fields:
      - name: tzc_glb_gpio_32_lock
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_33_lock
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_34_lock
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_35_lock
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_36_lock
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r
      - name: tzc_glb_gpio_37_lock
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r
      - name: reserved_6_31
        size_bits: 26
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
