{"vcs1":{"timestamp_begin":1711618447.935234864, "rt":1.28, "ut":0.30, "st":0.21}}
{"vcselab":{"timestamp_begin":1711618449.312370433, "rt":0.85, "ut":0.32, "st":0.12}}
{"link":{"timestamp_begin":1711618450.236515684, "rt":0.42, "ut":0.17, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711618447.142895981}
{"VCS_COMP_START_TIME": 1711618447.142895981}
{"VCS_COMP_END_TIME": 1711618451.938031189}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329652}}
{"stitch_vcselab": {"peak_mem": 215176}}
