/*
 * Copyright (C) 2021 Intel Corporation
 *
 * SPDX-License-Identifier: MIT
 *
 */

#if SUPPORT_XE_HPC_CORE
#ifdef SUPPORT_PVC
DEVICE(0x0BD0, PVC_CONFIG, GTTYPE_GT4)
DEVICE(0x0BD5, PVC_CONFIG, GTTYPE_GT4)
#endif
#endif

#ifdef SUPPORT_XE_HPG_CORE
#ifdef SUPPORT_DG2
DEVICE(0x4F80, DG2_CONFIG, GTTYPE_GT4)
DEVICE(0x4F87, DG2_CONFIG, GTTYPE_GT4)
#endif
#endif

#ifdef SUPPORT_GEN12LP
#ifdef SUPPORT_ADLP
DEVICE(0x46A0, ADLP_CONFIG, GTTYPE_GT2)
DEVICE(0x46B0, ADLP_CONFIG, GTTYPE_GT2)
DEVICE(0x46A1, ADLP_CONFIG, GTTYPE_GT2)
DEVICE(0x46A2, ADLP_CONFIG, GTTYPE_GT2)
DEVICE(0x46A3, ADLP_CONFIG, GTTYPE_GT2)
DEVICE(0x46A6, ADLP_CONFIG, GTTYPE_GT2)
DEVICE(0x46A8, ADLP_CONFIG, GTTYPE_GT2)
DEVICE(0x46AA, ADLP_CONFIG, GTTYPE_GT2)
DEVICE(0x462A, ADLP_CONFIG, GTTYPE_GT2)
DEVICE(0x4626, ADLP_CONFIG, GTTYPE_GT2)
DEVICE(0x4628, ADLP_CONFIG, GTTYPE_GT2)
DEVICE(0x46B1, ADLP_CONFIG, GTTYPE_GT2)
DEVICE(0x46B2, ADLP_CONFIG, GTTYPE_GT2)
DEVICE(0x46B3, ADLP_CONFIG, GTTYPE_GT2)
DEVICE(0x46C0, ADLP_CONFIG, GTTYPE_GT2)
DEVICE(0x46C1, ADLP_CONFIG, GTTYPE_GT2)
DEVICE(0x46C2, ADLP_CONFIG, GTTYPE_GT2)
DEVICE(0x46C3, ADLP_CONFIG, GTTYPE_GT2)
#endif
#endif
