/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 13.0.1 -fPIC -Os) */

(* cells_not_processed =  1  *)
(* src = "../vtr/verilog/bgm.v:2591.1-2637.10" *)
module b_right_shifter_new(shift_in, shift_value, shift_out);
  (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *)
  wire [26:0] _000_;
  (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *)
  wire [26:0] _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire [26:0] _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  (* src = "../vtr/verilog/bgm.v:2606.25-2606.38" *)
  wire [26:0] _117_;
  (* src = "../vtr/verilog/bgm.v:2607.25-2607.38" *)
  wire [26:0] _118_;
  (* src = "../vtr/verilog/bgm.v:2608.25-2608.38" *)
  wire [26:0] _119_;
  (* src = "../vtr/verilog/bgm.v:2609.25-2609.38" *)
  wire [26:0] _120_;
  (* src = "../vtr/verilog/bgm.v:2610.25-2610.38" *)
  wire [26:0] _121_;
  (* src = "../vtr/verilog/bgm.v:2611.25-2611.38" *)
  wire [26:0] _122_;
  (* src = "../vtr/verilog/bgm.v:2612.25-2612.38" *)
  wire [26:0] _123_;
  (* src = "../vtr/verilog/bgm.v:2613.25-2613.38" *)
  wire [26:0] _124_;
  (* src = "../vtr/verilog/bgm.v:2614.25-2614.38" *)
  wire [26:0] _125_;
  (* src = "../vtr/verilog/bgm.v:2615.25-2615.39" *)
  wire [26:0] _126_;
  (* src = "../vtr/verilog/bgm.v:2616.25-2616.39" *)
  wire [26:0] _127_;
  (* src = "../vtr/verilog/bgm.v:2617.25-2617.39" *)
  wire [26:0] _128_;
  (* src = "../vtr/verilog/bgm.v:2618.25-2618.39" *)
  wire [26:0] _129_;
  (* src = "../vtr/verilog/bgm.v:2619.25-2619.39" *)
  wire [26:0] _130_;
  (* src = "../vtr/verilog/bgm.v:2620.25-2620.39" *)
  wire [26:0] _131_;
  (* src = "../vtr/verilog/bgm.v:2621.25-2621.39" *)
  wire [26:0] _132_;
  (* src = "../vtr/verilog/bgm.v:2622.25-2622.39" *)
  wire [26:0] _133_;
  (* src = "../vtr/verilog/bgm.v:2623.25-2623.39" *)
  wire [26:0] _134_;
  (* src = "../vtr/verilog/bgm.v:2624.25-2624.39" *)
  wire [26:0] _135_;
  (* src = "../vtr/verilog/bgm.v:2625.25-2625.39" *)
  wire [26:0] _136_;
  (* src = "../vtr/verilog/bgm.v:2626.25-2626.39" *)
  wire [26:0] _137_;
  (* src = "../vtr/verilog/bgm.v:2627.25-2627.39" *)
  wire [26:0] _138_;
  (* src = "../vtr/verilog/bgm.v:2628.25-2628.39" *)
  wire [26:0] _139_;
  (* src = "../vtr/verilog/bgm.v:2629.25-2629.39" *)
  wire [26:0] _140_;
  (* src = "../vtr/verilog/bgm.v:2630.25-2630.39" *)
  wire [26:0] _141_;
  (* src = "../vtr/verilog/bgm.v:2631.25-2631.39" *)
  wire [26:0] _142_;
  (* src = "../vtr/verilog/bgm.v:2632.25-2632.39" *)
  wire [26:0] _143_;
  (* src = "../vtr/verilog/bgm.v:2597.14-2597.22" *)
  input [26:0] shift_in;
  wire [26:0] shift_in;
  (* src = "../vtr/verilog/bgm.v:2599.15-2599.24" *)
  output [26:0] shift_out;
  reg [26:0] shift_out;
  (* src = "../vtr/verilog/bgm.v:2598.13-2598.24" *)
  input [4:0] shift_value;
  wire [4:0] shift_value;
  assign _002_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _116_;
  assign _003_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _115_;
  assign _004_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _114_;
  assign _005_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _113_;
  assign _006_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _112_;
  assign _007_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _111_;
  assign _008_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _110_;
  assign _009_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _109_;
  assign _010_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _108_;
  assign _011_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _107_;
  assign _012_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _106_;
  assign _013_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _105_;
  assign _014_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _104_;
  assign _015_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _103_;
  assign _016_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _102_;
  assign _017_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _101_;
  assign _018_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _100_;
  assign _019_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _099_;
  assign _020_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _098_;
  assign _021_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _097_;
  assign _022_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _096_;
  assign _023_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _095_;
  assign _024_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _094_;
  assign _025_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _093_;
  assign _026_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _092_;
  assign _027_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _091_;
  assign _028_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _090_;
  assign _029_ = ~ (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _089_;
  assign _061_ = _028_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _032_;
  assign _062_ = _027_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _033_;
  assign _063_ = _026_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _034_;
  assign _064_ = _025_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _035_;
  assign _065_ = _024_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _036_;
  assign _066_ = _023_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _037_;
  assign _067_ = _022_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _038_;
  assign _068_ = _021_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _039_;
  assign _069_ = _020_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _040_;
  assign _070_ = _019_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _041_;
  assign _071_ = _018_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _042_;
  assign _072_ = _017_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _043_;
  assign _073_ = _016_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _044_;
  assign _074_ = _015_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _045_;
  assign _075_ = _014_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _046_;
  assign _076_ = _013_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _047_;
  assign _077_ = _012_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _048_;
  assign _078_ = _011_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _049_;
  assign _079_ = _010_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _050_;
  assign _080_ = _009_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _051_;
  assign _081_ = _008_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _052_;
  assign _082_ = _007_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _053_;
  assign _083_ = _006_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _054_;
  assign _084_ = _005_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _055_;
  assign _085_ = _004_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _056_;
  assign _086_ = _003_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _057_;
  assign _087_ = _002_ & (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *) _058_;
  (* src = "../vtr/verilog/bgm.v:2602.1-2634.4" *)
  always @*
    if (!_059_) shift_out = _088_;
  assign _030_ = ~ _059_;
  function [26:0] _201_;
    input [26:0] a;
    input [755:0] b;
    input [27:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *)
    (* parallel_case *)
    casez (s)
      28'b???????????????????????????1:
        _201_ = b[26:0];
      28'b??????????????????????????1?:
        _201_ = b[53:27];
      28'b?????????????????????????1??:
        _201_ = b[80:54];
      28'b????????????????????????1???:
        _201_ = b[107:81];
      28'b???????????????????????1????:
        _201_ = b[134:108];
      28'b??????????????????????1?????:
        _201_ = b[161:135];
      28'b?????????????????????1??????:
        _201_ = b[188:162];
      28'b????????????????????1???????:
        _201_ = b[215:189];
      28'b???????????????????1????????:
        _201_ = b[242:216];
      28'b??????????????????1?????????:
        _201_ = b[269:243];
      28'b?????????????????1??????????:
        _201_ = b[296:270];
      28'b????????????????1???????????:
        _201_ = b[323:297];
      28'b???????????????1????????????:
        _201_ = b[350:324];
      28'b??????????????1?????????????:
        _201_ = b[377:351];
      28'b?????????????1??????????????:
        _201_ = b[404:378];
      28'b????????????1???????????????:
        _201_ = b[431:405];
      28'b???????????1????????????????:
        _201_ = b[458:432];
      28'b??????????1?????????????????:
        _201_ = b[485:459];
      28'b?????????1??????????????????:
        _201_ = b[512:486];
      28'b????????1???????????????????:
        _201_ = b[539:513];
      28'b???????1????????????????????:
        _201_ = b[566:540];
      28'b??????1?????????????????????:
        _201_ = b[593:567];
      28'b?????1??????????????????????:
        _201_ = b[620:594];
      28'b????1???????????????????????:
        _201_ = b[647:621];
      28'b???1????????????????????????:
        _201_ = b[674:648];
      28'b??1?????????????????????????:
        _201_ = b[701:675];
      28'b?1??????????????????????????:
        _201_ = b[728:702];
      28'b1???????????????????????????:
        _201_ = b[755:729];
      default:
        _201_ = a;
    endcase
  endfunction
  assign _088_ = _201_(shift_in, { shift_in, _117_, _118_, _119_, _120_, _121_, _122_, _123_, _124_, _125_, _126_, _127_, _128_, _129_, _130_, _131_, _132_, _133_, _134_, _135_, _136_, _137_, _138_, _139_, _140_, _141_, _142_, _143_ }, { _116_, _115_, _114_, _113_, _112_, _111_, _110_, _109_, _108_, _107_, _106_, _105_, _104_, _103_, _102_, _101_, _100_, _099_, _098_, _097_, _096_, _095_, _094_, _093_, _092_, _091_, _090_, _089_ });
  assign _089_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h1b;
  assign _090_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h1a;
  assign _091_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h19;
  assign _092_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h18;
  assign _093_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h17;
  assign _094_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h16;
  assign _095_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h15;
  assign _096_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h14;
  assign _097_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h13;
  assign _098_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h12;
  assign _099_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h11;
  assign _100_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h10;
  assign _101_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h0f;
  assign _102_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h0e;
  assign _103_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h0d;
  assign _104_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h0c;
  assign _105_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h0b;
  assign _106_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h0a;
  assign _107_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h09;
  assign _108_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h08;
  assign _109_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h07;
  assign _110_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h06;
  assign _111_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h05;
  assign _112_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h04;
  assign _113_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h03;
  assign _114_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h02;
  assign _115_ = shift_value == (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) 5'h01;
  assign _116_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2604.2-2633.9" *) shift_value;
  assign _000_ = _001_;
  assign _001_ = _088_;
  assign _031_ = 1'h1;
  assign _060_ = _029_;
  assign _032_ = _029_;
  assign _033_ = _061_;
  assign _034_ = _062_;
  assign _035_ = _063_;
  assign _036_ = _064_;
  assign _037_ = _065_;
  assign _038_ = _066_;
  assign _039_ = _067_;
  assign _040_ = _068_;
  assign _041_ = _069_;
  assign _042_ = _070_;
  assign _043_ = _071_;
  assign _044_ = _072_;
  assign _045_ = _073_;
  assign _046_ = _074_;
  assign _047_ = _075_;
  assign _048_ = _076_;
  assign _049_ = _077_;
  assign _050_ = _078_;
  assign _051_ = _079_;
  assign _052_ = _080_;
  assign _053_ = _081_;
  assign _054_ = _082_;
  assign _055_ = _083_;
  assign _056_ = _084_;
  assign _057_ = _085_;
  assign _058_ = _086_;
  assign _059_ = _087_;
  assign _117_ = { 1'h0, shift_in[26:1] };
  assign _118_ = { 2'h0, shift_in[26:2] };
  assign _119_ = { 3'h0, shift_in[26:3] };
  assign _120_ = { 4'h0, shift_in[26:4] };
  assign _121_ = { 5'h00, shift_in[26:5] };
  assign _122_ = { 6'h00, shift_in[26:6] };
  assign _123_ = { 7'h00, shift_in[26:7] };
  assign _124_ = { 8'h00, shift_in[26:8] };
  assign _125_ = { 9'h000, shift_in[26:9] };
  assign _126_ = { 10'h000, shift_in[26:10] };
  assign _127_ = { 11'h000, shift_in[26:11] };
  assign _128_ = { 12'h000, shift_in[26:12] };
  assign _129_ = { 13'h0000, shift_in[26:13] };
  assign _130_ = { 14'h0000, shift_in[26:14] };
  assign _131_ = { 15'h0000, shift_in[26:15] };
  assign _132_ = { 16'h0000, shift_in[26:16] };
  assign _133_ = { 17'h00000, shift_in[26:17] };
  assign _134_ = { 18'h00000, shift_in[26:18] };
  assign _135_ = { 19'h00000, shift_in[26:19] };
  assign _136_ = { 20'h00000, shift_in[26:20] };
  assign _137_ = { 21'h000000, shift_in[26:21] };
  assign _138_ = { 22'h000000, shift_in[26:22] };
  assign _139_ = { 23'h000000, shift_in[26:23] };
  assign _140_ = { 24'h000000, shift_in[26:24] };
  assign _141_ = { 25'h0000000, shift_in[26:25] };
  assign _142_ = { 26'h0000000, shift_in[26] };
  assign _143_ = 27'h0000000;
endmodule
