
---------- Begin Simulation Statistics ----------
final_tick                                   25723300                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48716                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653816                       # Number of bytes of host memory used
host_op_rate                                    94563                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.16                       # Real time elapsed on the host
host_tick_rate                              156643251                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        7992                       # Number of instructions simulated
sim_ops                                         15527                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000026                       # Number of seconds simulated
sim_ticks                                    25723300                       # Number of ticks simulated
system.cpu.cc_regfile_reads                     10501                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     6852                       # number of cc regfile writes
system.cpu.committedInsts                        7992                       # Number of Instructions Simulated
system.cpu.committedOps                         15527                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              32.186436                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        32.186436                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                      1505                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      696                       # number of floating regfile writes
system.cpu.idleCycles                          167412                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1025                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     2328                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.095400                       # Inst execution rate
system.cpu.iew.exec_refs                         4717                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2137                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7317                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  3001                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                32                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2559                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               28186                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2580                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               852                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 24540                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     19                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  5477                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    948                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  5505                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          980                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             45                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     23774                       # num instructions consuming a value
system.cpu.iew.wb_count                         23512                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.666611                       # average fanout of values written-back
system.cpu.iew.wb_producers                     15848                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.091403                       # insts written-back per cycle
system.cpu.iew.wb_sent                          24192                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    32119                       # number of integer regfile reads
system.cpu.int_regfile_writes                   18006                       # number of integer regfile writes
system.cpu.ipc                               0.031069                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.031069                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1109      4.37%      4.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 18711     73.69%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.02%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.11%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 136      0.54%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  154      0.61%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.19%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 218      0.86%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2713     10.68%     91.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1687      6.64%     97.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              54      0.21%     97.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            528      2.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  25392                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1301                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2585                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1262                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1455                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         299                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011775                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     223     74.58%     74.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     74.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     74.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     74.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     74.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      3.68%     78.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.33%     78.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.67%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     34     11.37%     90.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    19      6.35%     96.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 2      0.67%     97.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      2.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  23281                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             138366                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        22250                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             39395                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      28183                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     25392                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12653                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                46                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        13708                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         89822                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.282692                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.099577                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               81997     91.29%     91.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2218      2.47%     93.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1387      1.54%     95.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1003      1.12%     96.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 964      1.07%     97.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 882      0.98%     98.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 706      0.79%     99.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 431      0.48%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 234      0.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           89822                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.098712                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                24                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                3                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 3001                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2559                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   10383                       # number of misc regfile reads
system.cpu.numCycles                           257234                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             328                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           688                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           15                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          707                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    3911                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2711                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               664                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1795                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    1049                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             58.440111                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     296                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             290                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 13                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              277                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           93                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           12514                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               925                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples        87444                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.177565                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     0.892825                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0           82456     94.30%     94.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1            1495      1.71%     96.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2             956      1.09%     97.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3             947      1.08%     98.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4             523      0.60%     98.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5             317      0.36%     99.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6             148      0.17%     99.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7             102      0.12%     99.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8             500      0.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total        87444                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted                 7992                       # Number of instructions committed
system.cpu.commit.opsCommitted                  15527                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                        3062                       # Number of memory references committed
system.cpu.commit.loads                          1477                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       1652                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                       1133                       # Number of committed floating point instructions.
system.cpu.commit.integer                       14787                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   143                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          279      1.80%      1.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu        11670     75.16%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.03%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.14%     77.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          135      0.87%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           94      0.61%     78.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.30%     78.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      1.38%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         1431      9.22%     89.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1127      7.26%     96.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead           46      0.30%     97.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          458      2.95%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total        15527                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples           500                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data         3486                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3486                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3486                       # number of overall hits
system.cpu.dcache.overall_hits::total            3486                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          372                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            372                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          372                       # number of overall misses
system.cpu.dcache.overall_misses::total           372                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     24536299                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24536299                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24536299                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24536299                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3858                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3858                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3858                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3858                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.096423                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.096423                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.096423                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.096423                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65957.793011                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65957.793011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65957.793011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65957.793011                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5092                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   282.888889                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          144                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          144                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          144                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          144                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          228                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          228                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     16502499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16502499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16502499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16502499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.059098                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059098                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.059098                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059098                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72379.381579                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72379.381579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72379.381579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72379.381579                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17645400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17645400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.117518                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.117518                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66087.640449                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66087.640449                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          143                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          124                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          124                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9699300                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9699300                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.054577                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054577                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78220.161290                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78220.161290                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1481                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1481                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          105                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6890899                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6890899                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.066204                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.066204                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65627.609524                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65627.609524                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6803199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6803199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.065574                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.065574                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65415.375000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65415.375000                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     25723300                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.723881                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3714                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               228                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.289474                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148100                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.723881                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.124730                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.124730                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.222656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             61956                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            61956                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     25723300                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                    41344                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                 42158                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                      4898                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                   474                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    948                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                 1185                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   212                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                  31639                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   865                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                        2529                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        2140                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            74                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     25723300                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     25723300                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     25723300                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              42586                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                          18444                       # Number of instructions fetch has processed
system.cpu.fetch.branches                        3911                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               1358                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                         42020                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    2304                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  888                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2870                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          304                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                      2782                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   364                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples              89822                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.391953                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.630149                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                    84188     93.73%     93.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                      331      0.37%     94.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                      328      0.37%     94.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                      475      0.53%     94.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                      353      0.39%     95.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                      317      0.35%     95.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                      261      0.29%     96.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                      321      0.36%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                     3248      3.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total                89822                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.015204                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.071701                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst         2173                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2173                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2173                       # number of overall hits
system.cpu.icache.overall_hits::total            2173                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          608                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            608                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          608                       # number of overall misses
system.cpu.icache.overall_misses::total           608                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37570799                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37570799                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37570799                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37570799                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2781                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2781                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2781                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2781                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.218626                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.218626                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.218626                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.218626                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61794.077303                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61794.077303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61794.077303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61794.077303                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2572                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   321.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           15                       # number of writebacks
system.cpu.icache.writebacks::total                15                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          144                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          144                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          144                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          144                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          464                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          464                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          464                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          464                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30123599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30123599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30123599                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30123599                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.166846                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.166846                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.166846                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.166846                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64921.549569                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64921.549569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64921.549569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64921.549569                       # average overall mshr miss latency
system.cpu.icache.replacements                     15                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         2173                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2173                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          608                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           608                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37570799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37570799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2781                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2781                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.218626                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.218626                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61794.077303                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61794.077303                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          144                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          144                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          464                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          464                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30123599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30123599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.166846                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.166846                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64921.549569                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64921.549569                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     25723300                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           222.459748                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2636                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               463                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.693305                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79100                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   222.459748                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.217246                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.217246                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          191                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              6025                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             6025                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     25723300                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           1600                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        3267                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           527                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     25723300                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     25723300                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     25723300                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         194                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1524                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                    974                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON     25723300                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    948                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                    41746                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                   16695                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                      4921                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 25478                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                  30482                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    29                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    119                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  25250                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands               32484                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                       72806                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                    42743                       # Number of integer rename lookups
system.cpu.rename.fpLookups                      1537                       # Number of floating rename lookups
system.cpu.rename.committedMaps                 17231                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    15247                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1836                       # count of insts added to the skid buffer
system.cpu.rob.reads                           114829                       # The number of ROB reads
system.cpu.rob.writes                           58480                       # The number of ROB writes
system.cpu.thread_0.numInsts                     7992                       # Number of Instructions committed
system.cpu.thread_0.numOps                      15527                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       100                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::total                        3                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::total                       3                       # number of overall hits
system.l2.demand_misses::.cpu.inst                461                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                228                       # number of demand (read+write) misses
system.l2.demand_misses::total                    689                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               461                       # number of overall misses
system.l2.overall_misses::.cpu.data               228                       # number of overall misses
system.l2.overall_misses::total                   689                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29977700                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     16432600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         46410300                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29977700                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     16432600                       # number of overall miss cycles
system.l2.overall_miss_latency::total        46410300                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              464                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              228                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  692                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             464                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             228                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 692                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993534                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.995665                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993534                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.995665                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 65027.548807                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72072.807018                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 67358.925980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 65027.548807                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72072.807018                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 67358.925980                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           461                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               689                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          461                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              689                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29057700                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     15976600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     45034300                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29057700                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     15976600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     45034300                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995665                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995665                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63031.887202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70072.807018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65361.828737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63031.887202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70072.807018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65361.828737                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks           15                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               15                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           15                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           15                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 104                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      6771800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6771800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 65113.461538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65113.461538                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6563800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6563800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63113.461538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63113.461538                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          461                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              461                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29977700                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29977700                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          464                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            464                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993534                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993534                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 65027.548807                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 65027.548807                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          461                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          461                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29057700                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29057700                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993534                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993534                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63031.887202                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63031.887202                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9660800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9660800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77909.677419                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77909.677419                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9412800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9412800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75909.677419                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75909.677419                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     25723300                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   352.971887                       # Cycle average of tags in use
system.l2.tags.total_refs                         706                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       688                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.026163                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       225.229393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       127.742494                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.006873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.010772                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           688                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          253                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          435                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.020996                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     12000                       # Number of tag accesses
system.l2.tags.data_accesses                    12000                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     25723300                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000582950                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1314                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         688                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       688                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   688                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   44032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1711.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      25668600                       # Total gap between requests
system.mem_ctrls.avgGap                      37309.01                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        14592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1144487682.373567819595                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 567267807.785159707069                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          460                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          228                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13906700                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      8417550                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30231.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36919.08                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        14592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         44032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          460                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          228                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            688                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst   1144487682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    567267808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1711755490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst   1144487682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total   1144487682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst   1144487682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    567267808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1711755490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  688                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           89                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           89                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           47                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           63                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 9424250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               3440000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           22324250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13698.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32448.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 511                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.27                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          166                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   250.602410                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   157.196535                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   276.638127                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           65     39.16%     39.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           46     27.71%     66.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           19     11.45%     78.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           10      6.02%     84.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            7      4.22%     88.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            2      1.20%     89.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            5      3.01%     92.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.60%     93.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           11      6.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          166                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 44032                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1711.755490                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   13.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               13.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     25723300                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          742560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          371910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        2606100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     11670180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy        50400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      17285070                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   671.961607                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        35750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     24907550                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          521220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          258060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2306220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     11320770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy       344640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      16594830                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   645.128347                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       814050                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     24129250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     25723300                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                584                       # Transaction distribution
system.membus.trans_dist::ReadExReq               104                       # Transaction distribution
system.membus.trans_dist::ReadExResp              104                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           584                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         1376                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         1376                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1376                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        44032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total        44032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   44032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               688                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     688    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 688                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     25723300                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy              847500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3655300                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               587                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              104                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             104                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           464                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          124                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          942                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          456                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  1398                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        14592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  45184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              692                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    692    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                692                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     25723300                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy              73700                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            138900                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy             68400                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
