<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_expansion\impl\gwsynthesis\Expansion.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_expansion\src\PSRAM_UART_pins.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Apr 20 22:11:42 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3052</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1442</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>118</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>16.667</td>
<td>60.000
<td>0.000</td>
<td>8.333</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>16.667</td>
<td>60.000
<td>0.000</td>
<td>8.333</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>100.000</td>
<td>10.000
<td>0.000</td>
<td>50.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>60.000(MHz)</td>
<td style="color: #FF0000;" class = "error">59.963(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>10.000(MHz)</td>
<td>255.545(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h4>No timing paths to get frequency of clk2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-0.010</td>
<td>1</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.010</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_14_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.277</td>
</tr>
<tr>
<td>2</td>
<td>0.006</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_3_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.261</td>
</tr>
<tr>
<td>3</td>
<td>0.096</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_1_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.527</td>
</tr>
<tr>
<td>4</td>
<td>0.096</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_2_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.527</td>
</tr>
<tr>
<td>5</td>
<td>0.096</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_11_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.527</td>
</tr>
<tr>
<td>6</td>
<td>0.096</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_12_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.527</td>
</tr>
<tr>
<td>7</td>
<td>0.096</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_13_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.527</td>
</tr>
<tr>
<td>8</td>
<td>0.098</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_4_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.526</td>
</tr>
<tr>
<td>9</td>
<td>0.098</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_5_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.526</td>
</tr>
<tr>
<td>10</td>
<td>0.098</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_7_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.526</td>
</tr>
<tr>
<td>11</td>
<td>0.098</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_10_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.526</td>
</tr>
<tr>
<td>12</td>
<td>0.098</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_19_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.526</td>
</tr>
<tr>
<td>13</td>
<td>0.098</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_22_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.526</td>
</tr>
<tr>
<td>14</td>
<td>0.107</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_15_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.517</td>
</tr>
<tr>
<td>15</td>
<td>0.107</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_18_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.517</td>
</tr>
<tr>
<td>16</td>
<td>0.154</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>i_pivot_2_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.469</td>
</tr>
<tr>
<td>17</td>
<td>0.154</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>i_pivot_4_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.469</td>
</tr>
<tr>
<td>18</td>
<td>0.155</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_8_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.469</td>
</tr>
<tr>
<td>19</td>
<td>0.155</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_16_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.469</td>
</tr>
<tr>
<td>20</td>
<td>0.155</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_21_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.469</td>
</tr>
<tr>
<td>21</td>
<td>0.173</td>
<td>initialize/qpi_on_s4/Q</td>
<td>initialize/PSRAM_com/ended_s2/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>8.333</td>
<td>-0.019</td>
<td>8.136</td>
</tr>
<tr>
<td>22</td>
<td>0.200</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_17_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.067</td>
</tr>
<tr>
<td>23</td>
<td>0.206</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_8_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.060</td>
</tr>
<tr>
<td>24</td>
<td>0.206</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_16_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.060</td>
</tr>
<tr>
<td>25</td>
<td>0.211</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
<td>address_PP_1_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>16.056</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.479</td>
<td>ADC_submodule/adc_data_5_s0/Q</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[5]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.479</td>
<td>ADC_submodule/adc_data_3_s0/Q</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[3]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.556</td>
<td>debuttonA/sync_button_debounced/resync_2_s0/Q</td>
<td>debuttonA/sync_button_debounced/button_once_s0/RESET</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>4</td>
<td>0.570</td>
<td>debuttonA/sync_button_debounced/resync_3_s0/Q</td>
<td>debuttonA/sync_button_debounced/button_once_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>5</td>
<td>0.570</td>
<td>debuttonA/sync_button_debounced/resync_0_s0/Q</td>
<td>debuttonA/sync_button_debounced/resync_1_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>6</td>
<td>0.570</td>
<td>debuttonA/sync_button/sync_buffer_1_s0/Q</td>
<td>debuttonA/sync_button/sync_buffer_2_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>7</td>
<td>0.570</td>
<td>UART1/buffer[8]_1_s0/Q</td>
<td>UART1/samples_before_9_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>8</td>
<td>0.570</td>
<td>UART1/buffer[8]_7_s0/Q</td>
<td>UART1/samples_before_15_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>9</td>
<td>0.570</td>
<td>UART1/buffer[7]_0_s0/Q</td>
<td>UART1/samples_before_16_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>10</td>
<td>0.570</td>
<td>UART1/buffer[4]_0_s0/Q</td>
<td>UART1/samples_after_16_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>11</td>
<td>0.570</td>
<td>UART1/buffer[4]_1_s0/Q</td>
<td>UART1/samples_after_17_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>12</td>
<td>0.571</td>
<td>initialize/PSRAM_com/data_out_5_s0/Q</td>
<td>initialize/PSRAM_com/data_out_9_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>13</td>
<td>0.571</td>
<td>debuttonA/sync_button_debounced/resync_2_s0/Q</td>
<td>debuttonA/sync_button_debounced/resync_3_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>14</td>
<td>0.571</td>
<td>UART1/buffer[2]_1_s0/Q</td>
<td>UART1/threshold_9_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>15</td>
<td>0.571</td>
<td>UART1/buffer[1]_3_s1/Q</td>
<td>UART1/trigger_3_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>16</td>
<td>0.572</td>
<td>initialize/PSRAM_com/data_out_10_s0/Q</td>
<td>initialize/PSRAM_com/data_out_14_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>17</td>
<td>0.572</td>
<td>UART1/dataIn_0_s0/Q</td>
<td>UART1/buffer[4]_0_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>18</td>
<td>0.573</td>
<td>initialize/PSRAM_com/data_out_8_s0/Q</td>
<td>initialize/PSRAM_com/data_out_12_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>19</td>
<td>0.577</td>
<td>UART1/dataIn_2_s0/Q</td>
<td>UART1/dataIn_1_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.577</td>
</tr>
<tr>
<td>20</td>
<td>0.703</td>
<td>fifo_inst/rd_ptr_5_s0/Q</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/ADB[9]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.863</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>initialize/PSRAM_com/burst_counter_1_s0/Q</td>
<td>initialize/PSRAM_com/burst_counter_1_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>UART1/rxCounter_2_s1/Q</td>
<td>UART1/rxCounter_2_s1/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>UART1/rxCounter_11_s1/Q</td>
<td>UART1/rxCounter_11_s1/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>UART1/txCounter_1_s2/Q</td>
<td>UART1/txCounter_1_s2/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>UART1/txCounter_3_s2/Q</td>
<td>UART1/txCounter_3_s2/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>13.710</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_1_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>2.913</td>
</tr>
<tr>
<td>2</td>
<td>13.710</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_4_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>2.913</td>
</tr>
<tr>
<td>3</td>
<td>13.710</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_2_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>2.913</td>
</tr>
<tr>
<td>4</td>
<td>13.710</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_3_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>2.913</td>
</tr>
<tr>
<td>5</td>
<td>14.186</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_0_s7/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>2.438</td>
</tr>
<tr>
<td>6</td>
<td>14.186</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_7_s4/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>2.438</td>
</tr>
<tr>
<td>7</td>
<td>14.186</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/stop_PP_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>2.438</td>
</tr>
<tr>
<td>8</td>
<td>14.507</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/buffer_select_s2/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>2.116</td>
</tr>
<tr>
<td>9</td>
<td>14.507</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_6_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>2.116</td>
</tr>
<tr>
<td>10</td>
<td>14.507</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/d_flag_write_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>2.116</td>
</tr>
<tr>
<td>11</td>
<td>14.518</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/last_switch_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>2.105</td>
</tr>
<tr>
<td>12</td>
<td>14.673</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_7_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>1.950</td>
</tr>
<tr>
<td>13</td>
<td>14.673</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_0_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>1.950</td>
</tr>
<tr>
<td>14</td>
<td>14.673</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_1_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>1.950</td>
</tr>
<tr>
<td>15</td>
<td>14.673</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_4_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>1.950</td>
</tr>
<tr>
<td>16</td>
<td>14.673</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_5_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>1.950</td>
</tr>
<tr>
<td>17</td>
<td>14.673</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_6_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>1.950</td>
</tr>
<tr>
<td>18</td>
<td>14.684</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_cmp_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>1.940</td>
</tr>
<tr>
<td>19</td>
<td>14.684</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/d_flag_read_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>1.940</td>
</tr>
<tr>
<td>20</td>
<td>15.337</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_2_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>1.286</td>
</tr>
<tr>
<td>21</td>
<td>15.337</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_3_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>1.286</td>
</tr>
<tr>
<td>22</td>
<td>15.337</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_5_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>1.286</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.896</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_2_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.911</td>
</tr>
<tr>
<td>2</td>
<td>0.896</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_3_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.911</td>
</tr>
<tr>
<td>3</td>
<td>0.896</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_5_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.911</td>
</tr>
<tr>
<td>4</td>
<td>1.137</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/last_switch_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.152</td>
</tr>
<tr>
<td>5</td>
<td>1.143</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/buffer_select_s2/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.158</td>
</tr>
<tr>
<td>6</td>
<td>1.143</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_6_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.158</td>
</tr>
<tr>
<td>7</td>
<td>1.143</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/d_flag_write_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.158</td>
</tr>
<tr>
<td>8</td>
<td>1.182</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_cmp_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.197</td>
</tr>
<tr>
<td>9</td>
<td>1.182</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/d_flag_read_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.197</td>
</tr>
<tr>
<td>10</td>
<td>1.189</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_7_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.204</td>
</tr>
<tr>
<td>11</td>
<td>1.189</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_0_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.204</td>
</tr>
<tr>
<td>12</td>
<td>1.189</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_1_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.204</td>
</tr>
<tr>
<td>13</td>
<td>1.189</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_4_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.204</td>
</tr>
<tr>
<td>14</td>
<td>1.189</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_5_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.204</td>
</tr>
<tr>
<td>15</td>
<td>1.189</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_6_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.204</td>
</tr>
<tr>
<td>16</td>
<td>1.457</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_0_s7/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.472</td>
</tr>
<tr>
<td>17</td>
<td>1.457</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_7_s4/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.472</td>
</tr>
<tr>
<td>18</td>
<td>1.457</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/stop_PP_s0/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.472</td>
</tr>
<tr>
<td>19</td>
<td>1.714</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_1_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.729</td>
</tr>
<tr>
<td>20</td>
<td>1.714</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/read_pointer_4_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.729</td>
</tr>
<tr>
<td>21</td>
<td>1.714</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_2_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.729</td>
</tr>
<tr>
<td>22</td>
<td>1.714</td>
<td>rst_PP_s0/Q</td>
<td>PP_post_process/write_pointer_3_s1/CLEAR</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.729</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>d_com_start_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>d_flag_acq_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>n1819_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>n1827_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>read_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>address_acq_18_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>i_minus_i_pivot_reg_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>initialize/step_2_s2</td>
</tr>
<tr>
<td>9</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ADC_submodule/sent_once_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.005</td>
<td>8.255</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ADC_submodule/adc_data_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td>n1523_s14/I3</td>
</tr>
<tr>
<td>15.230</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>22</td>
<td>R7C10[3][B]</td>
<td style=" background: #97FFFF;">n1523_s14/F</td>
</tr>
<tr>
<td>17.045</td>
<td>1.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>n1539_s9/I0</td>
</tr>
<tr>
<td>18.077</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">n1539_s9/F</td>
</tr>
<tr>
<td>18.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td style=" font-weight:bold;">address_PP_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>address_PP_14_s0/CLK</td>
</tr>
<tr>
<td>18.067</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>address_PP_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.907, 30.147%; route: 7.910, 48.596%; tC2Q: 3.460, 21.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td>n1523_s14/I3</td>
</tr>
<tr>
<td>15.230</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>22</td>
<td>R7C10[3][B]</td>
<td style=" background: #97FFFF;">n1523_s14/F</td>
</tr>
<tr>
<td>17.029</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>n1561_s9/I0</td>
</tr>
<tr>
<td>18.061</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">n1561_s9/F</td>
</tr>
<tr>
<td>18.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" font-weight:bold;">address_PP_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>address_PP_3_s0/CLK</td>
</tr>
<tr>
<td>18.067</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>address_PP_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.907, 30.176%; route: 7.894, 48.546%; tC2Q: 3.460, 21.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>address_PP_22_s13/I0</td>
</tr>
<tr>
<td>15.210</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s13/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>address_PP_22_s4/I0</td>
</tr>
<tr>
<td>16.694</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s4/F</td>
</tr>
<tr>
<td>18.327</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" font-weight:bold;">address_PP_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>address_PP_1_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>address_PP_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 29.745%; route: 8.151, 49.320%; tC2Q: 3.460, 20.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>address_PP_22_s13/I0</td>
</tr>
<tr>
<td>15.210</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s13/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>address_PP_22_s4/I0</td>
</tr>
<tr>
<td>16.694</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s4/F</td>
</tr>
<tr>
<td>18.327</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" font-weight:bold;">address_PP_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>address_PP_2_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>address_PP_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 29.745%; route: 8.151, 49.320%; tC2Q: 3.460, 20.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>address_PP_22_s13/I0</td>
</tr>
<tr>
<td>15.210</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s13/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>address_PP_22_s4/I0</td>
</tr>
<tr>
<td>16.694</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s4/F</td>
</tr>
<tr>
<td>18.327</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" font-weight:bold;">address_PP_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>address_PP_11_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>address_PP_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 29.745%; route: 8.151, 49.320%; tC2Q: 3.460, 20.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>address_PP_22_s13/I0</td>
</tr>
<tr>
<td>15.210</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s13/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>address_PP_22_s4/I0</td>
</tr>
<tr>
<td>16.694</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s4/F</td>
</tr>
<tr>
<td>18.327</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">address_PP_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>address_PP_12_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>address_PP_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 29.745%; route: 8.151, 49.320%; tC2Q: 3.460, 20.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>address_PP_22_s13/I0</td>
</tr>
<tr>
<td>15.210</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s13/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>address_PP_22_s4/I0</td>
</tr>
<tr>
<td>16.694</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s4/F</td>
</tr>
<tr>
<td>18.327</td>
<td>1.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" font-weight:bold;">address_PP_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>address_PP_13_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>address_PP_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 29.745%; route: 8.151, 49.320%; tC2Q: 3.460, 20.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>address_PP_22_s13/I0</td>
</tr>
<tr>
<td>15.210</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s13/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>address_PP_22_s4/I0</td>
</tr>
<tr>
<td>16.694</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s4/F</td>
</tr>
<tr>
<td>18.326</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td style=" font-weight:bold;">address_PP_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>address_PP_4_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>address_PP_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 29.748%; route: 8.150, 49.315%; tC2Q: 3.460, 20.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>address_PP_22_s13/I0</td>
</tr>
<tr>
<td>15.210</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s13/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>address_PP_22_s4/I0</td>
</tr>
<tr>
<td>16.694</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s4/F</td>
</tr>
<tr>
<td>18.326</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">address_PP_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>address_PP_5_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>address_PP_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 29.748%; route: 8.150, 49.315%; tC2Q: 3.460, 20.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>address_PP_22_s13/I0</td>
</tr>
<tr>
<td>15.210</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s13/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>address_PP_22_s4/I0</td>
</tr>
<tr>
<td>16.694</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s4/F</td>
</tr>
<tr>
<td>18.326</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" font-weight:bold;">address_PP_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>address_PP_7_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>address_PP_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 29.748%; route: 8.150, 49.315%; tC2Q: 3.460, 20.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>address_PP_22_s13/I0</td>
</tr>
<tr>
<td>15.210</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s13/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>address_PP_22_s4/I0</td>
</tr>
<tr>
<td>16.694</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s4/F</td>
</tr>
<tr>
<td>18.326</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">address_PP_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>address_PP_10_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>address_PP_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 29.748%; route: 8.150, 49.315%; tC2Q: 3.460, 20.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>address_PP_22_s13/I0</td>
</tr>
<tr>
<td>15.210</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s13/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>address_PP_22_s4/I0</td>
</tr>
<tr>
<td>16.694</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s4/F</td>
</tr>
<tr>
<td>18.326</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td style=" font-weight:bold;">address_PP_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>address_PP_19_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>address_PP_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 29.748%; route: 8.150, 49.315%; tC2Q: 3.460, 20.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>address_PP_22_s13/I0</td>
</tr>
<tr>
<td>15.210</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s13/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>address_PP_22_s4/I0</td>
</tr>
<tr>
<td>16.694</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s4/F</td>
</tr>
<tr>
<td>18.326</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">address_PP_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>address_PP_22_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>address_PP_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 29.748%; route: 8.150, 49.315%; tC2Q: 3.460, 20.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>address_PP_22_s13/I0</td>
</tr>
<tr>
<td>15.210</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s13/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>address_PP_22_s4/I0</td>
</tr>
<tr>
<td>16.694</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s4/F</td>
</tr>
<tr>
<td>18.317</td>
<td>1.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">address_PP_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>address_PP_15_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>address_PP_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 29.764%; route: 8.141, 49.287%; tC2Q: 3.460, 20.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>address_PP_22_s13/I0</td>
</tr>
<tr>
<td>15.210</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s13/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>address_PP_22_s4/I0</td>
</tr>
<tr>
<td>16.694</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s4/F</td>
</tr>
<tr>
<td>18.317</td>
<td>1.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">address_PP_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>address_PP_18_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>address_PP_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 29.764%; route: 8.141, 49.287%; tC2Q: 3.460, 20.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_pivot_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>address_PP_22_s13/I0</td>
</tr>
<tr>
<td>15.210</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s13/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>i_pivot_21_s5/I0</td>
</tr>
<tr>
<td>16.694</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">i_pivot_21_s5/F</td>
</tr>
<tr>
<td>18.269</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][A]</td>
<td style=" font-weight:bold;">i_pivot_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][A]</td>
<td>i_pivot_2_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C6[0][A]</td>
<td>i_pivot_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 29.850%; route: 8.093, 49.141%; tC2Q: 3.460, 21.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_pivot_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>address_PP_22_s13/I0</td>
</tr>
<tr>
<td>15.210</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s13/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>i_pivot_21_s5/I0</td>
</tr>
<tr>
<td>16.694</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">i_pivot_21_s5/F</td>
</tr>
<tr>
<td>18.269</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">i_pivot_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>i_pivot_4_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>i_pivot_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 29.850%; route: 8.093, 49.141%; tC2Q: 3.460, 21.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>address_PP_22_s13/I0</td>
</tr>
<tr>
<td>15.210</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s13/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>address_PP_22_s4/I0</td>
</tr>
<tr>
<td>16.694</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s4/F</td>
</tr>
<tr>
<td>18.269</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][B]</td>
<td style=" font-weight:bold;">address_PP_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][B]</td>
<td>address_PP_8_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C12[2][B]</td>
<td>address_PP_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 29.851%; route: 8.093, 49.140%; tC2Q: 3.460, 21.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>address_PP_22_s13/I0</td>
</tr>
<tr>
<td>15.210</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s13/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>address_PP_22_s4/I0</td>
</tr>
<tr>
<td>16.694</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s4/F</td>
</tr>
<tr>
<td>18.269</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td style=" font-weight:bold;">address_PP_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td>address_PP_16_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C12[2][A]</td>
<td>address_PP_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 29.851%; route: 8.093, 49.140%; tC2Q: 3.460, 21.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>address_PP_22_s13/I0</td>
</tr>
<tr>
<td>15.210</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s13/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>address_PP_22_s4/I0</td>
</tr>
<tr>
<td>16.694</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s4/F</td>
</tr>
<tr>
<td>18.269</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td style=" font-weight:bold;">address_PP_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>address_PP_21_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>address_PP_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 29.851%; route: 8.093, 49.140%; tC2Q: 3.460, 21.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/qpi_on_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/ended_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>initialize/qpi_on_s4/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R9C19[2][A]</td>
<td style=" font-weight:bold;">initialize/qpi_on_s4/Q</td>
</tr>
<tr>
<td>3.417</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>initialize/PSRAM_com/n392_s2/I3</td>
</tr>
<tr>
<td>4.239</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n392_s2/F</td>
</tr>
<tr>
<td>5.397</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>initialize/PSRAM_com/n413_s3/I1</td>
</tr>
<tr>
<td>6.022</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n413_s3/F</td>
</tr>
<tr>
<td>6.443</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>initialize/PSRAM_com/n409_s4/I2</td>
</tr>
<tr>
<td>7.069</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n409_s4/F</td>
</tr>
<tr>
<td>8.539</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>initialize/PSRAM_com/n409_s3/I2</td>
</tr>
<tr>
<td>9.600</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n409_s3/F</td>
</tr>
<tr>
<td>9.936</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/ended_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.889</td>
<td>1.556</td>
<td>tCL</td>
<td>FF</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>initialize/PSRAM_com/ended_s2/CLK</td>
</tr>
<tr>
<td>10.108</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>initialize/PSRAM_com/ended_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.134, 38.521%; route: 4.544, 55.846%; tC2Q: 0.458, 5.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td>n1523_s14/I3</td>
</tr>
<tr>
<td>15.230</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>22</td>
<td>R7C10[3][B]</td>
<td style=" background: #97FFFF;">n1523_s14/F</td>
</tr>
<tr>
<td>17.045</td>
<td>1.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[2][B]</td>
<td>n1533_s9/I0</td>
</tr>
<tr>
<td>17.867</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[2][B]</td>
<td style=" background: #97FFFF;">n1533_s9/F</td>
</tr>
<tr>
<td>17.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[2][B]</td>
<td style=" font-weight:bold;">address_PP_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][B]</td>
<td>address_PP_17_s0/CLK</td>
</tr>
<tr>
<td>18.067</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[2][B]</td>
<td>address_PP_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.697, 29.234%; route: 7.910, 49.231%; tC2Q: 3.460, 21.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td>n1523_s14/I3</td>
</tr>
<tr>
<td>15.230</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>22</td>
<td>R7C10[3][B]</td>
<td style=" background: #97FFFF;">n1523_s14/F</td>
</tr>
<tr>
<td>17.038</td>
<td>1.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][B]</td>
<td>n1551_s9/I0</td>
</tr>
<tr>
<td>17.860</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][B]</td>
<td style=" background: #97FFFF;">n1551_s9/F</td>
</tr>
<tr>
<td>17.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][B]</td>
<td style=" font-weight:bold;">address_PP_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][B]</td>
<td>address_PP_8_s0/CLK</td>
</tr>
<tr>
<td>18.067</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C12[2][B]</td>
<td>address_PP_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.697, 29.246%; route: 7.903, 49.210%; tC2Q: 3.460, 21.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td>n1523_s14/I3</td>
</tr>
<tr>
<td>15.230</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>22</td>
<td>R7C10[3][B]</td>
<td style=" background: #97FFFF;">n1523_s14/F</td>
</tr>
<tr>
<td>17.038</td>
<td>1.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td>n1535_s9/I3</td>
</tr>
<tr>
<td>17.860</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td style=" background: #97FFFF;">n1535_s9/F</td>
</tr>
<tr>
<td>17.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td style=" font-weight:bold;">address_PP_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td>address_PP_16_s0/CLK</td>
</tr>
<tr>
<td>18.067</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C12[2][A]</td>
<td>address_PP_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.697, 29.246%; route: 7.903, 49.210%; tC2Q: 3.460, 21.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_PP_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.260</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>7.208</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[0][B]</td>
<td>n433_s27/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" background: #97FFFF;">n433_s27/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R10C10[1][A]</td>
<td>n433_s28/CIN</td>
</tr>
<tr>
<td>7.815</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" background: #97FFFF;">n433_s28/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[1][B]</td>
<td>n433_s29/CIN</td>
</tr>
<tr>
<td>7.872</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" background: #97FFFF;">n433_s29/COUT</td>
</tr>
<tr>
<td>7.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][A]</td>
<td>n433_s30/CIN</td>
</tr>
<tr>
<td>7.929</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" background: #97FFFF;">n433_s30/COUT</td>
</tr>
<tr>
<td>7.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C10[2][B]</td>
<td>n433_s31/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C10[2][B]</td>
<td style=" background: #97FFFF;">n433_s31/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][A]</td>
<td>n433_s32/CIN</td>
</tr>
<tr>
<td>8.043</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][A]</td>
<td style=" background: #97FFFF;">n433_s32/COUT</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[0][B]</td>
<td>n433_s33/CIN</td>
</tr>
<tr>
<td>8.100</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" background: #97FFFF;">n433_s33/COUT</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][A]</td>
<td>n433_s34/CIN</td>
</tr>
<tr>
<td>8.157</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][A]</td>
<td style=" background: #97FFFF;">n433_s34/COUT</td>
</tr>
<tr>
<td>8.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[1][B]</td>
<td>n433_s35/CIN</td>
</tr>
<tr>
<td>8.214</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">n433_s35/COUT</td>
</tr>
<tr>
<td>8.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][A]</td>
<td>n433_s36/CIN</td>
</tr>
<tr>
<td>8.271</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][A]</td>
<td style=" background: #97FFFF;">n433_s36/COUT</td>
</tr>
<tr>
<td>8.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C11[2][B]</td>
<td>n433_s37/CIN</td>
</tr>
<tr>
<td>8.328</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[2][B]</td>
<td style=" background: #97FFFF;">n433_s37/COUT</td>
</tr>
<tr>
<td>8.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td>n433_s38/CIN</td>
</tr>
<tr>
<td>8.385</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">n433_s38/COUT</td>
</tr>
<tr>
<td>10.886</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td>address_PP_22_s10/I1</td>
</tr>
<tr>
<td>11.511</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s10/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td>address_PP_22_s8/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][B]</td>
<td style=" background: #97FFFF;">address_PP_22_s8/F</td>
</tr>
<tr>
<td>13.360</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>address_PP_22_s7/I2</td>
</tr>
<tr>
<td>13.985</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">address_PP_22_s7/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td>n1523_s14/I3</td>
</tr>
<tr>
<td>15.230</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>22</td>
<td>R7C10[3][B]</td>
<td style=" background: #97FFFF;">n1523_s14/F</td>
</tr>
<tr>
<td>17.034</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>n1565_s9/I0</td>
</tr>
<tr>
<td>17.856</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">n1565_s9/F</td>
</tr>
<tr>
<td>17.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" font-weight:bold;">address_PP_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>address_PP_1_s0/CLK</td>
</tr>
<tr>
<td>18.067</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>address_PP_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.697, 29.255%; route: 7.899, 49.195%; tC2Q: 3.460, 21.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>ADC_submodule/adc_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>ADC_submodule/adc_data_5_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">ADC_submodule/adc_data_5_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.827</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>ADC_submodule/adc_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>ADC_submodule/adc_data_3_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" font-weight:bold;">ADC_submodule/adc_data_3_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.827</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>debuttonA/sync_button_debounced/resync_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debuttonA/sync_button_debounced/button_once_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>debuttonA/sync_button_debounced/resync_2_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">debuttonA/sync_button_debounced/resync_2_s0/Q</td>
</tr>
<tr>
<td>2.312</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td style=" font-weight:bold;">debuttonA/sync_button_debounced/button_once_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>debuttonA/sync_button_debounced/button_once_s0/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>debuttonA/sync_button_debounced/button_once_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>debuttonA/sync_button_debounced/resync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debuttonA/sync_button_debounced/button_once_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][B]</td>
<td>debuttonA/sync_button_debounced/resync_3_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][B]</td>
<td style=" font-weight:bold;">debuttonA/sync_button_debounced/resync_3_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td style=" font-weight:bold;">debuttonA/sync_button_debounced/button_once_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>debuttonA/sync_button_debounced/button_once_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>debuttonA/sync_button_debounced/button_once_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>debuttonA/sync_button_debounced/resync_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debuttonA/sync_button_debounced/resync_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>debuttonA/sync_button_debounced/resync_0_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">debuttonA/sync_button_debounced/resync_0_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" font-weight:bold;">debuttonA/sync_button_debounced/resync_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>debuttonA/sync_button_debounced/resync_1_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>debuttonA/sync_button_debounced/resync_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>debuttonA/sync_button/sync_buffer_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debuttonA/sync_button/sync_buffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td>debuttonA/sync_button/sync_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td style=" font-weight:bold;">debuttonA/sync_button/sync_buffer_1_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">debuttonA/sync_button/sync_buffer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>debuttonA/sync_button/sync_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>debuttonA/sync_button/sync_buffer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/buffer[8]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/samples_before_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td>UART1/buffer[8]_1_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td style=" font-weight:bold;">UART1/buffer[8]_1_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">UART1/samples_before_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>UART1/samples_before_9_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>UART1/samples_before_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/buffer[8]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/samples_before_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>UART1/buffer[8]_7_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" font-weight:bold;">UART1/buffer[8]_7_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" font-weight:bold;">UART1/samples_before_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td>UART1/samples_before_15_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[0][B]</td>
<td>UART1/samples_before_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/buffer[7]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/samples_before_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>UART1/buffer[7]_0_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">UART1/buffer[7]_0_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td style=" font-weight:bold;">UART1/samples_before_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>UART1/samples_before_16_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>UART1/samples_before_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/buffer[4]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/samples_after_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>UART1/buffer[4]_0_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" font-weight:bold;">UART1/buffer[4]_0_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td style=" font-weight:bold;">UART1/samples_after_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>UART1/samples_after_16_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>UART1/samples_after_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/buffer[4]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/samples_after_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>UART1/buffer[4]_1_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">UART1/buffer[4]_1_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td style=" font-weight:bold;">UART1/samples_after_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>UART1/samples_after_17_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>UART1/samples_after_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/data_out_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.889</td>
<td>1.556</td>
<td>tCL</td>
<td>FF</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.085</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>initialize/PSRAM_com/data_out_5_s0/CLK</td>
</tr>
<tr>
<td>10.418</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R7C16[2][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_5_s0/Q</td>
</tr>
<tr>
<td>10.656</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.889</td>
<td>1.556</td>
<td>tCL</td>
<td>FF</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.085</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>initialize/PSRAM_com/data_out_9_s0/CLK</td>
</tr>
<tr>
<td>10.085</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>initialize/PSRAM_com/data_out_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>debuttonA/sync_button_debounced/resync_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debuttonA/sync_button_debounced/resync_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>debuttonA/sync_button_debounced/resync_2_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">debuttonA/sync_button_debounced/resync_2_s0/Q</td>
</tr>
<tr>
<td>2.312</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][B]</td>
<td style=" font-weight:bold;">debuttonA/sync_button_debounced/resync_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][B]</td>
<td>debuttonA/sync_button_debounced/resync_3_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[0][B]</td>
<td>debuttonA/sync_button_debounced/resync_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/buffer[2]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/threshold_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>UART1/buffer[2]_1_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">UART1/buffer[2]_1_s0/Q</td>
</tr>
<tr>
<td>2.312</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td style=" font-weight:bold;">UART1/threshold_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>UART1/threshold_9_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>UART1/threshold_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/buffer[1]_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/trigger_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>UART1/buffer[1]_3_s1/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C6[0][B]</td>
<td style=" font-weight:bold;">UART1/buffer[1]_3_s1/Q</td>
</tr>
<tr>
<td>2.312</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">UART1/trigger_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>UART1/trigger_3_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>UART1/trigger_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/data_out_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.889</td>
<td>1.556</td>
<td>tCL</td>
<td>FF</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.085</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>initialize/PSRAM_com/data_out_10_s0/CLK</td>
</tr>
<tr>
<td>10.418</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_10_s0/Q</td>
</tr>
<tr>
<td>10.657</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.889</td>
<td>1.556</td>
<td>tCL</td>
<td>FF</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.085</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>initialize/PSRAM_com/data_out_14_s0/CLK</td>
</tr>
<tr>
<td>10.085</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>initialize/PSRAM_com/data_out_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/dataIn_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/buffer[4]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>UART1/dataIn_0_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">UART1/dataIn_0_s0/Q</td>
</tr>
<tr>
<td>2.313</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" font-weight:bold;">UART1/buffer[4]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>UART1/buffer[4]_0_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>UART1/buffer[4]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/data_out_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.889</td>
<td>1.556</td>
<td>tCL</td>
<td>FF</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.085</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>initialize/PSRAM_com/data_out_8_s0/CLK</td>
</tr>
<tr>
<td>10.418</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_8_s0/Q</td>
</tr>
<tr>
<td>10.658</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.889</td>
<td>1.556</td>
<td>tCL</td>
<td>FF</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.085</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>initialize/PSRAM_com/data_out_12_s0/CLK</td>
</tr>
<tr>
<td>10.085</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>initialize/PSRAM_com/data_out_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/dataIn_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/dataIn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>UART1/dataIn_2_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C7[1][B]</td>
<td style=" font-weight:bold;">UART1/dataIn_2_s0/Q</td>
</tr>
<tr>
<td>2.317</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">UART1/dataIn_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>UART1/dataIn_1_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>UART1/dataIn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.211%; tC2Q: 0.333, 57.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_inst/rd_ptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td>fifo_inst/rd_ptr_5_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C18[2][B]</td>
<td style=" font-weight:bold;">fifo_inst/rd_ptr_5_s0/Q</td>
</tr>
<tr>
<td>2.604</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">fifo_inst/fifo_mem_fifo_mem_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.901</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>fifo_inst/fifo_mem_fifo_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.530, 61.384%; tC2Q: 0.333, 38.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/burst_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/burst_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.889</td>
<td>1.556</td>
<td>tCL</td>
<td>FF</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.085</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>initialize/PSRAM_com/burst_counter_1_s0/CLK</td>
</tr>
<tr>
<td>10.418</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R10C19[1][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/burst_counter_1_s0/Q</td>
</tr>
<tr>
<td>10.420</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>initialize/PSRAM_com/n247_s8/I1</td>
</tr>
<tr>
<td>10.792</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n247_s8/F</td>
</tr>
<tr>
<td>10.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/burst_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.889</td>
<td>1.556</td>
<td>tCL</td>
<td>FF</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.085</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>initialize/PSRAM_com/burst_counter_1_s0/CLK</td>
</tr>
<tr>
<td>10.085</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>initialize/PSRAM_com/burst_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/rxCounter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/rxCounter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>UART1/rxCounter_2_s1/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">UART1/rxCounter_2_s1/Q</td>
</tr>
<tr>
<td>2.076</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>UART1/n162_s12/I1</td>
</tr>
<tr>
<td>2.448</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">UART1/n162_s12/F</td>
</tr>
<tr>
<td>2.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">UART1/rxCounter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>UART1/rxCounter_2_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>UART1/rxCounter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/rxCounter_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/rxCounter_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>UART1/rxCounter_11_s1/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">UART1/rxCounter_11_s1/Q</td>
</tr>
<tr>
<td>2.076</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>UART1/n153_s12/I1</td>
</tr>
<tr>
<td>2.448</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">UART1/n153_s12/F</td>
</tr>
<tr>
<td>2.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">UART1/rxCounter_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>UART1/rxCounter_11_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>UART1/rxCounter_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/txCounter_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/txCounter_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>UART1/txCounter_1_s2/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">UART1/txCounter_1_s2/Q</td>
</tr>
<tr>
<td>2.076</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>UART1/n984_s19/I3</td>
</tr>
<tr>
<td>2.448</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td style=" background: #97FFFF;">UART1/n984_s19/F</td>
</tr>
<tr>
<td>2.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">UART1/txCounter_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>UART1/txCounter_1_s2/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>UART1/txCounter_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/txCounter_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/txCounter_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>UART1/txCounter_3_s2/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R10C3[0][A]</td>
<td style=" font-weight:bold;">UART1/txCounter_3_s2/Q</td>
</tr>
<tr>
<td>2.076</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>UART1/n982_s18/I3</td>
</tr>
<tr>
<td>2.448</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td style=" background: #97FFFF;">UART1/n982_s18/F</td>
</tr>
<tr>
<td>2.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td style=" font-weight:bold;">UART1/txCounter_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>UART1/txCounter_3_s2/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>UART1/txCounter_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.713</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>PP_post_process/read_pointer_1_s1/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>PP_post_process/read_pointer_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.455, 84.267%; tC2Q: 0.458, 15.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.713</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>PP_post_process/read_pointer_4_s1/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>PP_post_process/read_pointer_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.455, 84.267%; tC2Q: 0.458, 15.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.713</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>PP_post_process/write_pointer_2_s1/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>PP_post_process/write_pointer_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.455, 84.267%; tC2Q: 0.458, 15.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.713</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>PP_post_process/write_pointer_3_s1/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>PP_post_process/write_pointer_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.455, 84.267%; tC2Q: 0.458, 15.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.238</td>
<td>1.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_0_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td>PP_post_process/read_pointer_0_s7/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C17[0][B]</td>
<td>PP_post_process/read_pointer_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.979, 81.199%; tC2Q: 0.458, 18.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.238</td>
<td>1.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_7_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>PP_post_process/read_pointer_7_s4/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>PP_post_process/read_pointer_7_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.979, 81.199%; tC2Q: 0.458, 18.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/stop_PP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>4.238</td>
<td>1.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/stop_PP_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>PP_post_process/stop_PP_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>PP_post_process/stop_PP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.979, 81.199%; tC2Q: 0.458, 18.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/buffer_select_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.916</td>
<td>1.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td style=" font-weight:bold;">PP_post_process/buffer_select_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>PP_post_process/buffer_select_s2/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>PP_post_process/buffer_select_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.658, 78.339%; tC2Q: 0.458, 21.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.916</td>
<td>1.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>PP_post_process/read_pointer_6_s1/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>PP_post_process/read_pointer_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.658, 78.339%; tC2Q: 0.458, 21.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/d_flag_write_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.916</td>
<td>1.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td style=" font-weight:bold;">PP_post_process/d_flag_write_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td>PP_post_process/d_flag_write_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[2][A]</td>
<td>PP_post_process/d_flag_write_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.658, 78.339%; tC2Q: 0.458, 21.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/last_switch_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.905</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">PP_post_process/last_switch_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>PP_post_process/last_switch_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>PP_post_process/last_switch_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.647, 78.229%; tC2Q: 0.458, 21.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>PP_post_process/write_pointer_7_s1/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>PP_post_process/write_pointer_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.492, 76.498%; tC2Q: 0.458, 23.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>PP_post_process/write_pointer_0_s1/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>PP_post_process/write_pointer_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.492, 76.498%; tC2Q: 0.458, 23.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td>PP_post_process/write_pointer_1_s1/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C19[2][A]</td>
<td>PP_post_process/write_pointer_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.492, 76.498%; tC2Q: 0.458, 23.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>PP_post_process/write_pointer_4_s1/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>PP_post_process/write_pointer_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.492, 76.498%; tC2Q: 0.458, 23.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>PP_post_process/write_pointer_5_s1/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>PP_post_process/write_pointer_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.492, 76.498%; tC2Q: 0.458, 23.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td>PP_post_process/write_pointer_6_s1/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C19[2][B]</td>
<td>PP_post_process/write_pointer_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.492, 76.498%; tC2Q: 0.458, 23.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_cmp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.739</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td style=" font-weight:bold;">PP_post_process/read_cmp_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>PP_post_process/read_cmp_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>PP_post_process/read_cmp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.481, 76.369%; tC2Q: 0.458, 23.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/d_flag_read_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.739</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">PP_post_process/d_flag_read_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>PP_post_process/d_flag_read_s0/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>PP_post_process/d_flag_read_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.481, 76.369%; tC2Q: 0.458, 23.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.086</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>PP_post_process/read_pointer_2_s1/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>PP_post_process/read_pointer_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.828, 64.356%; tC2Q: 0.458, 35.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.086</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>PP_post_process/read_pointer_3_s1/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>PP_post_process/read_pointer_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.828, 64.356%; tC2Q: 0.458, 35.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.258</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.086</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.467</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>PP_post_process/read_pointer_5_s1/CLK</td>
</tr>
<tr>
<td>18.423</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>PP_post_process/read_pointer_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.828, 64.356%; tC2Q: 0.458, 35.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>2.651</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>PP_post_process/read_pointer_2_s1/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>PP_post_process/read_pointer_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 63.402%; tC2Q: 0.333, 36.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>2.651</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>PP_post_process/read_pointer_3_s1/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>PP_post_process/read_pointer_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 63.402%; tC2Q: 0.333, 36.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>2.651</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>PP_post_process/read_pointer_5_s1/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>PP_post_process/read_pointer_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 63.402%; tC2Q: 0.333, 36.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/last_switch_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>2.893</td>
<td>0.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">PP_post_process/last_switch_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>PP_post_process/last_switch_s0/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>PP_post_process/last_switch_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.819, 71.063%; tC2Q: 0.333, 28.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/buffer_select_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>2.899</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td style=" font-weight:bold;">PP_post_process/buffer_select_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>PP_post_process/buffer_select_s2/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>PP_post_process/buffer_select_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 71.227%; tC2Q: 0.333, 28.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>2.899</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>PP_post_process/read_pointer_6_s1/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>PP_post_process/read_pointer_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 71.227%; tC2Q: 0.333, 28.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/d_flag_write_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>2.899</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td style=" font-weight:bold;">PP_post_process/d_flag_write_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td>PP_post_process/d_flag_write_s0/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[2][A]</td>
<td>PP_post_process/d_flag_write_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 71.227%; tC2Q: 0.333, 28.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_cmp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>2.938</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td style=" font-weight:bold;">PP_post_process/read_cmp_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>PP_post_process/read_cmp_s0/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>PP_post_process/read_cmp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 72.161%; tC2Q: 0.333, 27.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/d_flag_read_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>2.938</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">PP_post_process/d_flag_read_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>PP_post_process/d_flag_read_s0/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>PP_post_process/d_flag_read_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 72.161%; tC2Q: 0.333, 27.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>2.945</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>PP_post_process/write_pointer_7_s1/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>PP_post_process/write_pointer_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 72.313%; tC2Q: 0.333, 27.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>2.945</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>PP_post_process/write_pointer_0_s1/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>PP_post_process/write_pointer_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 72.313%; tC2Q: 0.333, 27.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>2.945</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td>PP_post_process/write_pointer_1_s1/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[2][A]</td>
<td>PP_post_process/write_pointer_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 72.313%; tC2Q: 0.333, 27.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>2.945</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>PP_post_process/write_pointer_4_s1/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>PP_post_process/write_pointer_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 72.313%; tC2Q: 0.333, 27.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>2.945</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>PP_post_process/write_pointer_5_s1/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>PP_post_process/write_pointer_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 72.313%; tC2Q: 0.333, 27.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>2.945</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td>PP_post_process/write_pointer_6_s1/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[2][B]</td>
<td>PP_post_process/write_pointer_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 72.313%; tC2Q: 0.333, 27.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.213</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_0_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td>PP_post_process/read_pointer_0_s7/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[0][B]</td>
<td>PP_post_process/read_pointer_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.139, 77.361%; tC2Q: 0.333, 22.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.213</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_7_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>PP_post_process/read_pointer_7_s4/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>PP_post_process/read_pointer_7_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.139, 77.361%; tC2Q: 0.333, 22.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/stop_PP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.213</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/stop_PP_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>PP_post_process/stop_PP_s0/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>PP_post_process/stop_PP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.139, 77.361%; tC2Q: 0.333, 22.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.469</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>PP_post_process/read_pointer_1_s1/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>PP_post_process/read_pointer_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.395, 80.717%; tC2Q: 0.333, 19.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/read_pointer_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.469</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">PP_post_process/read_pointer_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>PP_post_process/read_pointer_4_s1/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>PP_post_process/read_pointer_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.395, 80.717%; tC2Q: 0.333, 19.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.469</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>PP_post_process/write_pointer_2_s1/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>PP_post_process/write_pointer_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.395, 80.717%; tC2Q: 0.333, 19.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_PP_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PP_post_process/write_pointer_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>rst_PP_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">rst_PP_s0/Q</td>
</tr>
<tr>
<td>3.469</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">PP_post_process/write_pointer_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.556</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>632</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.741</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>PP_post_process/write_pointer_3_s1/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>PP_post_process/write_pointer_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.395, 80.717%; tC2Q: 0.333, 19.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>d_com_start_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.889</td>
<td>1.556</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>d_com_start_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.407</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>d_com_start_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>d_flag_acq_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.889</td>
<td>1.556</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>d_flag_acq_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.407</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>d_flag_acq_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>n1819_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.889</td>
<td>1.556</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>n1819_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.407</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>n1819_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>n1827_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.889</td>
<td>1.556</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>n1827_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.407</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>n1827_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>read_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.889</td>
<td>1.556</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>read_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.407</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>read_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>address_acq_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.889</td>
<td>1.556</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>address_acq_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.407</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>address_acq_18_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_minus_i_pivot_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.889</td>
<td>1.556</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>i_minus_i_pivot_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.407</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>i_minus_i_pivot_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>initialize/step_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.889</td>
<td>1.556</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>initialize/step_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.407</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>initialize/step_2_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ADC_submodule/sent_once_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.889</td>
<td>1.556</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ADC_submodule/sent_once_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.407</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ADC_submodule/sent_once_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.005</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.255</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ADC_submodule/adc_data_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.889</td>
<td>1.556</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.152</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ADC_submodule/adc_data_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.223</td>
<td>1.556</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.407</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ADC_submodule/adc_data_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>632</td>
<td>clk_PSRAM</td>
<td>-0.010</td>
<td>0.661</td>
</tr>
<tr>
<td>132</td>
<td>process[1]</td>
<td>5.107</td>
<td>2.379</td>
</tr>
<tr>
<td>108</td>
<td>process[0]</td>
<td>4.523</td>
<td>3.778</td>
</tr>
<tr>
<td>108</td>
<td>process[2]</td>
<td>5.477</td>
<td>2.961</td>
</tr>
<tr>
<td>82</td>
<td>n1180_12</td>
<td>4.523</td>
<td>2.933</td>
</tr>
<tr>
<td>65</td>
<td>n1765_11</td>
<td>9.508</td>
<td>2.630</td>
</tr>
<tr>
<td>48</td>
<td>stop_acquisition_8</td>
<td>4.523</td>
<td>2.801</td>
</tr>
<tr>
<td>40</td>
<td>i_21_12</td>
<td>3.233</td>
<td>2.784</td>
</tr>
<tr>
<td>35</td>
<td>rst_PP</td>
<td>3.664</td>
<td>3.109</td>
</tr>
<tr>
<td>33</td>
<td>counter[0]</td>
<td>5.678</td>
<td>2.495</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C8</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
