
*** Running vivado
    with args -log design_1_hls_saturation_enhan_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_hls_saturation_enhan_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_hls_saturation_enhan_0_0.tcl -notrace
Command: synth_design -top design_1_hls_saturation_enhan_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20148 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 435.121 ; gain = 100.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_hls_saturation_enhan_0_0' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_hls_saturation_enhan_0_0/synth/design_1_hls_saturation_enhan_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'hls_saturation_enhance' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enhance.v:12]
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_saturation_enhance_AXILiteS_s_axi' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enhance_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_HEIGHT_DATA_0 bound to: 6'b010000 
	Parameter ADDR_HEIGHT_CTRL bound to: 6'b010100 
	Parameter ADDR_WIDTH_DATA_0 bound to: 6'b011000 
	Parameter ADDR_WIDTH_CTRL bound to: 6'b011100 
	Parameter ADDR_SAT_DATA_0 bound to: 6'b100000 
	Parameter ADDR_SAT_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enhance_AXILiteS_s_axi.v:182]
INFO: [Synth 8-6155] done synthesizing module 'hls_saturation_enhance_AXILiteS_s_axi' (1#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enhance_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit1573_p' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Block_Mat_exit1573_p.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Block_Mat_exit1573_p.v:112]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit1573_p' (2#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Block_Mat_exit1573_p.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/AXIvideo2Mat.v:117]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (3#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state37 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:94]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:611]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'hls_saturation_enbkb' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 24 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_saturation_enbkb_div' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:70]
	Parameter in0_WIDTH bound to: 20 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_saturation_enbkb_div_u' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:10]
	Parameter in0_WIDTH bound to: 20 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 20 - type: integer 
	Parameter cal_WIDTH bound to: 20 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[19].divisor_tmp_reg[20] was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:54]
INFO: [Synth 8-6155] done synthesizing module 'hls_saturation_enbkb_div_u' (4#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_saturation_enbkb_div' (5#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:70]
INFO: [Synth 8-6155] done synthesizing module 'hls_saturation_enbkb' (6#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:131]
INFO: [Synth 8-6157] synthesizing module 'hls_saturation_encud' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 24 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_saturation_encud_div' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:70]
	Parameter in0_WIDTH bound to: 20 - type: integer 
	Parameter in1_WIDTH bound to: 9 - type: integer 
	Parameter out_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_saturation_encud_div_u' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:10]
	Parameter in0_WIDTH bound to: 20 - type: integer 
	Parameter in1_WIDTH bound to: 9 - type: integer 
	Parameter out_WIDTH bound to: 20 - type: integer 
	Parameter cal_WIDTH bound to: 20 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[19].divisor_tmp_reg[20] was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:54]
INFO: [Synth 8-6155] done synthesizing module 'hls_saturation_encud_div_u' (7#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_saturation_encud_div' (8#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:70]
INFO: [Synth 8-6155] done synthesizing module 'hls_saturation_encud' (9#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:131]
INFO: [Synth 8-6157] synthesizing module 'hls_saturation_endEe' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_endEe.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 27 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_saturation_endEe_DSP48_0' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_endEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_saturation_endEe_DSP48_0' (10#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_endEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_saturation_endEe' (11#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_endEe.v:34]
INFO: [Synth 8-6157] synthesizing module 'hls_saturation_eneOg' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_eneOg.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_saturation_eneOg_DSP48_1' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_eneOg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hls_saturation_eneOg_DSP48_1' (12#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_eneOg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hls_saturation_eneOg' (13#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_eneOg.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2030]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2032]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2038]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2158]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2204]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2218]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2232]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2234]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2266]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2270]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2274]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2288]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2290]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2300]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2340]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2354]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor' (14#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_pro' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_pro.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state9 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_pro.v:102]
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_fYi' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_fYi.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_fYi_rom' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_fYi.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Loop_loop_height_fYi_rom.dat' is read successfully [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_fYi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_fYi_rom' (15#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_fYi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_fYi' (16#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_fYi.v:43]
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_g8j' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_g8j.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_g8j_rom' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_g8j.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Loop_loop_height_g8j_rom.dat' is read successfully [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_g8j.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_g8j_rom' (17#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_g8j.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_g8j' (18#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_g8j.v:43]
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_hbi' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_hbi.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_hbi_rom' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_hbi.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Loop_loop_height_hbi_rom.dat' is read successfully [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_hbi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_hbi_rom' (19#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_hbi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_hbi' (20#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_hbi.v:43]
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_ibs' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_ibs.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_ibs_rom' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_ibs.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Loop_loop_height_ibs_rom.dat' is read successfully [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_ibs.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_ibs_rom' (21#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_ibs.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_ibs' (22#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_ibs.v:43]
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_jbC' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_jbC.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_jbC_rom' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_jbC.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Loop_loop_height_jbC_rom.dat' is read successfully [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_jbC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_jbC_rom' (23#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_jbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_jbC' (24#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_jbC.v:43]
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_kbM' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_kbM.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_kbM_rom' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_kbM.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Loop_loop_height_kbM_rom.dat' is read successfully [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_kbM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_kbM_rom' (25#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_kbM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_kbM' (26#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_kbM.v:43]
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_lbW' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_lbW.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_lbW_rom' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_lbW.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Loop_loop_height_lbW_rom.dat' is read successfully [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_lbW.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_lbW_rom' (27#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_lbW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_lbW' (28#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_lbW.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_pro.v:826]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_pro.v:844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_pro.v:846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_pro.v:848]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_pro.v:850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_pro.v:852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_pro.v:854]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_pro' (29#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_pro.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor_1' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state14 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1.v:94]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1.v:225]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'CvtColor_1_sectormb6' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1_sectormb6.v:43]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CvtColor_1_sectormb6_rom' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1_sectormb6.v:9]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1_sectormb6.v:21]
INFO: [Synth 8-3876] $readmem data file './CvtColor_1_sectormb6_rom.dat' is read successfully [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1_sectormb6.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor_1_sectormb6_rom' (30#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1_sectormb6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor_1_sectormb6' (31#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1_sectormb6.v:43]
INFO: [Synth 8-6157] synthesizing module 'CvtColor_1_sectorncg' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1_sectorncg.v:43]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CvtColor_1_sectorncg_rom' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1_sectorncg.v:9]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1_sectorncg.v:21]
INFO: [Synth 8-3876] $readmem data file './CvtColor_1_sectorncg_rom.dat' is read successfully [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1_sectorncg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor_1_sectorncg_rom' (32#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1_sectorncg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor_1_sectorncg' (33#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1_sectorncg.v:43]
INFO: [Synth 8-6157] synthesizing module 'CvtColor_1_sectorocq' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1_sectorocq.v:43]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CvtColor_1_sectorocq_rom' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1_sectorocq.v:9]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1_sectorocq.v:21]
INFO: [Synth 8-3876] $readmem data file './CvtColor_1_sectorocq_rom.dat' is read successfully [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1_sectorocq.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor_1_sectorocq_rom' (34#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1_sectorocq.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor_1_sectorocq' (35#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1_sectorocq.v:43]
INFO: [Synth 8-6157] synthesizing module 'hls_saturation_enpcA' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 29 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_saturation_enpcA_MulnS_0' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_saturation_enpcA_MulnS_0' (36#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_saturation_enpcA' (37#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:35]
INFO: [Synth 8-6157] synthesizing module 'hls_saturation_enqcK' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enqcK.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter din2_WIDTH bound to: 28 - type: integer 
	Parameter din3_WIDTH bound to: 28 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_saturation_enqcK' (38#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enqcK.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_saturation_enrcU' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enrcU.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 19 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_saturation_enrcU_DSP48_2' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enrcU.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hls_saturation_enrcU_DSP48_2' (39#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enrcU.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hls_saturation_enrcU' (40#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enrcU.v:14]
INFO: [Synth 8-6157] synthesizing module 'hls_saturation_ensc4' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_ensc4.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_saturation_ensc4_DSP48_3' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_ensc4.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hls_saturation_ensc4_DSP48_3' (41#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_ensc4.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hls_saturation_ensc4' (42#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_ensc4.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1.v:1007]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1.v:1035]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1.v:1037]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1.v:1039]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1.v:1087]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor_1' (43#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Mat2AXIvideo.v:91]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Mat2AXIvideo.v:280]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Mat2AXIvideo.v:306]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Mat2AXIvideo.v:332]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Mat2AXIvideo.v:394]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (44#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w16_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A_shiftReg' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w16_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A_shiftReg' (45#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w16_d1_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A' (46#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w16_d1_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d4_A' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w16_d4_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d4_A_shiftReg' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w16_d4_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d4_A_shiftReg' (47#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w16_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d4_A' (48#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w16_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d5_A' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w16_d5_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d5_A_shiftReg' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w16_d5_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d5_A_shiftReg' (49#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w16_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d5_A' (50#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w16_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d3_A' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w12_d3_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d3_A_shiftReg' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w12_d3_A.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d3_A_shiftReg' (51#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w12_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d3_A' (52#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w12_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d3_A' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w8_d3_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d3_A_shiftReg' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w8_d3_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d3_A_shiftReg' (53#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w8_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d3_A' (54#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w8_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1_A' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w8_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1_A_shiftReg' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w8_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1_A_shiftReg' (55#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w8_d1_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1_A' (56#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w8_d1_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Loop_lotde' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/start_for_Loop_lotde.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'start_for_Loop_lotde_shiftReg' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/start_for_Loop_lotde.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Loop_lotde_shiftReg' (57#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/start_for_Loop_lotde.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Loop_lotde' (58#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/start_for_Loop_lotde.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColoudo' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/start_for_CvtColoudo.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColoudo_shiftReg' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/start_for_CvtColoudo.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColoudo_shiftReg' (59#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/start_for_CvtColoudo.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColoudo' (60#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/start_for_CvtColoudo.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIvdy' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/start_for_Mat2AXIvdy.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIvdy_shiftReg' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/start_for_Mat2AXIvdy.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIvdy_shiftReg' (61#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/start_for_Mat2AXIvdy.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIvdy' (62#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/start_for_Mat2AXIvdy.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColowdI' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/start_for_CvtColowdI.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColowdI_shiftReg' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/start_for_CvtColowdI.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColowdI_shiftReg' (63#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/start_for_CvtColowdI.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColowdI' (64#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/start_for_CvtColowdI.v:45]
INFO: [Synth 8-6155] done synthesizing module 'hls_saturation_enhance' (65#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enhance.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_hls_saturation_enhan_0_0' (66#1) [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_hls_saturation_enhan_0_0/synth/design_1_hls_saturation_enhan_0_0.v:57]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[15]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[14]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[13]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[12]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[15]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[14]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[13]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[12]
WARNING: [Synth 8-3331] design hls_saturation_enpcA has unconnected port reset
WARNING: [Synth 8-3331] design CvtColor_1_sectorocq has unconnected port reset
WARNING: [Synth 8-3331] design CvtColor_1_sectorncg has unconnected port reset
WARNING: [Synth 8-3331] design CvtColor_1_sectormb6 has unconnected port reset
WARNING: [Synth 8-3331] design Loop_loop_height_lbW has unconnected port reset
WARNING: [Synth 8-3331] design Loop_loop_height_kbM has unconnected port reset
WARNING: [Synth 8-3331] design Loop_loop_height_jbC has unconnected port reset
WARNING: [Synth 8-3331] design Loop_loop_height_ibs has unconnected port reset
WARNING: [Synth 8-3331] design Loop_loop_height_hbi has unconnected port reset
WARNING: [Synth 8-3331] design Loop_loop_height_g8j has unconnected port reset
WARNING: [Synth 8-3331] design Loop_loop_height_fYi has unconnected port reset
WARNING: [Synth 8-3331] design hls_saturation_encud_div_u has unconnected port reset
WARNING: [Synth 8-3331] design hls_saturation_enbkb_div_u has unconnected port reset
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TDEST[0]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 525.312 ; gain = 190.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 525.312 ; gain = 190.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 525.312 ; gain = 190.266
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_hls_saturation_enhan_0_0/constraints/hls_saturation_enhance_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_hls_saturation_enhan_0_0/constraints/hls_saturation_enhance_ooc.xdc] for cell 'inst'
Parsing XDC File [U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_hls_saturation_enhan_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_hls_saturation_enhan_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 906.879 ; gain = 4.785
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 906.879 ; gain = 571.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 906.879 ; gain = 571.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_hls_saturation_enhan_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 906.879 ; gain = 571.832
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'hls_saturation_enhance_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'hls_saturation_enhance_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '20' to '19' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_p_0211_0_i_i_reg_239_reg[19:0]' into 'ap_phi_reg_pp0_iter1_p_0150_0_i_i_reg_228_reg[19:0]' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:1310]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_p_0332_0_i_i_reg_217_reg[19:0]' into 'ap_phi_reg_pp0_iter1_p_0150_0_i_i_reg_228_reg[19:0]' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:1311]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_p_0211_0_i_i_reg_239_reg[19:0]' into 'ap_phi_reg_pp0_iter2_p_0150_0_i_i_reg_228_reg[19:0]' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:1389]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_p_0332_0_i_i_reg_217_reg[19:0]' into 'ap_phi_reg_pp0_iter2_p_0150_0_i_i_reg_228_reg[19:0]' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:1390]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_p_0211_0_i_i_reg_239_reg[19:0]' into 'ap_phi_reg_pp0_iter3_p_0150_0_i_i_reg_228_reg[19:0]' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:1397]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_p_0332_0_i_i_reg_217_reg[19:0]' into 'ap_phi_reg_pp0_iter3_p_0150_0_i_i_reg_228_reg[19:0]' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:1398]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_p_0211_0_i_i_reg_239_reg[19:0]' into 'ap_phi_reg_pp0_iter4_p_0150_0_i_i_reg_228_reg[19:0]' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:1405]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_p_0332_0_i_i_reg_217_reg[19:0]' into 'ap_phi_reg_pp0_iter4_p_0150_0_i_i_reg_228_reg[19:0]' [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:1406]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter1_p_0211_0_i_i_reg_239_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:1310]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter1_p_0332_0_i_i_reg_217_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:1311]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter2_p_0211_0_i_i_reg_239_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:1389]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter2_p_0332_0_i_i_reg_217_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:1390]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter3_p_0211_0_i_i_reg_239_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:1397]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter3_p_0332_0_i_i_reg_217_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:1398]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter4_p_0211_0_i_i_reg_239_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:1405]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter4_p_0332_0_i_i_reg_217_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:1406]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2266]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:2270]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_s_reg_1144_reg' and it is trimmed from '37' to '27' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:1729]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_6_reg_1172_reg' and it is trimmed from '37' to '27' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:1731]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_25_i_fu_462_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Range1_all_ones_fu_776_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Range1_all_zeros_fu_781_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_fYi.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_g8j.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_hbi.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_ibs.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_jbC.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_kbM.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_lbW.v:33]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "sel_tmp1_fu_293_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_269_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp3_fu_299_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp4_fu_275_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp6_fu_281_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp8_fu_287_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp_fu_263_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:24]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:23]
WARNING: [Synth 8-6014] Unused sequential element a_reg0_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:24]
WARNING: [Synth 8-6014] Unused sequential element b_reg0_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-3936] Found unconnected internal register 'h_i_1_reg_878_reg' and it is trimmed from '5' to '3' bits. [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor_1.v:635]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w16_d4_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/fifo_w16_d5_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/start_for_CvtColoudo.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/start_for_Mat2AXIvdy.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'hls_saturation_enhance_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'hls_saturation_enhance_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 906.879 ; gain = 571.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     47 Bit       Adders := 2     
	   3 Input     47 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 2     
	   3 Input     37 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 60    
	   3 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 10    
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 16    
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               48 Bit    Registers := 2     
	               47 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 14    
	               27 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 9     
	               20 Bit    Registers := 157   
	               19 Bit    Registers := 57    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 14    
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 15    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 67    
	                8 Bit    Registers := 151   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 34    
	                1 Bit    Registers := 341   
+---ROMs : 
	                              ROMs := 7     
+---Muxes : 
	   3 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 10    
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 14    
	   2 Input     20 Bit        Muxes := 7     
	   2 Input     19 Bit        Muxes := 57    
	   2 Input     16 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 33    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 21    
	   4 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 186   
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hls_saturation_enhance_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
Module Block_Mat_exit1573_p 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 26    
Module hls_saturation_enbkb_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 20    
+---Registers : 
	               20 Bit    Registers := 23    
	               19 Bit    Registers := 19    
	                8 Bit    Registers := 20    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 19    
Module hls_saturation_enbkb_div 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 3     
	                8 Bit    Registers := 1     
Module hls_saturation_encud_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 20    
+---Registers : 
	               20 Bit    Registers := 23    
	               19 Bit    Registers := 19    
	                9 Bit    Registers := 20    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 19    
Module hls_saturation_encud_div 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 3     
	                9 Bit    Registers := 1     
Module CvtColor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     37 Bit       Adders := 2     
	   3 Input     37 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 3     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               20 Bit    Registers := 79    
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 25    
	                8 Bit    Registers := 73    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 197   
+---Muxes : 
	   3 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module Loop_loop_height_fYi_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Loop_loop_height_g8j_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Loop_loop_height_hbi_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Loop_loop_height_ibs_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Loop_loop_height_jbC_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Loop_loop_height_kbM_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Loop_loop_height_lbW_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Loop_loop_height_pro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 14    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module CvtColor_1_sectormb6_rom 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CvtColor_1_sectorncg_rom 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CvtColor_1_sectorocq_rom 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module hls_saturation_enpcA_MulnS_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     47 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 3     
Module hls_saturation_enqcK 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 3     
Module CvtColor_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     47 Bit       Adders := 1     
	   2 Input     47 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               47 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 13    
	               27 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 14    
Module fifo_w16_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w16_d5_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w12_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w8_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w8_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Loop_lotde 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_CvtColoudo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Mat2AXIvdy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_CvtColowdI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[19].remd_tmp_reg[20] was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:53]
WARNING: [Synth 8-6014] Unused sequential element hls_saturation_enbkb_div_U/remd_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enbkb.v:122]
WARNING: [Synth 8-6014] Unused sequential element hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/loop[19].remd_tmp_reg[20] was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:53]
WARNING: [Synth 8-6014] Unused sequential element hls_saturation_encud_div_U/remd_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_encud.v:122]
INFO: [Synth 8-5546] ROM "Range1_all_ones_fu_776_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_25_i_fu_462_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter28_p_0332_0_i_i_reg_217_reg was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/CvtColor.v:1147]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_endEe.v:26]
DSP Report: Generating DSP hls_saturation_eneOg_U31/hls_saturation_eneOg_DSP48_1_U/in00, operation Mode is: A*B.
DSP Report: operator hls_saturation_eneOg_U31/hls_saturation_eneOg_DSP48_1_U/in00 is absorbed into DSP hls_saturation_eneOg_U31/hls_saturation_eneOg_DSP48_1_U/in00.
DSP Report: Generating DSP hls_saturation_endEe_U30/hls_saturation_endEe_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register A is absorbed into DSP hls_saturation_endEe_U30/hls_saturation_endEe_DSP48_0_U/p.
DSP Report: operator hls_saturation_endEe_U30/hls_saturation_endEe_DSP48_0_U/p is absorbed into DSP hls_saturation_endEe_U30/hls_saturation_endEe_DSP48_0_U/p.
DSP Report: operator hls_saturation_endEe_U30/hls_saturation_endEe_DSP48_0_U/m is absorbed into DSP hls_saturation_endEe_U30/hls_saturation_endEe_DSP48_0_U/p.
INFO: [Synth 8-5546] ROM "sel_tmp4_fu_275_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_269_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp6_fu_281_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp8_fu_287_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp1_fu_293_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp3_fu_299_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp_fu_263_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_497_reg_rep was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_pro.v:490]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_497_reg_rep was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_pro.v:490]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_497_reg_rep was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_pro.v:490]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_497_reg_rep was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_pro.v:490]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_497_reg_rep was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_pro.v:490]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_497_reg_rep was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_pro.v:490]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_497_reg_rep was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/Loop_loop_height_pro.v:490]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:24]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:23]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:24]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/57e3/hdl/verilog/hls_saturation_enpcA.v:23]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
DSP Report: Generating DSP hls_saturation_enrcU_U64/hls_saturation_enrcU_DSP48_2_U/in00, operation Mode is: A*B.
DSP Report: operator hls_saturation_enrcU_U64/hls_saturation_enrcU_DSP48_2_U/in00 is absorbed into DSP hls_saturation_enrcU_U64/hls_saturation_enrcU_DSP48_2_U/in00.
DSP Report: Generating DSP hls_saturation_ensc4_U65/hls_saturation_ensc4_DSP48_3_U/in00, operation Mode is: A*B.
DSP Report: operator hls_saturation_ensc4_U65/hls_saturation_ensc4_DSP48_3_U/in00 is absorbed into DSP hls_saturation_ensc4_U65/hls_saturation_ensc4_DSP48_3_U/in00.
DSP Report: Generating DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/tmp_product.
DSP Report: operator hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/tmp_product is absorbed into DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/tmp_product.
DSP Report: operator hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/tmp_product is absorbed into DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/buff0_reg.
DSP Report: register B is absorbed into DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/buff0_reg.
DSP Report: register hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/buff0_reg is absorbed into DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/buff0_reg.
DSP Report: operator hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/tmp_product is absorbed into DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/buff0_reg.
DSP Report: operator hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/tmp_product is absorbed into DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/tmp_product.
DSP Report: operator hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/tmp_product is absorbed into DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/tmp_product.
DSP Report: operator hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/tmp_product is absorbed into DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/buff0_reg.
DSP Report: register hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/buff0_reg is absorbed into DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/buff0_reg.
DSP Report: operator hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/tmp_product is absorbed into DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/buff0_reg.
DSP Report: operator hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/tmp_product is absorbed into DSP hls_saturation_enpcA_U60/hls_saturation_enpcA_MulnS_0_U/buff0_reg.
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[15]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[14]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[13]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[12]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[15]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[14]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[13]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[12]
WARNING: [Synth 8-3331] design hls_saturation_encud has unconnected port reset
WARNING: [Synth 8-3331] design hls_saturation_enbkb has unconnected port reset
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port stream_in_TDEST[0]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design hls_saturation_enhance_AXILiteS_s_axi has unconnected port WSTRB[2]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/p_Val2_23_reg_1027_reg[7]' (FDE) to 'inst/CvtColor_U0/p_Val2_36_reg_1033_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/p_Val2_23_reg_1027_reg[8]' (FDE) to 'inst/CvtColor_U0/p_Val2_36_reg_1033_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/p_Val2_23_reg_1027_reg[6]' (FDE) to 'inst/CvtColor_U0/p_Val2_36_reg_1033_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/p_Val2_23_reg_1027_reg[5]' (FDE) to 'inst/CvtColor_U0/p_Val2_36_reg_1033_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/p_Val2_23_reg_1027_reg[4]' (FDE) to 'inst/CvtColor_U0/p_Val2_36_reg_1033_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/p_Val2_23_reg_1027_reg[3]' (FDE) to 'inst/CvtColor_U0/p_Val2_36_reg_1033_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/p_Val2_23_reg_1027_reg[2]' (FDE) to 'inst/CvtColor_U0/p_Val2_36_reg_1033_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/p_Val2_23_reg_1027_reg[1]' (FDE) to 'inst/CvtColor_U0/p_Val2_36_reg_1033_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/dividend0_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/dividend0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U29/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_encud_U28/hls_saturation_encud_div_U/hls_saturation_encud_div_u_0/remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/tmp_27_reg_797_reg[0]' (FDE) to 'inst/CvtColor_1_U0/tmp_10_reg_816_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/tmp_27_reg_797_reg[1]' (FDE) to 'inst/CvtColor_1_U0/tmp_10_reg_816_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/tmp_27_reg_797_reg[2]' (FDE) to 'inst/CvtColor_1_U0/tmp_10_reg_816_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/tmp_27_reg_797_reg[3]' (FDE) to 'inst/CvtColor_1_U0/tmp_10_reg_816_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/tmp_27_reg_797_reg[4]' (FDE) to 'inst/CvtColor_1_U0/tmp_10_reg_816_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/tmp_27_reg_797_reg[5]' (FDE) to 'inst/CvtColor_1_U0/tmp_10_reg_816_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/tmp_27_reg_797_reg[6]' (FDE) to 'inst/CvtColor_1_U0/tmp_10_reg_816_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/tmp_27_reg_797_reg[7]' (FDE) to 'inst/CvtColor_1_U0/tmp_reg_811_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/ap_reg_pp0_iter2_tmp_27_reg_797_reg[0]' (FDE) to 'inst/CvtColor_1_U0/ap_reg_pp0_iter2_tmp_10_reg_816_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/ap_reg_pp0_iter2_tmp_27_reg_797_reg[1]' (FDE) to 'inst/CvtColor_1_U0/ap_reg_pp0_iter2_tmp_10_reg_816_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/ap_reg_pp0_iter2_tmp_27_reg_797_reg[2]' (FDE) to 'inst/CvtColor_1_U0/ap_reg_pp0_iter2_tmp_10_reg_816_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/ap_reg_pp0_iter2_tmp_27_reg_797_reg[3]' (FDE) to 'inst/CvtColor_1_U0/ap_reg_pp0_iter2_tmp_10_reg_816_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/ap_reg_pp0_iter2_tmp_27_reg_797_reg[4]' (FDE) to 'inst/CvtColor_1_U0/ap_reg_pp0_iter2_tmp_10_reg_816_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/ap_reg_pp0_iter2_tmp_27_reg_797_reg[5]' (FDE) to 'inst/CvtColor_1_U0/ap_reg_pp0_iter2_tmp_10_reg_816_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/ap_reg_pp0_iter2_tmp_27_reg_797_reg[6]' (FDE) to 'inst/CvtColor_1_U0/ap_reg_pp0_iter2_tmp_10_reg_816_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/ap_reg_pp0_iter2_tmp_27_reg_797_reg[7]' (FDE) to 'inst/CvtColor_1_U0/ap_reg_pp0_iter2_tmp_reg_811_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/f_V_reg_850_reg[21]' (FDE) to 'inst/CvtColor_1_U0/f_V_reg_850_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/f_V_reg_850_reg[22]' (FDE) to 'inst/CvtColor_1_U0/f_V_reg_850_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/f_V_reg_850_reg[23]' (FDE) to 'inst/CvtColor_1_U0/f_V_reg_850_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/p_lshr_f_i_reg_1118_reg[34]' (FDE) to 'inst/CvtColor_U0/tmp_reg_1113_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/ap_reg_pp0_iter29_p_lshr_f_i_reg_1118_reg[34]' (FDE) to 'inst/CvtColor_U0/ap_reg_pp0_iter29_tmp_reg_1113_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/r_V_6_reg_1172_reg[26]' (FDE) to 'inst/CvtColor_U0/p_Val2_33_reg_1177_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/r_V_6_reg_1172_reg[25]' (FDE) to 'inst/CvtColor_U0/p_Val2_33_reg_1177_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/r_V_6_reg_1172_reg[24]' (FDE) to 'inst/CvtColor_U0/p_Val2_33_reg_1177_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/r_V_6_reg_1172_reg[23]' (FDE) to 'inst/CvtColor_U0/p_Val2_33_reg_1177_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/r_V_6_reg_1172_reg[22]' (FDE) to 'inst/CvtColor_U0/p_Val2_33_reg_1177_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/r_V_6_reg_1172_reg[21]' (FDE) to 'inst/CvtColor_U0/p_Val2_33_reg_1177_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/r_V_6_reg_1172_reg[20]' (FDE) to 'inst/CvtColor_U0/p_Val2_33_reg_1177_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/r_V_6_reg_1172_reg[18]' (FDE) to 'inst/CvtColor_U0/tmp_34_reg_1182_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/r_V_6_reg_1172_reg[19]' (FDE) to 'inst/CvtColor_U0/p_Val2_33_reg_1177_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/signbit_reg_1149_reg[0]' (FDE) to 'inst/CvtColor_U0/p_Result_i_i_i_reg_1166_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/p_Val2_s_reg_1144_reg[26]' (FDE) to 'inst/CvtColor_U0/p_Val2_9_reg_1156_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/p_Val2_s_reg_1144_reg[25]' (FDE) to 'inst/CvtColor_U0/p_Val2_9_reg_1156_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/p_Val2_s_reg_1144_reg[24]' (FDE) to 'inst/CvtColor_U0/p_Val2_9_reg_1156_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/p_Val2_s_reg_1144_reg[23]' (FDE) to 'inst/CvtColor_U0/p_Val2_9_reg_1156_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/p_Val2_s_reg_1144_reg[22]' (FDE) to 'inst/CvtColor_U0/p_Val2_9_reg_1156_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/p_Val2_s_reg_1144_reg[21]' (FDE) to 'inst/CvtColor_U0/p_Val2_9_reg_1156_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/p_Val2_s_reg_1144_reg[20]' (FDE) to 'inst/CvtColor_U0/p_Val2_9_reg_1156_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/p_Val2_s_reg_1144_reg[18]' (FDE) to 'inst/CvtColor_U0/tmp_31_reg_1161_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_U0/p_Val2_s_reg_1144_reg[19]' (FDE) to 'inst/CvtColor_U0/p_Val2_9_reg_1156_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[16]' (FDE) to 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[17]' (FDE) to 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[18]' (FDE) to 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[19]' (FDE) to 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[20]' (FDE) to 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[21]' (FDE) to 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[22]' (FDE) to 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[23]' (FDE) to 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[24]' (FDE) to 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[25]' (FDE) to 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[26]' (FDE) to 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[27]' (FDE) to 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[28]' (FDE) to 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[29]' (FDE) to 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[30]' (FDE) to 'inst/hls_saturation_enhance_AXILiteS_s_axi_U/rdata_reg[31]'
WARNING: [Synth 8-3332] Sequential element (rdata_reg[31]) is unused and will be removed from module hls_saturation_enhance_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Block_Mat_exit1573_p.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module Block_Mat_exit1573_p.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[19]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[18]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[17]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[16]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[15]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[14]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[13]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[12]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[11]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[10]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[9]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[8]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[7]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[6]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[5]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[4]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[3]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[2]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[1]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/dividend0_reg[0]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][19]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][18]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][17]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][16]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][15]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][14]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][13]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][12]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][11]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][10]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][9]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][8]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][7]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][6]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][5]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][4]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][3]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][2]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][1]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/dividend_tmp_reg[0][0]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][19]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][18]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][17]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][16]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][15]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][14]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][13]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][12]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][11]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][10]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][9]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][8]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][7]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][6]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][5]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][4]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][3]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][2]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][1]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/remd_tmp_reg[0][0]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].dividend_tmp_reg[1][19]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].dividend_tmp_reg[1][18]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].dividend_tmp_reg[1][17]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].dividend_tmp_reg[1][16]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].dividend_tmp_reg[1][15]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].dividend_tmp_reg[1][14]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].dividend_tmp_reg[1][13]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].dividend_tmp_reg[1][12]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].dividend_tmp_reg[1][11]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].dividend_tmp_reg[1][10]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].dividend_tmp_reg[1][9]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].dividend_tmp_reg[1][8]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].dividend_tmp_reg[1][7]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].dividend_tmp_reg[1][6]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].dividend_tmp_reg[1][5]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].dividend_tmp_reg[1][4]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].dividend_tmp_reg[1][3]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].dividend_tmp_reg[1][2]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].dividend_tmp_reg[1][1]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].remd_tmp_reg[1][18]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].remd_tmp_reg[1][17]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].remd_tmp_reg[1][16]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].remd_tmp_reg[1][15]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].remd_tmp_reg[1][14]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].remd_tmp_reg[1][13]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].remd_tmp_reg[1][12]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].remd_tmp_reg[1][11]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].remd_tmp_reg[1][10]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].remd_tmp_reg[1][9]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[0].remd_tmp_reg[1][8]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[1].dividend_tmp_reg[2][19]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[1].dividend_tmp_reg[2][18]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[1].dividend_tmp_reg[2][17]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[1].dividend_tmp_reg[2][16]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[1].dividend_tmp_reg[2][15]) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/hls_saturation_enbkb_div_u_0/loop[1].dividend_tmp_reg[2][14]) is unused and will be removed from module CvtColor.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/f_V_reg_850_reg[19]' (FDE) to 'inst/CvtColor_1_U0/f_V_reg_850_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/CvtColor_1_U0/r_V_reg_863_reg[0]' (FDE) to 'inst/CvtColor_1_U0/f_V_reg_850_reg[20]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 906.879 ; gain = 571.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+-----------------------+---------------+----------------+
|Module Name              | RTL Object            | Depth x Width | Implemented As | 
+-------------------------+-----------------------+---------------+----------------+
|Loop_loop_height_fYi_rom | q0_reg                | 256x8         | Block RAM      | 
|Loop_loop_height_g8j_rom | q0_reg                | 256x8         | Block RAM      | 
|Loop_loop_height_hbi_rom | q0_reg                | 256x8         | Block RAM      | 
|Loop_loop_height_ibs_rom | q0_reg                | 256x8         | Block RAM      | 
|Loop_loop_height_jbC_rom | q0_reg                | 256x8         | Block RAM      | 
|Loop_loop_height_kbM_rom | q0_reg                | 256x8         | Block RAM      | 
|Loop_loop_height_lbW_rom | q0_reg                | 256x8         | Block RAM      | 
|CvtColor_1_sectormb6_rom | p_0_out               | 8x2           | LUT            | 
|CvtColor_1_sectorncg_rom | p_0_out               | 8x2           | LUT            | 
|CvtColor_1_sectorocq_rom | p_0_out               | 8x2           | LUT            | 
|Loop_loop_height_pro     | tmp_9_reg_497_reg_rep | 256x8         | Block RAM      | 
|Loop_loop_height_pro     | tmp_9_reg_497_reg_rep | 256x8         | Block RAM      | 
|Loop_loop_height_pro     | tmp_9_reg_497_reg_rep | 256x8         | Block RAM      | 
|Loop_loop_height_pro     | tmp_9_reg_497_reg_rep | 256x8         | Block RAM      | 
|Loop_loop_height_pro     | tmp_9_reg_497_reg_rep | 256x8         | Block RAM      | 
|Loop_loop_height_pro     | tmp_9_reg_497_reg_rep | 256x8         | Block RAM      | 
|Loop_loop_height_pro     | tmp_9_reg_497_reg_rep | 256x8         | Block RAM      | 
|CvtColor_1               | p_0_out               | 8x2           | LUT            | 
|CvtColor_1               | p_0_out               | 8x2           | LUT            | 
|CvtColor_1               | p_0_out               | 8x2           | LUT            | 
+-------------------------+-----------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_saturation_eneOg_DSP48_1 | A*B              | 20     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CvtColor                     | C+A2*B           | 21     | 16     | 28     | -      | 36     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_saturation_enrcU_DSP48_2 | A*B              | 19     | 8      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_saturation_ensc4_DSP48_3 | A*B              | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_saturation_enpcA_MulnS_0 | A2*B2            | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_saturation_enpcA_MulnS_0 | (PCIN>>17)+A2*B2 | 12     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|CvtColor_1                   | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|CvtColor_1                   | (PCIN>>17)+A2*B2 | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Loop_loop_height_pro_U0/i_0/tmp_9_reg_497_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Loop_loop_height_pro_U0/i_1/tmp_9_reg_497_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Loop_loop_height_pro_U0/i_2/tmp_9_reg_497_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Loop_loop_height_pro_U0/i_3/tmp_9_reg_497_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Loop_loop_height_pro_U0/i_4/tmp_9_reg_497_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Loop_loop_height_pro_U0/i_5/tmp_9_reg_497_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Loop_loop_height_pro_U0/i_6/tmp_9_reg_497_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 947.066 ; gain = 612.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 966.785 ; gain = 631.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1012.109 ; gain = 677.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1012.109 ; gain = 677.062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1012.109 ; gain = 677.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1012.109 ; gain = 677.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1012.109 ; gain = 677.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1012.109 ; gain = 677.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1012.109 ; gain = 677.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hls_saturation_enhance | CvtColor_U0/hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/quot_reg[19] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/quot_reg[18] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/quot_reg[17] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/quot_reg[16] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/quot_reg[15] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/quot_reg[14] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/quot_reg[13] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/quot_reg[12] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/quot_reg[11] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/quot_reg[10] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/quot_reg[9]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/quot_reg[8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/quot_reg[7]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/quot_reg[6]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/quot_reg[5]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/quot_reg[4]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/quot_reg[3]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/quot_reg[2]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_enbkb_U27/hls_saturation_enbkb_div_U/quot_reg[1]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U28/hls_saturation_encud_div_U/quot_reg[19] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U28/hls_saturation_encud_div_U/quot_reg[18] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U28/hls_saturation_encud_div_U/quot_reg[17] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U28/hls_saturation_encud_div_U/quot_reg[16] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U28/hls_saturation_encud_div_U/quot_reg[15] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U28/hls_saturation_encud_div_U/quot_reg[14] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U28/hls_saturation_encud_div_U/quot_reg[13] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U28/hls_saturation_encud_div_U/quot_reg[12] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U28/hls_saturation_encud_div_U/quot_reg[11] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U28/hls_saturation_encud_div_U/quot_reg[10] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U28/hls_saturation_encud_div_U/quot_reg[9]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U28/hls_saturation_encud_div_U/quot_reg[8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U28/hls_saturation_encud_div_U/quot_reg[7]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U28/hls_saturation_encud_div_U/quot_reg[6]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U28/hls_saturation_encud_div_U/quot_reg[5]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U28/hls_saturation_encud_div_U/quot_reg[4]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U28/hls_saturation_encud_div_U/quot_reg[3]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U28/hls_saturation_encud_div_U/quot_reg[2]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U28/hls_saturation_encud_div_U/quot_reg[1]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U29/hls_saturation_encud_div_U/quot_reg[19] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U29/hls_saturation_encud_div_U/quot_reg[18] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U29/hls_saturation_encud_div_U/quot_reg[17] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U29/hls_saturation_encud_div_U/quot_reg[16] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U29/hls_saturation_encud_div_U/quot_reg[15] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U29/hls_saturation_encud_div_U/quot_reg[14] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U29/hls_saturation_encud_div_U/quot_reg[13] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U29/hls_saturation_encud_div_U/quot_reg[12] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U29/hls_saturation_encud_div_U/quot_reg[11] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U29/hls_saturation_encud_div_U/quot_reg[10] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U29/hls_saturation_encud_div_U/quot_reg[9]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U29/hls_saturation_encud_div_U/quot_reg[8]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U29/hls_saturation_encud_div_U/quot_reg[7]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U29/hls_saturation_encud_div_U/quot_reg[6]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U29/hls_saturation_encud_div_U/quot_reg[5]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U29/hls_saturation_encud_div_U/quot_reg[4]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U29/hls_saturation_encud_div_U/quot_reg[3]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U29/hls_saturation_encud_div_U/quot_reg[2]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/hls_saturation_encud_U29/hls_saturation_encud_div_U/quot_reg[1]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_U0/ap_reg_pp0_iter26_tmp_15_i_reg_947_reg[0]                        | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_saturation_enhance | CvtColor_U0/ap_reg_pp0_iter27_tmp_33_i_reg_1057_reg[0]                       | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_saturation_enhance | CvtColor_U0/ap_reg_pp0_iter26_sub_V_reg_1068_reg[8]                          | 22     | 9     | NO           | NO                 | YES               | 0      | 9       | 
|hls_saturation_enhance | CvtColor_U0/ap_reg_pp0_iter28_p_Val2_36_reg_1033_reg[7]                      | 24     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|hls_saturation_enhance | CvtColor_U0/ap_reg_pp0_iter32_p_Val2_36_reg_1033_reg[7]                      | 4      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|hls_saturation_enhance | CvtColor_U0/ap_reg_pp0_iter26_tmp_31_i_reg_1048_reg[0]                       | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_saturation_enhance | CvtColor_U0/ap_reg_pp0_iter27_tmp_37_i_reg_1063_reg[0]                       | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_saturation_enhance | CvtColor_U0/ap_reg_pp0_iter27_tmp_25_i_reg_1074_reg[0]                       | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_saturation_enhance | CvtColor_U0/ap_reg_pp0_iter27_tmp_28_i_reg_1039_reg[0]                       | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|hls_saturation_enhance | CvtColor_U0/ap_reg_pp0_iter29_diff_reg_1021_reg[7]                           | 26     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|hls_saturation_enhance | CvtColor_1_U0/ap_reg_pp0_iter7_tab_1_V_reg_855_reg[27]                       | 3      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|hls_saturation_enhance | CvtColor_1_U0/ap_reg_pp0_iter7_tab_0_V_reg_833_reg[27]                       | 4      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|hls_saturation_enhance | CvtColor_U0/ap_enable_reg_pp0_iter27_reg                                     | 26     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|hls_saturation_enhance | CvtColor_U0/ap_enable_reg_pp0_iter32_reg                                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|hls_saturation_enhance | CvtColor_1_U0/ap_enable_reg_pp0_iter7_reg                                    | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[4] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[5] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[3] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[3] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[4] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[5] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   396|
|2     |DSP48E1     |     3|
|3     |DSP48E1_1   |     1|
|4     |DSP48E1_2   |     2|
|5     |DSP48E1_3   |     2|
|6     |LUT1        |   761|
|7     |LUT2        |   840|
|8     |LUT3        |  1203|
|9     |LUT4        |   379|
|10    |LUT5        |   267|
|11    |LUT6        |   290|
|12    |MUXF7       |     8|
|13    |RAMB18E1_10 |     1|
|14    |RAMB18E1_11 |     1|
|15    |RAMB18E1_12 |     1|
|16    |RAMB18E1_13 |     1|
|17    |RAMB18E1_7  |     1|
|18    |RAMB18E1_8  |     1|
|19    |RAMB18E1_9  |     1|
|20    |SRL16E      |   199|
|21    |SRLC32E     |    44|
|22    |FDRE        |  3586|
|23    |FDSE        |   110|
+------+------------+------+

Report Instance Areas: 
+------+--------------------------------------------+--------------------------------------+------+
|      |Instance                                    |Module                                |Cells |
+------+--------------------------------------------+--------------------------------------+------+
|1     |top                                         |                                      |  8098|
|2     |  inst                                      |hls_saturation_enhance                |  8098|
|3     |    AXIvideo2Mat_U0                         |AXIvideo2Mat                          |   461|
|4     |    Block_Mat_exit1573_p_U0                 |Block_Mat_exit1573_p                  |     3|
|5     |    CvtColor_1_U0                           |CvtColor_1                            |  1069|
|6     |      hls_saturation_enpcA_U60              |hls_saturation_enpcA                  |    89|
|7     |        hls_saturation_enpcA_MulnS_0_U      |hls_saturation_enpcA_MulnS_0          |    89|
|8     |      hls_saturation_enrcU_U64              |hls_saturation_enrcU                  |     4|
|9     |        hls_saturation_enrcU_DSP48_2_U      |hls_saturation_enrcU_DSP48_2          |     4|
|10    |      hls_saturation_ensc4_U65              |hls_saturation_ensc4                  |    17|
|11    |        hls_saturation_ensc4_DSP48_3_U      |hls_saturation_ensc4_DSP48_3          |    17|
|12    |      sector_data_0_U                       |CvtColor_1_sectormb6                  |     4|
|13    |        CvtColor_1_sectormb6_rom_U          |CvtColor_1_sectormb6_rom              |     4|
|14    |      sector_data_1_U                       |CvtColor_1_sectorncg                  |     4|
|15    |        CvtColor_1_sectorncg_rom_U          |CvtColor_1_sectorncg_rom              |     4|
|16    |      sector_data_2_U                       |CvtColor_1_sectorocq                  |     5|
|17    |        CvtColor_1_sectorocq_rom_U          |CvtColor_1_sectorocq_rom              |     5|
|18    |    CvtColor_U0                             |CvtColor                              |  4883|
|19    |      hls_saturation_enbkb_U27              |hls_saturation_enbkb                  |  1220|
|20    |        hls_saturation_enbkb_div_U          |hls_saturation_enbkb_div              |  1213|
|21    |          hls_saturation_enbkb_div_u_0      |hls_saturation_enbkb_div_u            |  1165|
|22    |      hls_saturation_encud_U28              |hls_saturation_encud                  |  1277|
|23    |        hls_saturation_encud_div_U          |hls_saturation_encud_div_35           |  1269|
|24    |          hls_saturation_encud_div_u_0      |hls_saturation_encud_div_u_36         |  1220|
|25    |      hls_saturation_encud_U29              |hls_saturation_encud_34               |  1279|
|26    |        hls_saturation_encud_div_U          |hls_saturation_encud_div              |  1271|
|27    |          hls_saturation_encud_div_u_0      |hls_saturation_encud_div_u            |  1222|
|28    |      hls_saturation_endEe_U30              |hls_saturation_endEe                  |    25|
|29    |        hls_saturation_endEe_DSP48_0_U      |hls_saturation_endEe_DSP48_0          |    25|
|30    |      hls_saturation_eneOg_U31              |hls_saturation_eneOg                  |     1|
|31    |        hls_saturation_eneOg_DSP48_1_U      |hls_saturation_eneOg_DSP48_1          |     1|
|32    |    Loop_loop_height_pro_U0                 |Loop_loop_height_pro                  |   313|
|33    |    Mat2AXIvideo_U0                         |Mat2AXIvideo                          |   280|
|34    |    hls_saturation_enhance_AXILiteS_s_axi_U |hls_saturation_enhance_AXILiteS_s_axi |   141|
|35    |    img0_cols_V_c84_U                       |fifo_w16_d1_A                         |    59|
|36    |      U_fifo_w16_d1_A_ram                   |fifo_w16_d1_A_shiftReg_33             |    49|
|37    |    img0_cols_V_c_U                         |fifo_w16_d1_A_0                       |    59|
|38    |      U_fifo_w16_d1_A_ram                   |fifo_w16_d1_A_shiftReg_32             |    49|
|39    |    img0_data_stream_0_s_U                  |fifo_w8_d1_A                          |    43|
|40    |      U_fifo_w8_d1_A_ram                    |fifo_w8_d1_A_shiftReg_31              |    34|
|41    |    img0_data_stream_1_s_U                  |fifo_w8_d1_A_1                        |    33|
|42    |      U_fifo_w8_d1_A_ram                    |fifo_w8_d1_A_shiftReg_30              |    25|
|43    |    img0_data_stream_2_s_U                  |fifo_w8_d1_A_2                        |    43|
|44    |      U_fifo_w8_d1_A_ram                    |fifo_w8_d1_A_shiftReg_29              |    34|
|45    |    img0_rows_V_c83_U                       |fifo_w16_d1_A_3                       |    59|
|46    |      U_fifo_w16_d1_A_ram                   |fifo_w16_d1_A_shiftReg_28             |    49|
|47    |    img0_rows_V_c_U                         |fifo_w16_d1_A_4                       |    65|
|48    |      U_fifo_w16_d1_A_ram                   |fifo_w16_d1_A_shiftReg                |    49|
|49    |    img1_data_stream_0_s_U                  |fifo_w8_d1_A_5                        |    33|
|50    |      U_fifo_w8_d1_A_ram                    |fifo_w8_d1_A_shiftReg_27              |    24|
|51    |    img1_data_stream_1_s_U                  |fifo_w8_d1_A_6                        |    33|
|52    |      U_fifo_w8_d1_A_ram                    |fifo_w8_d1_A_shiftReg_26              |    24|
|53    |    img1_data_stream_2_s_U                  |fifo_w8_d1_A_7                        |    33|
|54    |      U_fifo_w8_d1_A_ram                    |fifo_w8_d1_A_shiftReg_25              |    24|
|55    |    img2_cols_V_c_U                         |fifo_w16_d4_A                         |    36|
|56    |      U_fifo_w16_d4_A_ram                   |fifo_w16_d4_A_shiftReg_24             |    20|
|57    |    img2_data_stream_0_s_U                  |fifo_w8_d1_A_8                        |    32|
|58    |      U_fifo_w8_d1_A_ram                    |fifo_w8_d1_A_shiftReg_23              |    24|
|59    |    img2_data_stream_1_s_U                  |fifo_w8_d1_A_9                        |    32|
|60    |      U_fifo_w8_d1_A_ram                    |fifo_w8_d1_A_shiftReg_22              |    24|
|61    |    img2_data_stream_2_s_U                  |fifo_w8_d1_A_10                       |    32|
|62    |      U_fifo_w8_d1_A_ram                    |fifo_w8_d1_A_shiftReg_21              |    24|
|63    |    img2_rows_V_c_U                         |fifo_w16_d4_A_11                      |    37|
|64    |      U_fifo_w16_d4_A_ram                   |fifo_w16_d4_A_shiftReg                |    20|
|65    |    img3_cols_V_c_U                         |fifo_w16_d5_A                         |    32|
|66    |      U_fifo_w16_d5_A_ram                   |fifo_w16_d5_A_shiftReg_20             |    16|
|67    |    img3_data_stream_0_s_U                  |fifo_w8_d1_A_12                       |    33|
|68    |      U_fifo_w8_d1_A_ram                    |fifo_w8_d1_A_shiftReg_19              |    24|
|69    |    img3_data_stream_1_s_U                  |fifo_w8_d1_A_13                       |    33|
|70    |      U_fifo_w8_d1_A_ram                    |fifo_w8_d1_A_shiftReg_18              |    24|
|71    |    img3_data_stream_2_s_U                  |fifo_w8_d1_A_14                       |    33|
|72    |      U_fifo_w8_d1_A_ram                    |fifo_w8_d1_A_shiftReg                 |    24|
|73    |    img3_rows_V_c_U                         |fifo_w16_d5_A_15                      |    32|
|74    |      U_fifo_w16_d5_A_ram                   |fifo_w16_d5_A_shiftReg                |    16|
|75    |    p_cols_assign_cast_lo_U                 |fifo_w12_d3_A                         |    28|
|76    |      U_fifo_w12_d3_A_ram                   |fifo_w12_d3_A_shiftReg_17             |    15|
|77    |    p_rows_assign_cast_lo_U                 |fifo_w12_d3_A_16                      |    29|
|78    |      U_fifo_w12_d3_A_ram                   |fifo_w12_d3_A_shiftReg                |    15|
|79    |    sat_c_U                                 |fifo_w8_d3_A                          |    35|
|80    |      U_fifo_w8_d3_A_ram                    |fifo_w8_d3_A_shiftReg                 |    22|
|81    |    start_for_CvtColoudo_U                  |start_for_CvtColoudo                  |    19|
|82    |    start_for_CvtColowdI_U                  |start_for_CvtColowdI                  |    14|
|83    |    start_for_Loop_lotde_U                  |start_for_Loop_lotde                  |    14|
|84    |    start_for_Mat2AXIvdy_U                  |start_for_Mat2AXIvdy                  |    17|
+------+--------------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1012.109 ; gain = 677.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2767 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 1012.109 ; gain = 295.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1012.109 ; gain = 677.062
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 419 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
407 Infos, 313 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 1012.109 ; gain = 688.566
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_hls_saturation_enhan_0_0_synth_1/design_1_hls_saturation_enhan_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP u:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_hls_saturation_enhan_0_0/design_1_hls_saturation_enhan_0_0.xci
INFO: [Coretcl 2-1174] Renamed 83 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_hls_saturation_enhan_0_0_synth_1/design_1_hls_saturation_enhan_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_hls_saturation_enhan_0_0_utilization_synth.rpt -pb design_1_hls_saturation_enhan_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1012.109 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Mar 12 15:07:45 2022...
