{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621275371836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621275371850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 17 19:16:11 2021 " "Processing started: Mon May 17 19:16:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621275371850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621275371850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myproject -c game " "Command: quartus_map --read_settings_files=on --write_settings_files=off myproject -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621275371850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621275372761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621275372762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_generator.vhd 3 1 " "Found 3 design units, including 1 entities, in source file move_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 move_generator-behave1 " "Found design unit 1: move_generator-behave1" {  } { { "move_generator.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/my project (1)/move_generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621275386553 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 move_generator-behave2 " "Found design unit 2: move_generator-behave2" {  } { { "move_generator.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/my project (1)/move_generator.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621275386553 ""} { "Info" "ISGN_ENTITY_NAME" "1 move_generator " "Found entity 1: move_generator" {  } { { "move_generator.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/my project (1)/move_generator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621275386553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621275386553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game-behave " "Found design unit 1: game-behave" {  } { { "game.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/my project (1)/game.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621275386575 ""} { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "game.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/my project (1)/game.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621275386575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621275386575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Freq_Divider-Behavioral " "Found design unit 1: Freq_Divider-Behavioral" {  } { { "Freq_Divider.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/my project (1)/Freq_Divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621275386587 ""} { "Info" "ISGN_ENTITY_NAME" "1 Freq_Divider " "Found entity 1: Freq_Divider" {  } { { "Freq_Divider.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/my project (1)/Freq_Divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621275386587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621275386587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cout_points.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cout_points.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_points-behave " "Found design unit 1: count_points-behave" {  } { { "cout_points.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/my project (1)/cout_points.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621275386596 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_points " "Found entity 1: count_points" {  } { { "cout_points.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/my project (1)/cout_points.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621275386596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621275386596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_move.vhd 3 1 " "Found 3 design units, including 1 entities, in source file check_move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_move-behave1 " "Found design unit 1: check_move-behave1" {  } { { "check_move.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/my project (1)/check_move.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621275386620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 check_move-behave2 " "Found design unit 2: check_move-behave2" {  } { { "check_move.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/my project (1)/check_move.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621275386620 ""} { "Info" "ISGN_ENTITY_NAME" "1 check_move " "Found entity 1: check_move" {  } { { "check_move.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/my project (1)/check_move.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621275386620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621275386620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/my project (1)/Bin7SegDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621275386638 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/my project (1)/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621275386638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621275386638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-behavioral " "Found design unit 1: fsm-behavioral" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/my project (1)/fsm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621275386656 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/my project (1)/fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621275386656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621275386656 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CHOSE_LEVEL fsm.vhd(64) " "VHDL error at fsm.vhd(64): object \"CHOSE_LEVEL\" is used but not declared" {  } { { "fsm.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/my project (1)/fsm.vhd" 64 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1621275386656 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621275387101 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 17 19:16:27 2021 " "Processing ended: Mon May 17 19:16:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621275387101 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621275387101 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621275387101 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621275387101 ""}
